!SESSION 2020-08-06 16:28:08.527 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file C:\Users\vince\VitisWorkspace\.metadata\.bak_0.log
Created Time: 2020-08-06 16:36:01.952

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-06 16:36:01.954
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-06 16:36:01.957
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Aug  3 20:44:58 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-06 16:36:01.967
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-06 16:36:01.987
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-06 16:36:02.065
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-06 16:36:02.070
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 14:31:52.829
!MESSAGE XSCT Command: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Thread: Worker-65: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 14:31:57.677
!MESSAGE XSCT command with result: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-65: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 14:31:57.731
!MESSAGE XSCT Command: [platform active {design_1_wrapper}], Thread: Worker-65: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 14:31:57.735
!MESSAGE XSCT command with result: [platform active {design_1_wrapper}], Result: [null, ]. Thread: Worker-65: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 14:32:09.828
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-70: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 14:32:10.568
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-70: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:22.185
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:22.196
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Mon Aug  3 20:44:58 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:25.121
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-93: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:25.128
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-93: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:25.130
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-93: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:25.135
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-93: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:15:25.137
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:25.140
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-93: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:15:25.160
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-93: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:15:28.859
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:42.492
!MESSAGE XSCT Command: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Thread: Worker-95: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:42.806
!MESSAGE XSCT command with result: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-95: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:48.032
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-93: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:48.469
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-93: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.292
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.301
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.302
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.468
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.470
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.475
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.477
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.482
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:18:59.484
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.486
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:18:59.490
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.734
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.738
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.750
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\vince\VitisWorkspace\RSDecoder\_ide\bitstream}], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.811
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\vince\VitisWorkspace\RSDecoder\_ide\bitstream}], Result: [null, ]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.814
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.818
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Fri Aug  7 14:31:21 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.820
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:19:00.830
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-95: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:19:01.065
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '2'

!ENTRY org.eclipse.jface 4 0 2020-08-07 17:26:45.354
!MESSAGE The command ("com.xilinx.ide.application.ui.perspectve") is undefined
!STACK 0
java.lang.Exception
	at org.eclipse.jface.action.ExternalActionManager$CommandCallback.isActive(ExternalActionManager.java:364)
	at org.eclipse.jface.action.ActionContributionItem.isCommandActive(ActionContributionItem.java:626)
	at org.eclipse.jface.action.ActionContributionItem.isVisible(ActionContributionItem.java:682)
	at org.eclipse.jface.action.MenuManager.isChildVisible(MenuManager.java:982)
	at org.eclipse.jface.action.MenuManager.update(MenuManager.java:752)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:472)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1076)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:5125)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4794)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.DefWindowProcW(Native Method)
	at org.eclipse.swt.internal.win32.OS.DefWindowProc(OS.java:2298)
	at org.eclipse.swt.widgets.Shell.callWindowProc(Shell.java:505)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4863)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.DefWindowProcW(Native Method)
	at org.eclipse.swt.internal.win32.OS.DefWindowProc(OS.java:2298)
	at org.eclipse.swt.widgets.Shell.callWindowProc(Shell.java:505)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4863)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.DispatchMessageW(Native Method)
	at org.eclipse.swt.internal.win32.OS.DispatchMessage(OS.java:2303)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3532)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY org.eclipse.jface 4 0 2020-08-07 17:26:45.383
!MESSAGE The command ("com.xilinx.sdk.performance.ui.PerformancePerspective") is undefined
!STACK 0
java.lang.Exception
	at org.eclipse.jface.action.ExternalActionManager$CommandCallback.isActive(ExternalActionManager.java:364)
	at org.eclipse.jface.action.ActionContributionItem.isCommandActive(ActionContributionItem.java:626)
	at org.eclipse.jface.action.ActionContributionItem.isVisible(ActionContributionItem.java:682)
	at org.eclipse.jface.action.MenuManager.isChildVisible(MenuManager.java:982)
	at org.eclipse.jface.action.MenuManager.update(MenuManager.java:752)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:472)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1076)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Control.WM_INITMENUPOPUP(Control.java:5125)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4794)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.DefWindowProcW(Native Method)
	at org.eclipse.swt.internal.win32.OS.DefWindowProc(OS.java:2298)
	at org.eclipse.swt.widgets.Shell.callWindowProc(Shell.java:505)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4863)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.DefWindowProcW(Native Method)
	at org.eclipse.swt.internal.win32.OS.DefWindowProc(OS.java:2298)
	at org.eclipse.swt.widgets.Shell.callWindowProc(Shell.java:505)
	at org.eclipse.swt.widgets.Control.windowProc(Control.java:4863)
	at org.eclipse.swt.widgets.Canvas.windowProc(Canvas.java:345)
	at org.eclipse.swt.widgets.Decorations.windowProc(Decorations.java:1499)
	at org.eclipse.swt.widgets.Shell.windowProc(Shell.java:2159)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:4757)
	at org.eclipse.swt.internal.win32.OS.DispatchMessageW(Native Method)
	at org.eclipse.swt.internal.win32.OS.DispatchMessage(OS.java:2303)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3532)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:27:06.335
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-102: Launching SystemDebugger_RSDecoder_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:27:06.339
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-102: Launching SystemDebugger_RSDecoder_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:27:06.341
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: Worker-102: Launching SystemDebugger_RSDecoder_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:27:06.345
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: Worker-102: Launching SystemDebugger_RSDecoder_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:27:06.347
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Thread: Worker-102: Launching SystemDebugger_RSDecoder_system

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:27:06.351
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-102: Launching SystemDebugger_RSDecoder_system

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:27:08.500
!MESSAGE Tool usage for 'TCF_SYSTEM_DEBUG' updated to '1'

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:36:20.661
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:40:23.301
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:50:44.767
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:50:44.771
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:50:46.623
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-103: Enabling info messages in xsct server

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:50:46.666
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-103: Enabling info messages in xsct server

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:51:35.288
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:51:35.291
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:52:00.609
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-103: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:52:00.623
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-103: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:52:00.626
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-103: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:52:00.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-103: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:52:00.634
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:52:00.636
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-103: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:52:00.640
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-103: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:52:02.654
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '3'

!ENTRY org.eclipse.ui 4 4 2020-08-07 17:57:30.081
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:02.897
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-110: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:02.907
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-107: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:03.467
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-110: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:03.469
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-107: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.546
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.548
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.551
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.553
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.556
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.589
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.592
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.603
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.606
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.615
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-116: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.756
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.790
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.807
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.811
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, axi_dma_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.814
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.820
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.833
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:04.943
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_10": {"name": "axidma",
"version": "9.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"decoderAXIStreamWrap_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_10": {"name": "cpu",
"version": "2.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"r900_rs_decode_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_mig_7series_0_83M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:05.022
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:05.027
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:05.036
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:05.137
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:58:08.493
!MESSAGE Opening file dialog using preferences. Current path: , Local preference: samples, Group preference: platform_editor

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:58:08.496
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:58:08.498
!MESSAGE Preference loaded using group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 17:58:08.500
!MESSAGE Workspace path used is: C:\Users\vince\VitisWorkspace

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:35.376
!MESSAGE XSCT Command: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:35.409
!MESSAGE XSCT command with result: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, lg1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:35.412
!MESSAGE XSCT Command: [::hsi::utils::lg_get_memories -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:35.425
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_memories -json], Result: [null, {"microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem": {"base_addr": "0x0",
"size": "0x2000",
},
"mig_7series_0_memaddr": {"base_addr": "0x80000000",
"size": "0x10000000",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:35.430
!MESSAGE XSCT Command: [::hsi::utils::lg_get_sections -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:58:35.440
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_sections -json], Result: [null, {"code_sections": ".text:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem",
"data_sections": ".rodata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .data:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .bss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"stack_section": "stack:0x400::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"heap_section": "heap:0x800::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:07.829
!MESSAGE XSCT Command: [::hsi::utils::lg_delete], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:07.832
!MESSAGE XSCT command with result: [::hsi::utils::lg_delete], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:57.224
!MESSAGE XSCT Command: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:57.230
!MESSAGE XSCT command with result: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, lg1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:57.233
!MESSAGE XSCT Command: [::hsi::utils::lg_get_memories -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:57.236
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_memories -json], Result: [null, {"microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem": {"base_addr": "0x0",
"size": "0x2000",
},
"mig_7series_0_memaddr": {"base_addr": "0x80000000",
"size": "0x10000000",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:57.240
!MESSAGE XSCT Command: [::hsi::utils::lg_get_sections -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 17:59:57.250
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_sections -json], Result: [null, {"code_sections": ".text:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem",
"data_sections": ".rodata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .data:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .bss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"stack_section": "stack:0x400::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"heap_section": "heap:0x800::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:00:15.579
!MESSAGE XSCT Command: [::hsi::utils::lg_delete], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:00:15.585
!MESSAGE XSCT command with result: [::hsi::utils::lg_delete], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:33.867
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-114: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:34.452
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-114: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:35.529
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-117: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:35.727
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.282
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-117: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.284
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.287
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.291
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.294
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.323
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.325
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.330
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.332
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.340
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-115: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.350
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.356
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.368
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.374
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.384
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:36.477
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.277
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.289
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.291
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.364
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.376
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.382
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Fri Aug  7 14:31:21 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.397
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.417
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.454
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:08:58.467
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:18.552
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:18.570
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:18.573
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:18.581
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:09:18.583
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:18.585
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:18.589
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:09:20.419
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '4'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:51.593
!MESSAGE XSCT Command: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Thread: Worker-117: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:51.923
!MESSAGE XSCT command with result: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-117: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:54.337
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-119: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:09:54.833
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-119: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.323
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.333
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.335
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.516
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.518
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.524
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.526
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.533
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:10:06.535
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.537
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:06.541
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.836
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.840
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.844
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\vince\VitisWorkspace\RSDecoder\_ide\bitstream}], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.889
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\vince\VitisWorkspace\RSDecoder\_ide\bitstream}], Result: [null, ]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.892
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.911
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Fri Aug  7 17:49:48 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.916
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:10:07.927
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-121: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:10:08.172
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '5'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:12:16.624
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:12:16.631
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:12:16.634
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:12:16.641
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:12:16.642
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:12:16.645
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:12:16.650
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-115: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:15:53.259
!MESSAGE XSCT Command: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:15:53.266
!MESSAGE XSCT command with result: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, lg1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:15:53.268
!MESSAGE XSCT Command: [::hsi::utils::lg_get_memories -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:15:53.271
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_memories -json], Result: [null, {"microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem": {"base_addr": "0x0",
"size": "0x20000",
},
"mig_7series_0_memaddr": {"base_addr": "0x80000000",
"size": "0x10000000",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:15:53.274
!MESSAGE XSCT Command: [::hsi::utils::lg_get_sections -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:15:53.286
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_sections -json], Result: [null, {"code_sections": ".text:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"data_sections": ".rodata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .data:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .bss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"stack_section": "stack:0x400::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"heap_section": "heap:0x800::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.906
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .text -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.909
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .text -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.911
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .rodata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.914
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .rodata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.916
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sdata2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.919
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sdata2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.921
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sbss2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.924
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sbss2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.926
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .data -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.929
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .data -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.931
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sdata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.934
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sdata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.936
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sbss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.939
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sbss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.941
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .bss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.944
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .bss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.946
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec heap -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.950
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec heap -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Result: [null, 1024]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.954
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec stack -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.957
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec stack -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Result: [null, 1024]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.960
!MESSAGE XSCT Command: [::hsi::utils::lg_generate C:/Users/vince/VitisWorkspace/RSDecoder/src/lscript.ld], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:00.981
!MESSAGE XSCT command with result: [::hsi::utils::lg_generate C:/Users/vince/VitisWorkspace/RSDecoder/src/lscript.ld], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:01.765
!MESSAGE XSCT Command: [::hsi::utils::lg_delete], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:01.767
!MESSAGE XSCT command with result: [::hsi::utils::lg_delete], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:06.658
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-110: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:06.663
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-110: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:06.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-110: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:06.671
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-110: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:16:06.672
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:06.674
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-110: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:16:06.678
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-110: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:16:09.077
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '6'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:41.535
!MESSAGE XSCT Command: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Thread: Worker-119: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:41.899
!MESSAGE XSCT command with result: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-119: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:44.647
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-123: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:45.173
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-123: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:59.489
!MESSAGE XSCT Command: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:59.496
!MESSAGE XSCT command with result: [::hsi::utils::lg_init C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, lg1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:59.497
!MESSAGE XSCT Command: [::hsi::utils::lg_get_memories -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:59.500
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_memories -json], Result: [null, {"microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem": {"base_addr": "0x0",
"size": "0x20000",
},
"mig_7series_0_memaddr": {"base_addr": "0x80000000",
"size": "0x10000000",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:59.503
!MESSAGE XSCT Command: [::hsi::utils::lg_get_sections -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:20:59.514
!MESSAGE XSCT command with result: [::hsi::utils::lg_get_sections -json], Result: [null, {"code_sections": ".text:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"data_sections": ".rodata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss2:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .data:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sdata:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .sbss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr .bss:0x0::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"stack_section": "stack:0x400::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
"heap_section": "heap:0x800::microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem:mig_7series_0_memaddr",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.756
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .text -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.759
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .text -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.762
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .rodata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.765
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .rodata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.767
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sdata2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.770
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sdata2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.772
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sbss2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.774
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sbss2 -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.778
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .data -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.781
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .data -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.783
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sdata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.786
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sdata -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.787
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .sbss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.790
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .sbss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.793
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec .bss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.798
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec .bss -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.801
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec heap -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.804
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec heap -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Result: [null, 1024]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.806
!MESSAGE XSCT Command: [::hsi::utils::lg_set_section_memory -sec stack -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.810
!MESSAGE XSCT command with result: [::hsi::utils::lg_set_section_memory -sec stack -mem microblaze_0_local_memory_ilmb_bram_if_cntlr_Mem_microblaze_0_local_memory_dlmb_bram_if_cntlr_Mem -size 1024], Result: [null, 1024]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.813
!MESSAGE XSCT Command: [::hsi::utils::lg_generate C:/Users/vince/VitisWorkspace/RSDecoder/src/lscript.ld], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:08.818
!MESSAGE XSCT command with result: [::hsi::utils::lg_generate C:/Users/vince/VitisWorkspace/RSDecoder/src/lscript.ld], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:09.505
!MESSAGE XSCT Command: [::hsi::utils::lg_delete], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:09.512
!MESSAGE XSCT command with result: [::hsi::utils::lg_delete], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:57.571
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-119: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:57.576
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-119: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:57.578
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-119: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:57.585
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-119: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:21:57.590
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:57.593
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-119: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:21:57.596
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-119: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:22:10.409
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-125: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:22:10.417
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-125: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:22:10.419
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-125: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:22:10.424
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-125: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 18:22:10.426
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:22:10.429
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-125: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 18:22:10.433
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-125: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.280
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-136: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.282
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-137: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.287
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-136: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.289
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-136: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.416
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.669
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-137: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.671
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-136: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.673
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.675
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.677
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.679
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.704
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.706
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.710
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.712
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.717
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-133: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.725
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.730
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, axi_dma_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.731
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.737
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.749
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.754
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.762
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:53.840
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.483
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.493
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.495
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.546
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.554
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.558
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Fri Aug  7 17:49:48 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.566
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.596
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.618
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-07 19:17:54.623
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.961
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.965
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.967
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.968
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.970
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.972
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.973
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:03.975
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.751
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.754
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.756
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.759
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.761
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.763
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.766
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2020-08-07 19:30:34.769
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.ui 4 4 2020-08-07 19:32:51.242
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-07 19:32:51.245
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-07 19:32:56.484
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5592464a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 22:42:58.092
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-07 22:42:58.286
!MESSAGE Executed Webtalk command
!SESSION 2020-08-08 01:07:26.118 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-08 01:07:34.030
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 2 2020-08-08 01:08:17.721
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.ui 2 2 2020-08-08 01:08:17.743
!MESSAGE Invalid preference category path: com.autoesl.autopilot.ui.startup.preferences.AutoPilotRootPreferencePage (bundle: com.autoesl.autopilot.ui.cdfg.diagram, page: com.autoesl.autopilot.ui.cdfg.diagram.general)

!ENTRY org.eclipse.ui 4 4 2020-08-08 01:08:47.429
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-08 01:08:47.433
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:08:54.155
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:08:54.172
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-4: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:08:54.196
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:08:54.202
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-3: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:08:54.212
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:08:54.233
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY org.eclipse.egit.ui 2 0 2020-08-08 01:08:56.538
!MESSAGE Warning: The environment variable HOME is not set. The following directory will be used to store the Git
user global configuration and to define the default location to store repositories: 'C:\Users\vince'. If this is
not correct please set the HOME environment variable and restart Eclipse. Otherwise Git for Windows and
EGit might behave differently since they see different configuration options.
This warning can be switched off on the Team > Git > Confirmations and Warnings preference page.

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.088
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-4: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.091
!MESSAGE XSCT Command: [platform active {design_1_wrapper}], Thread: Worker-4: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.972
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.978
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-3: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.981
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.989
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.993
!MESSAGE XSCT command with result: [platform active {design_1_wrapper}], Result: [null, ]. Thread: Worker-4: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:38.999
!MESSAGE XSCT Command: [setws C:/Users/vince/VitisWorkspace], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.005
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.037
!MESSAGE XSCT command with result: [setws C:/Users/vince/VitisWorkspace], Result: [null, ]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.060
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.065
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.073
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.077
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.081
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.154
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.181
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.187
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.190
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.196
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.220
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.235
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.280
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.284
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, axi_dma_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.288
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.299
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.303
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.424
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_10": {"name": "axidma",
"version": "9.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"decoderAXIStreamWrap_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_10": {"name": "cpu",
"version": "2.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"r900_rs_decode_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_mig_7series_0_83M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.626
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.632
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.641
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:39.749
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.ui 4 4 2020-08-08 01:09:48.498
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5a33ba9b} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:53.613
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-6: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:56.081
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-6: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:57.294
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:57.303
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:57.472
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:58.668
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:58.678
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:58.681
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:58.683
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:58.686
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.658
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-2: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.661
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.663
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.705
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.710
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.716
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.719
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.747
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-9: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.758
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.763
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, axi_dma_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.767
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.776
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.791
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.802
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.812
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:09:59.957
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 01:14:22.812
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 01:14:22.815
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 01:14:22.817
!MESSAGE Workspace path used is: C:\Users\vince\VitisWorkspace

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:30.430
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-1: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:31.493
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-1: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:32.574
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:32.761
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.198
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-9: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.202
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.207
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.211
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.216
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.260
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.263
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.272
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.275
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.285
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-1: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.298
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.309
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.322
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.331
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.341
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:14:34.467
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:41.793
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.489
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.492
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.499
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.503
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.510
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 01:23:42.513
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.549
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:42.554
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.515
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.523
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.532
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\vince\VitisWorkspace\RSDecoder\_ide\bitstream}], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.601
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\Users\vince\VitisWorkspace\RSDecoder\_ide\bitstream}], Result: [null, ]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.604
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.613
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Sat Aug  8 00:07:34 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.616
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:23:45.630
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-12: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 01:23:46.025
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY org.eclipse.ui 4 4 2020-08-08 01:23:54.831
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5a33ba9b} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:01.976
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:01.987
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:01.990
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:01.998
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 01:24:02.001
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:02.004
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:02.011
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.530
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.542
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.545
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.606
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.632
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.642
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Sat Aug  8 00:07:34 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.654
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.666
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.736
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 01:24:20.744
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 02:07:23.752
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 02:07:23.848
!MESSAGE Executed Webtalk command
!SESSION 2020-08-08 10:30:10.394 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-08 10:30:30.349
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 2 2020-08-08 10:30:42.880
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.ui 2 2 2020-08-08 10:30:42.893
!MESSAGE Invalid preference category path: com.autoesl.autopilot.ui.startup.preferences.AutoPilotRootPreferencePage (bundle: com.autoesl.autopilot.ui.cdfg.diagram, page: com.autoesl.autopilot.ui.cdfg.diagram.general)

!ENTRY org.eclipse.ui 4 4 2020-08-08 10:31:07.337
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-08 10:31:07.341
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:12.595
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:12.601
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:12.608
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-1: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:12.611
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:12.644
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:12.653
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-12

!ENTRY org.eclipse.egit.ui 2 0 2020-08-08 10:31:17.822
!MESSAGE Warning: The environment variable HOME is not set. The following directory will be used to store the Git
user global configuration and to define the default location to store repositories: 'C:\Users\vince'. If this is
not correct please set the HOME environment variable and restart Eclipse. Otherwise Git for Windows and
EGit might behave differently since they see different configuration options.
This warning can be switched off on the Team > Git > Confirmations and Warnings preference page.

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:30.122
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:30.124
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:30.764
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.299
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.301
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.307
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.312
!MESSAGE XSCT Command: [platform active {design_1_wrapper}], Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.360
!MESSAGE XSCT Command: [setws C:/Users/vince/VitisWorkspace], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.384
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.414
!MESSAGE XSCT command with result: [platform active {design_1_wrapper}], Result: [null, ]. Thread: Worker-3: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.419
!MESSAGE XSCT command with result: [setws C:/Users/vince/VitisWorkspace], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.424
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.428
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.449
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.451
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.493
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.529
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.534
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.536
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.542
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-6: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.564
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.577
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.613
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.619
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, axi_dma_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.621
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.632
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.635
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.756
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_10": {"name": "axidma",
"version": "9.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"decoderAXIStreamWrap_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ila_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_10": {"name": "cpu",
"version": "2.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"r900_rs_decode_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_mig_7series_0_83M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.840
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.852
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.877
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 10:31:37.995
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:17.913
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-17: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:17.917
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-17: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:17.980
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:17.990
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:17.993
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.060
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.089
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.094
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Sat Aug  8 00:07:34 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.103
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.119
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.186
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 11:06:18.191
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main
!SESSION 2020-08-08 14:18:05.106 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-08 14:18:16.225
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 2 2020-08-08 14:18:40.071
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.ui 2 2 2020-08-08 14:18:40.076
!MESSAGE Invalid preference category path: com.autoesl.autopilot.ui.startup.preferences.AutoPilotRootPreferencePage (bundle: com.autoesl.autopilot.ui.cdfg.diagram, page: com.autoesl.autopilot.ui.cdfg.diagram.general)

!ENTRY org.eclipse.ui 4 4 2020-08-08 14:18:49.097
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-08 14:18:49.133
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:18:55.966
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:18:55.997
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:18:56.023
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-5: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:18:56.041
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY org.eclipse.egit.ui 2 0 2020-08-08 14:18:58.388
!MESSAGE Warning: The environment variable HOME is not set. The following directory will be used to store the Git
user global configuration and to define the default location to store repositories: 'C:\Users\vince'. If this is
not correct please set the HOME environment variable and restart Eclipse. Otherwise Git for Windows and
EGit might behave differently since they see different configuration options.
This warning can be switched off on the Team > Git > Confirmations and Warnings preference page.

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:18:59.282
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-7: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:08.290
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-5: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:08.292
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:08.387
!MESSAGE XSCT Command: [setws C:/Users/vince/VitisWorkspace], Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:08.579
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.672
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-7: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.674
!MESSAGE XSCT command with result: [setws C:/Users/vince/VitisWorkspace], Result: [null, ]. Thread: Thread-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.676
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-7: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.772
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.775
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-7: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.836
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:10.973
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:11.148
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:11.157
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Sat Aug  8 00:07:34 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:11.168
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:11.183
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:11.924
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:11.935
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main

!ENTRY org.eclipse.ui 4 4 2020-08-08 14:19:23.769
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@1ea83b58} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:25.645
!MESSAGE XSCT Command: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:30.127
!MESSAGE XSCT command with result: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:30.172
!MESSAGE XSCT Command: [platform active {design_1_wrapper}], Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:30.174
!MESSAGE XSCT command with result: [platform active {design_1_wrapper}], Result: [null, ]. Thread: Worker-0: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:33.417
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-1: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:19:34.887
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-1: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:48.494
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.077
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.105
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.111
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.114
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.119
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 14:20:49.122
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.141
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:49.145
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:52.198
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:52.209
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-2: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 14:20:52.471
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:58.135
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:58.141
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:58.143
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:58.149
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 14:20:58.151
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:58.153
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:20:58.157
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.072
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.076
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.079
!MESSAGE XSCT Command: [hsi list_property  [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.164
!MESSAGE XSCT command with result: [hsi list_property  [hsi get_cells mig_7series_0]], Result: [null, ADDRESS_TAG CLASS CONFIG.BOARD_MIG_PARAM CONFIG.C0_C_S_AXI_ADDR_WIDTH CONFIG.C0_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C0_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C0_C_S_AXI_CTRL_ID_WIDTH CONFIG.C0_C_S_AXI_CTRL_MEM_SIZE CONFIG.C0_C_S_AXI_DATA_WIDTH CONFIG.C0_C_S_AXI_ID_WIDTH CONFIG.C0_C_S_AXI_MEM_SIZE CONFIG.C0_DDR2_ADDR_WIDTH CONFIG.C0_DDR2_BANK_WIDTH CONFIG.C0_DDR2_CKE_WIDTH CONFIG.C0_DDR2_CK_WIDTH CONFIG.C0_DDR2_CS_WIDTH CONFIG.C0_DDR2_DATA_WIDTH CONFIG.C0_DDR2_DEBUG_PORT CONFIG.C0_DDR2_DM_WIDTH CONFIG.C0_DDR2_DQS_CNT_WIDTH CONFIG.C0_DDR2_DQS_WIDTH CONFIG.C0_DDR2_DQ_WIDTH CONFIG.C0_DDR2_ODT_WIDTH CONFIG.C0_DDR2_REG_CTRL CONFIG.C0_DDR2_ROW_WIDTH CONFIG.C0_DDR2_USE_CS_PORT CONFIG.C0_DDR2_USE_DM_PORT CONFIG.C0_DDR2_USE_ODT_PORT CONFIG.C0_DDR2_nCK_PER_CLK CONFIG.C0_DDR2_nCS_PER_RANK CONFIG.C0_DDR3_ADDR_WIDTH CONFIG.C0_DDR3_BANK_WIDTH CONFIG.C0_DDR3_CKE_WIDTH CONFIG.C0_DDR3_CK_WIDTH CONFIG.C0_DDR3_CS_WIDTH CONFIG.C0_DDR3_DATA_WIDTH CONFIG.C0_DDR3_DEBUG_PORT CONFIG.C0_DDR3_DM_WIDTH CONFIG.C0_DDR3_DQS_CNT_WIDTH CONFIG.C0_DDR3_DQS_WIDTH CONFIG.C0_DDR3_DQ_WIDTH CONFIG.C0_DDR3_ODT_WIDTH CONFIG.C0_DDR3_REG_CTRL CONFIG.C0_DDR3_ROW_WIDTH CONFIG.C0_DDR3_USE_CS_PORT CONFIG.C0_DDR3_USE_DM_PORT CONFIG.C0_DDR3_USE_ODT_PORT CONFIG.C0_DDR3_nCK_PER_CLK CONFIG.C0_DDR3_nCS_PER_RANK CONFIG.C0_DDRX_ADDR_WIDTH CONFIG.C0_DDRX_DATA_WIDTH CONFIG.C0_DDRX_nCK_PER_CLK CONFIG.C0_DEBUG_PORT CONFIG.C0_DQS_CNT_WIDTH CONFIG.C0_ECC CONFIG.C0_FREQ_HZ CONFIG.C0_IS_CLK_SHARED CONFIG.C0_LPDDR2_ADDR_WIDTH CONFIG.C0_LPDDR2_BANK_WIDTH CONFIG.C0_LPDDR2_CKE_WIDTH CONFIG.C0_LPDDR2_CK_WIDTH CONFIG.C0_LPDDR2_CS_WIDTH CONFIG.C0_LPDDR2_DATA_WIDTH CONFIG.C0_LPDDR2_DEBUG_PORT CONFIG.C0_LPDDR2_DM_WIDTH CONFIG.C0_LPDDR2_DQS_CNT_WIDTH CONFIG.C0_LPDDR2_DQS_WIDTH CONFIG.C0_LPDDR2_DQ_WIDTH CONFIG.C0_LPDDR2_REG_CTRL CONFIG.C0_LPDDR2_ROW_WIDTH CONFIG.C0_LPDDR2_USE_CS_PORT CONFIG.C0_LPDDR2_USE_DM_PORT CONFIG.C0_LPDDR2_USE_ODT_PORT CONFIG.C0_LPDDR2_nCK_PER_CLK CONFIG.C0_LPDDR2_nCS_PER_RANK CONFIG.C0_MEM_TYPE CONFIG.C0_MMCM_CLKOUT0_EN CONFIG.C0_MMCM_CLKOUT0_FREQ CONFIG.C0_MMCM_CLKOUT1_EN CONFIG.C0_MMCM_CLKOUT1_FREQ CONFIG.C0_MMCM_CLKOUT2_EN CONFIG.C0_MMCM_CLKOUT2_FREQ CONFIG.C0_MMCM_CLKOUT3_EN CONFIG.C0_MMCM_CLKOUT3_FREQ CONFIG.C0_MMCM_CLKOUT4_EN CONFIG.C0_MMCM_CLKOUT4_FREQ CONFIG.C0_MMCM_VCO CONFIG.C0_PHASE CONFIG.C0_POLARITY CONFIG.C0_QDRIIP_ADDR_WIDTH CONFIG.C0_QDRIIP_BURST_LEN CONFIG.C0_QDRIIP_BW_WIDTH CONFIG.C0_QDRIIP_DATA_WIDTH CONFIG.C0_QDRIIP_DEBUG_PORT CONFIG.C0_QDRIIP_NUM_DEVICES CONFIG.C0_RLDIII_ADDR_WIDTH CONFIG.C0_RLDIII_BANK_WIDTH CONFIG.C0_RLDIII_CK_WIDTH CONFIG.C0_RLDIII_CMD_PER_CLK CONFIG.C0_RLDIII_DATA_WIDTH CONFIG.C0_RLDIII_DEBUG_PORT CONFIG.C0_RLDIII_DK_WIDTH CONFIG.C0_RLDIII_DM_WIDTH CONFIG.C0_RLDIII_NUM_DEVICES CONFIG.C0_RLDIII_QK_WIDTH CONFIG.C0_RLDIII_QVLD_WIDTH CONFIG.C0_RLDIII_RLD_ADDR_WIDTH CONFIG.C0_RLDIII_nCK_PER_CLK CONFIG.C0_RLDII_ADDR_WIDTH CONFIG.C0_RLDII_BANK_WIDTH CONFIG.C0_RLDII_CK_WIDTH CONFIG.C0_RLDII_CMD_PER_CLK CONFIG.C0_RLDII_DATA_WIDTH CONFIG.C0_RLDII_DEBUG_PORT CONFIG.C0_RLDII_DK_WIDTH CONFIG.C0_RLDII_DM_WIDTH CONFIG.C0_RLDII_NUM_DEVICES CONFIG.C0_RLDII_QK_WIDTH CONFIG.C0_RLDII_QVLD_WIDTH CONFIG.C0_RLDII_RLD_ADDR_WIDTH CONFIG.C0_RLDII_nCK_PER_CLK CONFIG.C0_RLDX_ADDR_WIDTH CONFIG.C0_RLDX_BANK_WIDTH CONFIG.C0_RLDX_CMD_PER_CLK CONFIG.C0_RLDX_DATA_WIDTH CONFIG.C0_RLDX_DM_WIDTH CONFIG.C0_RLDX_nCK_PER_CLK CONFIG.C0_SYSCLK_TYPE CONFIG.C0_UI_EXTRA_CLOCKS CONFIG.C0_USE_AXI CONFIG.C1_C_S_AXI_ADDR_WIDTH CONFIG.C1_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C1_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C1_C_S_AXI_CTRL_ID_WIDTH CONFIG.C1_C_S_AXI_CTRL_MEM_SIZE CONFIG.C1_C_S_AXI_DATA_WIDTH CONFIG.C1_C_S_AXI_ID_WIDTH CONFIG.C1_C_S_AXI_MEM_SIZE CONFIG.C1_DDR2_ADDR_WIDTH CONFIG.C1_DDR2_BANK_WIDTH CONFIG.C1_DDR2_CKE_WIDTH CONFIG.C1_DDR2_CK_WIDTH CONFIG.C1_DDR2_CS_WIDTH CONFIG.C1_DDR2_DATA_WIDTH CONFIG.C1_DDR2_DEBUG_PORT CONFIG.C1_DDR2_DM_WIDTH CONFIG.C1_DDR2_DQS_CNT_WIDTH CONFIG.C1_DDR2_DQS_WIDTH CONFIG.C1_DDR2_DQ_WIDTH CONFIG.C1_DDR2_ODT_WIDTH CONFIG.C1_DDR2_REG_CTRL CONFIG.C1_DDR2_ROW_WIDTH CONFIG.C1_DDR2_USE_CS_PORT CONFIG.C1_DDR2_USE_DM_PORT CONFIG.C1_DDR2_USE_ODT_PORT CONFIG.C1_DDR2_nCK_PER_CLK CONFIG.C1_DDR2_nCS_PER_RANK CONFIG.C1_DDR3_ADDR_WIDTH CONFIG.C1_DDR3_BANK_WIDTH CONFIG.C1_DDR3_CKE_WIDTH CONFIG.C1_DDR3_CK_WIDTH CONFIG.C1_DDR3_CS_WIDTH CONFIG.C1_DDR3_DATA_WIDTH CONFIG.C1_DDR3_DEBUG_PORT CONFIG.C1_DDR3_DM_WIDTH CONFIG.C1_DDR3_DQS_CNT_WIDTH CONFIG.C1_DDR3_DQS_WIDTH CONFIG.C1_DDR3_DQ_WIDTH CONFIG.C1_DDR3_ODT_WIDTH CONFIG.C1_DDR3_REG_CTRL CONFIG.C1_DDR3_ROW_WIDTH CONFIG.C1_DDR3_USE_CS_PORT CONFIG.C1_DDR3_USE_DM_PORT CONFIG.C1_DDR3_USE_ODT_PORT CONFIG.C1_DDR3_nCK_PER_CLK CONFIG.C1_DDR3_nCS_PER_RANK CONFIG.C1_DDRX_ADDR_WIDTH CONFIG.C1_DDRX_DATA_WIDTH CONFIG.C1_DDRX_nCK_PER_CLK CONFIG.C1_DEBUG_PORT CONFIG.C1_DQS_CNT_WIDTH CONFIG.C1_ECC CONFIG.C1_FREQ_HZ CONFIG.C1_IS_CLK_SHARED CONFIG.C1_LPDDR2_ADDR_WIDTH CONFIG.C1_LPDDR2_BANK_WIDTH CONFIG.C1_LPDDR2_CKE_WIDTH CONFIG.C1_LPDDR2_CK_WIDTH CONFIG.C1_LPDDR2_CS_WIDTH CONFIG.C1_LPDDR2_DATA_WIDTH CONFIG.C1_LPDDR2_DEBUG_PORT CONFIG.C1_LPDDR2_DM_WIDTH CONFIG.C1_LPDDR2_DQS_CNT_WIDTH CONFIG.C1_LPDDR2_DQS_WIDTH CONFIG.C1_LPDDR2_DQ_WIDTH CONFIG.C1_LPDDR2_REG_CTRL CONFIG.C1_LPDDR2_ROW_WIDTH CONFIG.C1_LPDDR2_USE_CS_PORT CONFIG.C1_LPDDR2_USE_DM_PORT CONFIG.C1_LPDDR2_USE_ODT_PORT CONFIG.C1_LPDDR2_nCK_PER_CLK CONFIG.C1_LPDDR2_nCS_PER_RANK CONFIG.C1_MEM_TYPE CONFIG.C1_MMCM_CLKOUT0_EN CONFIG.C1_MMCM_CLKOUT0_FREQ CONFIG.C1_MMCM_CLKOUT1_EN CONFIG.C1_MMCM_CLKOUT1_FREQ CONFIG.C1_MMCM_CLKOUT2_EN CONFIG.C1_MMCM_CLKOUT2_FREQ CONFIG.C1_MMCM_CLKOUT3_EN CONFIG.C1_MMCM_CLKOUT3_FREQ CONFIG.C1_MMCM_CLKOUT4_EN CONFIG.C1_MMCM_CLKOUT4_FREQ CONFIG.C1_MMCM_VCO CONFIG.C1_PHASE CONFIG.C1_POLARITY CONFIG.C1_QDRIIP_ADDR_WIDTH CONFIG.C1_QDRIIP_BURST_LEN CONFIG.C1_QDRIIP_BW_WIDTH CONFIG.C1_QDRIIP_DATA_WIDTH CONFIG.C1_QDRIIP_DEBUG_PORT CONFIG.C1_QDRIIP_NUM_DEVICES CONFIG.C1_RLDIII_ADDR_WIDTH CONFIG.C1_RLDIII_BANK_WIDTH CONFIG.C1_RLDIII_CK_WIDTH CONFIG.C1_RLDIII_CMD_PER_CLK CONFIG.C1_RLDIII_DATA_WIDTH CONFIG.C1_RLDIII_DEBUG_PORT CONFIG.C1_RLDIII_DK_WIDTH CONFIG.C1_RLDIII_DM_WIDTH CONFIG.C1_RLDIII_NUM_DEVICES CONFIG.C1_RLDIII_QK_WIDTH CONFIG.C1_RLDIII_QVLD_WIDTH CONFIG.C1_RLDIII_RLD_ADDR_WIDTH CONFIG.C1_RLDIII_nCK_PER_CLK CONFIG.C1_RLDII_ADDR_WIDTH CONFIG.C1_RLDII_BANK_WIDTH CONFIG.C1_RLDII_CK_WIDTH CONFIG.C1_RLDII_CMD_PER_CLK CONFIG.C1_RLDII_DATA_WIDTH CONFIG.C1_RLDII_DEBUG_PORT CONFIG.C1_RLDII_DK_WIDTH CONFIG.C1_RLDII_DM_WIDTH CONFIG.C1_RLDII_NUM_DEVICES CONFIG.C1_RLDII_QK_WIDTH CONFIG.C1_RLDII_QVLD_WIDTH CONFIG.C1_RLDII_RLD_ADDR_WIDTH CONFIG.C1_RLDII_nCK_PER_CLK CONFIG.C1_RLDX_ADDR_WIDTH CONFIG.C1_RLDX_BANK_WIDTH CONFIG.C1_RLDX_CMD_PER_CLK CONFIG.C1_RLDX_DATA_WIDTH CONFIG.C1_RLDX_DM_WIDTH CONFIG.C1_RLDX_nCK_PER_CLK CONFIG.C1_SYSCLK_TYPE CONFIG.C1_UI_EXTRA_CLOCKS CONFIG.C1_USE_AXI CONFIG.C2_C_S_AXI_ADDR_WIDTH CONFIG.C2_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C2_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C2_C_S_AXI_CTRL_ID_WIDTH CONFIG.C2_C_S_AXI_CTRL_MEM_SIZE CONFIG.C2_C_S_AXI_DATA_WIDTH CONFIG.C2_C_S_AXI_ID_WIDTH CONFIG.C2_C_S_AXI_MEM_SIZE CONFIG.C2_DDR2_ADDR_WIDTH CONFIG.C2_DDR2_BANK_WIDTH CONFIG.C2_DDR2_CKE_WIDTH CONFIG.C2_DDR2_CK_WIDTH CONFIG.C2_DDR2_CS_WIDTH CONFIG.C2_DDR2_DATA_WIDTH CONFIG.C2_DDR2_DEBUG_PORT CONFIG.C2_DDR2_DM_WIDTH CONFIG.C2_DDR2_DQS_CNT_WIDTH CONFIG.C2_DDR2_DQS_WIDTH CONFIG.C2_DDR2_DQ_WIDTH CONFIG.C2_DDR2_ODT_WIDTH CONFIG.C2_DDR2_REG_CTRL CONFIG.C2_DDR2_ROW_WIDTH CONFIG.C2_DDR2_USE_CS_PORT CONFIG.C2_DDR2_USE_DM_PORT CONFIG.C2_DDR2_USE_ODT_PORT CONFIG.C2_DDR2_nCK_PER_CLK CONFIG.C2_DDR2_nCS_PER_RANK CONFIG.C2_DDR3_ADDR_WIDTH CONFIG.C2_DDR3_BANK_WIDTH CONFIG.C2_DDR3_CKE_WIDTH CONFIG.C2_DDR3_CK_WIDTH CONFIG.C2_DDR3_CS_WIDTH CONFIG.C2_DDR3_DATA_WIDTH CONFIG.C2_DDR3_DEBUG_PORT CONFIG.C2_DDR3_DM_WIDTH CONFIG.C2_DDR3_DQS_CNT_WIDTH CONFIG.C2_DDR3_DQS_WIDTH CONFIG.C2_DDR3_DQ_WIDTH CONFIG.C2_DDR3_ODT_WIDTH CONFIG.C2_DDR3_REG_CTRL CONFIG.C2_DDR3_ROW_WIDTH CONFIG.C2_DDR3_USE_CS_PORT CONFIG.C2_DDR3_USE_DM_PORT CONFIG.C2_DDR3_USE_ODT_PORT CONFIG.C2_DDR3_nCK_PER_CLK CONFIG.C2_DDR3_nCS_PER_RANK CONFIG.C2_DDRX_ADDR_WIDTH CONFIG.C2_DDRX_DATA_WIDTH CONFIG.C2_DDRX_nCK_PER_CLK CONFIG.C2_DEBUG_PORT CONFIG.C2_DQS_CNT_WIDTH CONFIG.C2_ECC CONFIG.C2_FREQ_HZ CONFIG.C2_IS_CLK_SHARED CONFIG.C2_LPDDR2_ADDR_WIDTH CONFIG.C2_LPDDR2_BANK_WIDTH CONFIG.C2_LPDDR2_CKE_WIDTH CONFIG.C2_LPDDR2_CK_WIDTH CONFIG.C2_LPDDR2_CS_WIDTH CONFIG.C2_LPDDR2_DATA_WIDTH CONFIG.C2_LPDDR2_DEBUG_PORT CONFIG.C2_LPDDR2_DM_WIDTH CONFIG.C2_LPDDR2_DQS_CNT_WIDTH CONFIG.C2_LPDDR2_DQS_WIDTH CONFIG.C2_LPDDR2_DQ_WIDTH CONFIG.C2_LPDDR2_REG_CTRL CONFIG.C2_LPDDR2_ROW_WIDTH CONFIG.C2_LPDDR2_USE_CS_PORT CONFIG.C2_LPDDR2_USE_DM_PORT CONFIG.C2_LPDDR2_USE_ODT_PORT CONFIG.C2_LPDDR2_nCK_PER_CLK CONFIG.C2_LPDDR2_nCS_PER_RANK CONFIG.C2_MEM_TYPE CONFIG.C2_MMCM_CLKOUT0_EN CONFIG.C2_MMCM_CLKOUT0_FREQ CONFIG.C2_MMCM_CLKOUT1_EN CONFIG.C2_MMCM_CLKOUT1_FREQ CONFIG.C2_MMCM_CLKOUT2_EN CONFIG.C2_MMCM_CLKOUT2_FREQ CONFIG.C2_MMCM_CLKOUT3_EN CONFIG.C2_MMCM_CLKOUT3_FREQ CONFIG.C2_MMCM_CLKOUT4_EN CONFIG.C2_MMCM_CLKOUT4_FREQ CONFIG.C2_MMCM_VCO CONFIG.C2_PHASE CONFIG.C2_POLARITY CONFIG.C2_QDRIIP_ADDR_WIDTH CONFIG.C2_QDRIIP_BURST_LEN CONFIG.C2_QDRIIP_BW_WIDTH CONFIG.C2_QDRIIP_DATA_WIDTH CONFIG.C2_QDRIIP_DEBUG_PORT CONFIG.C2_QDRIIP_NUM_DEVICES CONFIG.C2_RLDIII_ADDR_WIDTH CONFIG.C2_RLDIII_BANK_WIDTH CONFIG.C2_RLDIII_CK_WIDTH CONFIG.C2_RLDIII_CMD_PER_CLK CONFIG.C2_RLDIII_DATA_WIDTH CONFIG.C2_RLDIII_DEBUG_PORT CONFIG.C2_RLDIII_DK_WIDTH CONFIG.C2_RLDIII_DM_WIDTH CONFIG.C2_RLDIII_NUM_DEVICES CONFIG.C2_RLDIII_QK_WIDTH CONFIG.C2_RLDIII_QVLD_WIDTH CONFIG.C2_RLDIII_RLD_ADDR_WIDTH CONFIG.C2_RLDIII_nCK_PER_CLK CONFIG.C2_RLDII_ADDR_WIDTH CONFIG.C2_RLDII_BANK_WIDTH CONFIG.C2_RLDII_CK_WIDTH CONFIG.C2_RLDII_CMD_PER_CLK CONFIG.C2_RLDII_DATA_WIDTH CONFIG.C2_RLDII_DEBUG_PORT CONFIG.C2_RLDII_DK_WIDTH CONFIG.C2_RLDII_DM_WIDTH CONFIG.C2_RLDII_NUM_DEVICES CONFIG.C2_RLDII_QK_WIDTH CONFIG.C2_RLDII_QVLD_WIDTH CONFIG.C2_RLDII_RLD_ADDR_WIDTH CONFIG.C2_RLDII_nCK_PER_CLK CONFIG.C2_RLDX_ADDR_WIDTH CONFIG.C2_RLDX_BANK_WIDTH CONFIG.C2_RLDX_CMD_PER_CLK CONFIG.C2_RLDX_DATA_WIDTH CONFIG.C2_RLDX_DM_WIDTH CONFIG.C2_RLDX_nCK_PER_CLK CONFIG.C2_SYSCLK_TYPE CONFIG.C2_UI_EXTRA_CLOCKS CONFIG.C2_USE_AXI CONFIG.C3_C_S_AXI_ADDR_WIDTH CONFIG.C3_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C3_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C3_C_S_AXI_CTRL_ID_WIDTH CONFIG.C3_C_S_AXI_CTRL_MEM_SIZE CONFIG.C3_C_S_AXI_DATA_WIDTH CONFIG.C3_C_S_AXI_ID_WIDTH CONFIG.C3_C_S_AXI_MEM_SIZE CONFIG.C3_DDR2_ADDR_WIDTH CONFIG.C3_DDR2_BANK_WIDTH CONFIG.C3_DDR2_CKE_WIDTH CONFIG.C3_DDR2_CK_WIDTH CONFIG.C3_DDR2_CS_WIDTH CONFIG.C3_DDR2_DATA_WIDTH CONFIG.C3_DDR2_DEBUG_PORT CONFIG.C3_DDR2_DM_WIDTH CONFIG.C3_DDR2_DQS_CNT_WIDTH CONFIG.C3_DDR2_DQS_WIDTH CONFIG.C3_DDR2_DQ_WIDTH CONFIG.C3_DDR2_ODT_WIDTH CONFIG.C3_DDR2_REG_CTRL CONFIG.C3_DDR2_ROW_WIDTH CONFIG.C3_DDR2_USE_CS_PORT CONFIG.C3_DDR2_USE_DM_PORT CONFIG.C3_DDR2_USE_ODT_PORT CONFIG.C3_DDR2_nCK_PER_CLK CONFIG.C3_DDR2_nCS_PER_RANK CONFIG.C3_DDR3_ADDR_WIDTH CONFIG.C3_DDR3_BANK_WIDTH CONFIG.C3_DDR3_CKE_WIDTH CONFIG.C3_DDR3_CK_WIDTH CONFIG.C3_DDR3_CS_WIDTH CONFIG.C3_DDR3_DATA_WIDTH CONFIG.C3_DDR3_DEBUG_PORT CONFIG.C3_DDR3_DM_WIDTH CONFIG.C3_DDR3_DQS_CNT_WIDTH CONFIG.C3_DDR3_DQS_WIDTH CONFIG.C3_DDR3_DQ_WIDTH CONFIG.C3_DDR3_ODT_WIDTH CONFIG.C3_DDR3_REG_CTRL CONFIG.C3_DDR3_ROW_WIDTH CONFIG.C3_DDR3_USE_CS_PORT CONFIG.C3_DDR3_USE_DM_PORT CONFIG.C3_DDR3_USE_ODT_PORT CONFIG.C3_DDR3_nCK_PER_CLK CONFIG.C3_DDR3_nCS_PER_RANK CONFIG.C3_DDRX_ADDR_WIDTH CONFIG.C3_DDRX_DATA_WIDTH CONFIG.C3_DDRX_nCK_PER_CLK CONFIG.C3_DEBUG_PORT CONFIG.C3_DQS_CNT_WIDTH CONFIG.C3_ECC CONFIG.C3_FREQ_HZ CONFIG.C3_IS_CLK_SHARED CONFIG.C3_LPDDR2_ADDR_WIDTH CONFIG.C3_LPDDR2_BANK_WIDTH CONFIG.C3_LPDDR2_CKE_WIDTH CONFIG.C3_LPDDR2_CK_WIDTH CONFIG.C3_LPDDR2_CS_WIDTH CONFIG.C3_LPDDR2_DATA_WIDTH CONFIG.C3_LPDDR2_DEBUG_PORT CONFIG.C3_LPDDR2_DM_WIDTH CONFIG.C3_LPDDR2_DQS_CNT_WIDTH CONFIG.C3_LPDDR2_DQS_WIDTH CONFIG.C3_LPDDR2_DQ_WIDTH CONFIG.C3_LPDDR2_REG_CTRL CONFIG.C3_LPDDR2_ROW_WIDTH CONFIG.C3_LPDDR2_USE_CS_PORT CONFIG.C3_LPDDR2_USE_DM_PORT CONFIG.C3_LPDDR2_USE_ODT_PORT CONFIG.C3_LPDDR2_nCK_PER_CLK CONFIG.C3_LPDDR2_nCS_PER_RANK CONFIG.C3_MEM_TYPE CONFIG.C3_MMCM_CLKOUT0_EN CONFIG.C3_MMCM_CLKOUT0_FREQ CONFIG.C3_MMCM_CLKOUT1_EN CONFIG.C3_MMCM_CLKOUT1_FREQ CONFIG.C3_MMCM_CLKOUT2_EN CONFIG.C3_MMCM_CLKOUT2_FREQ CONFIG.C3_MMCM_CLKOUT3_EN CONFIG.C3_MMCM_CLKOUT3_FREQ CONFIG.C3_MMCM_CLKOUT4_EN CONFIG.C3_MMCM_CLKOUT4_FREQ CONFIG.C3_MMCM_VCO CONFIG.C3_PHASE CONFIG.C3_POLARITY CONFIG.C3_QDRIIP_ADDR_WIDTH CONFIG.C3_QDRIIP_BURST_LEN CONFIG.C3_QDRIIP_BW_WIDTH CONFIG.C3_QDRIIP_DATA_WIDTH CONFIG.C3_QDRIIP_DEBUG_PORT CONFIG.C3_QDRIIP_NUM_DEVICES CONFIG.C3_RLDIII_ADDR_WIDTH CONFIG.C3_RLDIII_BANK_WIDTH CONFIG.C3_RLDIII_CK_WIDTH CONFIG.C3_RLDIII_CMD_PER_CLK CONFIG.C3_RLDIII_DATA_WIDTH CONFIG.C3_RLDIII_DEBUG_PORT CONFIG.C3_RLDIII_DK_WIDTH CONFIG.C3_RLDIII_DM_WIDTH CONFIG.C3_RLDIII_NUM_DEVICES CONFIG.C3_RLDIII_QK_WIDTH CONFIG.C3_RLDIII_QVLD_WIDTH CONFIG.C3_RLDIII_RLD_ADDR_WIDTH CONFIG.C3_RLDIII_nCK_PER_CLK CONFIG.C3_RLDII_ADDR_WIDTH CONFIG.C3_RLDII_BANK_WIDTH CONFIG.C3_RLDII_CK_WIDTH CONFIG.C3_RLDII_CMD_PER_CLK CONFIG.C3_RLDII_DATA_WIDTH CONFIG.C3_RLDII_DEBUG_PORT CONFIG.C3_RLDII_DK_WIDTH CONFIG.C3_RLDII_DM_WIDTH CONFIG.C3_RLDII_NUM_DEVICES CONFIG.C3_RLDII_QK_WIDTH CONFIG.C3_RLDII_QVLD_WIDTH CONFIG.C3_RLDII_RLD_ADDR_WIDTH CONFIG.C3_RLDII_nCK_PER_CLK CONFIG.C3_RLDX_ADDR_WIDTH CONFIG.C3_RLDX_BANK_WIDTH CONFIG.C3_RLDX_CMD_PER_CLK CONFIG.C3_RLDX_DATA_WIDTH CONFIG.C3_RLDX_DM_WIDTH CONFIG.C3_RLDX_nCK_PER_CLK CONFIG.C3_SYSCLK_TYPE CONFIG.C3_UI_EXTRA_CLOCKS CONFIG.C3_USE_AXI CONFIG.C4_C_S_AXI_ADDR_WIDTH CONFIG.C4_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C4_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C4_C_S_AXI_CTRL_ID_WIDTH CONFIG.C4_C_S_AXI_CTRL_MEM_SIZE CONFIG.C4_C_S_AXI_DATA_WIDTH CONFIG.C4_C_S_AXI_ID_WIDTH CONFIG.C4_C_S_AXI_MEM_SIZE CONFIG.C4_DDR2_ADDR_WIDTH CONFIG.C4_DDR2_BANK_WIDTH CONFIG.C4_DDR2_CKE_WIDTH CONFIG.C4_DDR2_CK_WIDTH CONFIG.C4_DDR2_CS_WIDTH CONFIG.C4_DDR2_DATA_WIDTH CONFIG.C4_DDR2_DEBUG_PORT CONFIG.C4_DDR2_DM_WIDTH CONFIG.C4_DDR2_DQS_CNT_WIDTH CONFIG.C4_DDR2_DQS_WIDTH CONFIG.C4_DDR2_DQ_WIDTH CONFIG.C4_DDR2_ODT_WIDTH CONFIG.C4_DDR2_REG_CTRL CONFIG.C4_DDR2_ROW_WIDTH CONFIG.C4_DDR2_USE_CS_PORT CONFIG.C4_DDR2_USE_DM_PORT CONFIG.C4_DDR2_USE_ODT_PORT CONFIG.C4_DDR2_nCK_PER_CLK CONFIG.C4_DDR2_nCS_PER_RANK CONFIG.C4_DDR3_ADDR_WIDTH CONFIG.C4_DDR3_BANK_WIDTH CONFIG.C4_DDR3_CKE_WIDTH CONFIG.C4_DDR3_CK_WIDTH CONFIG.C4_DDR3_CS_WIDTH CONFIG.C4_DDR3_DATA_WIDTH CONFIG.C4_DDR3_DEBUG_PORT CONFIG.C4_DDR3_DM_WIDTH CONFIG.C4_DDR3_DQS_CNT_WIDTH CONFIG.C4_DDR3_DQS_WIDTH CONFIG.C4_DDR3_DQ_WIDTH CONFIG.C4_DDR3_ODT_WIDTH CONFIG.C4_DDR3_REG_CTRL CONFIG.C4_DDR3_ROW_WIDTH CONFIG.C4_DDR3_USE_CS_PORT CONFIG.C4_DDR3_USE_DM_PORT CONFIG.C4_DDR3_USE_ODT_PORT CONFIG.C4_DDR3_nCK_PER_CLK CONFIG.C4_DDR3_nCS_PER_RANK CONFIG.C4_DDRX_ADDR_WIDTH CONFIG.C4_DDRX_DATA_WIDTH CONFIG.C4_DDRX_nCK_PER_CLK CONFIG.C4_DEBUG_PORT CONFIG.C4_DQS_CNT_WIDTH CONFIG.C4_ECC CONFIG.C4_FREQ_HZ CONFIG.C4_IS_CLK_SHARED CONFIG.C4_LPDDR2_ADDR_WIDTH CONFIG.C4_LPDDR2_BANK_WIDTH CONFIG.C4_LPDDR2_CKE_WIDTH CONFIG.C4_LPDDR2_CK_WIDTH CONFIG.C4_LPDDR2_CS_WIDTH CONFIG.C4_LPDDR2_DATA_WIDTH CONFIG.C4_LPDDR2_DEBUG_PORT CONFIG.C4_LPDDR2_DM_WIDTH CONFIG.C4_LPDDR2_DQS_CNT_WIDTH CONFIG.C4_LPDDR2_DQS_WIDTH CONFIG.C4_LPDDR2_DQ_WIDTH CONFIG.C4_LPDDR2_REG_CTRL CONFIG.C4_LPDDR2_ROW_WIDTH CONFIG.C4_LPDDR2_USE_CS_PORT CONFIG.C4_LPDDR2_USE_DM_PORT CONFIG.C4_LPDDR2_USE_ODT_PORT CONFIG.C4_LPDDR2_nCK_PER_CLK CONFIG.C4_LPDDR2_nCS_PER_RANK CONFIG.C4_MEM_TYPE CONFIG.C4_MMCM_CLKOUT0_EN CONFIG.C4_MMCM_CLKOUT0_FREQ CONFIG.C4_MMCM_CLKOUT1_EN CONFIG.C4_MMCM_CLKOUT1_FREQ CONFIG.C4_MMCM_CLKOUT2_EN CONFIG.C4_MMCM_CLKOUT2_FREQ CONFIG.C4_MMCM_CLKOUT3_EN CONFIG.C4_MMCM_CLKOUT3_FREQ CONFIG.C4_MMCM_CLKOUT4_EN CONFIG.C4_MMCM_CLKOUT4_FREQ CONFIG.C4_MMCM_VCO CONFIG.C4_PHASE CONFIG.C4_POLARITY CONFIG.C4_QDRIIP_ADDR_WIDTH CONFIG.C4_QDRIIP_BURST_LEN CONFIG.C4_QDRIIP_BW_WIDTH CONFIG.C4_QDRIIP_DATA_WIDTH CONFIG.C4_QDRIIP_DEBUG_PORT CONFIG.C4_QDRIIP_NUM_DEVICES CONFIG.C4_RLDIII_ADDR_WIDTH CONFIG.C4_RLDIII_BANK_WIDTH CONFIG.C4_RLDIII_CK_WIDTH CONFIG.C4_RLDIII_CMD_PER_CLK CONFIG.C4_RLDIII_DATA_WIDTH CONFIG.C4_RLDIII_DEBUG_PORT CONFIG.C4_RLDIII_DK_WIDTH CONFIG.C4_RLDIII_DM_WIDTH CONFIG.C4_RLDIII_NUM_DEVICES CONFIG.C4_RLDIII_QK_WIDTH CONFIG.C4_RLDIII_QVLD_WIDTH CONFIG.C4_RLDIII_RLD_ADDR_WIDTH CONFIG.C4_RLDIII_nCK_PER_CLK CONFIG.C4_RLDII_ADDR_WIDTH CONFIG.C4_RLDII_BANK_WIDTH CONFIG.C4_RLDII_CK_WIDTH CONFIG.C4_RLDII_CMD_PER_CLK CONFIG.C4_RLDII_DATA_WIDTH CONFIG.C4_RLDII_DEBUG_PORT CONFIG.C4_RLDII_DK_WIDTH CONFIG.C4_RLDII_DM_WIDTH CONFIG.C4_RLDII_NUM_DEVICES CONFIG.C4_RLDII_QK_WIDTH CONFIG.C4_RLDII_QVLD_WIDTH CONFIG.C4_RLDII_RLD_ADDR_WIDTH CONFIG.C4_RLDII_nCK_PER_CLK CONFIG.C4_RLDX_ADDR_WIDTH CONFIG.C4_RLDX_BANK_WIDTH CONFIG.C4_RLDX_CMD_PER_CLK CONFIG.C4_RLDX_DATA_WIDTH CONFIG.C4_RLDX_DM_WIDTH CONFIG.C4_RLDX_nCK_PER_CLK CONFIG.C4_SYSCLK_TYPE CONFIG.C4_UI_EXTRA_CLOCKS CONFIG.C4_USE_AXI CONFIG.C5_C_S_AXI_ADDR_WIDTH CONFIG.C5_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C5_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C5_C_S_AXI_CTRL_ID_WIDTH CONFIG.C5_C_S_AXI_CTRL_MEM_SIZE CONFIG.C5_C_S_AXI_DATA_WIDTH CONFIG.C5_C_S_AXI_ID_WIDTH CONFIG.C5_C_S_AXI_MEM_SIZE CONFIG.C5_DDR2_ADDR_WIDTH CONFIG.C5_DDR2_BANK_WIDTH CONFIG.C5_DDR2_CKE_WIDTH CONFIG.C5_DDR2_CK_WIDTH CONFIG.C5_DDR2_CS_WIDTH CONFIG.C5_DDR2_DATA_WIDTH CONFIG.C5_DDR2_DEBUG_PORT CONFIG.C5_DDR2_DM_WIDTH CONFIG.C5_DDR2_DQS_CNT_WIDTH CONFIG.C5_DDR2_DQS_WIDTH CONFIG.C5_DDR2_DQ_WIDTH CONFIG.C5_DDR2_ODT_WIDTH CONFIG.C5_DDR2_REG_CTRL CONFIG.C5_DDR2_ROW_WIDTH CONFIG.C5_DDR2_USE_CS_PORT CONFIG.C5_DDR2_USE_DM_PORT CONFIG.C5_DDR2_USE_ODT_PORT CONFIG.C5_DDR2_nCK_PER_CLK CONFIG.C5_DDR2_nCS_PER_RANK CONFIG.C5_DDR3_ADDR_WIDTH CONFIG.C5_DDR3_BANK_WIDTH CONFIG.C5_DDR3_CKE_WIDTH CONFIG.C5_DDR3_CK_WIDTH CONFIG.C5_DDR3_CS_WIDTH CONFIG.C5_DDR3_DATA_WIDTH CONFIG.C5_DDR3_DEBUG_PORT CONFIG.C5_DDR3_DM_WIDTH CONFIG.C5_DDR3_DQS_CNT_WIDTH CONFIG.C5_DDR3_DQS_WIDTH CONFIG.C5_DDR3_DQ_WIDTH CONFIG.C5_DDR3_ODT_WIDTH CONFIG.C5_DDR3_REG_CTRL CONFIG.C5_DDR3_ROW_WIDTH CONFIG.C5_DDR3_USE_CS_PORT CONFIG.C5_DDR3_USE_DM_PORT CONFIG.C5_DDR3_USE_ODT_PORT CONFIG.C5_DDR3_nCK_PER_CLK CONFIG.C5_DDR3_nCS_PER_RANK CONFIG.C5_DDRX_ADDR_WIDTH CONFIG.C5_DDRX_DATA_WIDTH CONFIG.C5_DDRX_nCK_PER_CLK CONFIG.C5_DEBUG_PORT CONFIG.C5_DQS_CNT_WIDTH CONFIG.C5_ECC CONFIG.C5_FREQ_HZ CONFIG.C5_IS_CLK_SHARED CONFIG.C5_LPDDR2_ADDR_WIDTH CONFIG.C5_LPDDR2_BANK_WIDTH CONFIG.C5_LPDDR2_CKE_WIDTH CONFIG.C5_LPDDR2_CK_WIDTH CONFIG.C5_LPDDR2_CS_WIDTH CONFIG.C5_LPDDR2_DATA_WIDTH CONFIG.C5_LPDDR2_DEBUG_PORT CONFIG.C5_LPDDR2_DM_WIDTH CONFIG.C5_LPDDR2_DQS_CNT_WIDTH CONFIG.C5_LPDDR2_DQS_WIDTH CONFIG.C5_LPDDR2_DQ_WIDTH CONFIG.C5_LPDDR2_REG_CTRL CONFIG.C5_LPDDR2_ROW_WIDTH CONFIG.C5_LPDDR2_USE_CS_PORT CONFIG.C5_LPDDR2_USE_DM_PORT CONFIG.C5_LPDDR2_USE_ODT_PORT CONFIG.C5_LPDDR2_nCK_PER_CLK CONFIG.C5_LPDDR2_nCS_PER_RANK CONFIG.C5_MEM_TYPE CONFIG.C5_MMCM_CLKOUT0_EN CONFIG.C5_MMCM_CLKOUT0_FREQ CONFIG.C5_MMCM_CLKOUT1_EN CONFIG.C5_MMCM_CLKOUT1_FREQ CONFIG.C5_MMCM_CLKOUT2_EN CONFIG.C5_MMCM_CLKOUT2_FREQ CONFIG.C5_MMCM_CLKOUT3_EN CONFIG.C5_MMCM_CLKOUT3_FREQ CONFIG.C5_MMCM_CLKOUT4_EN CONFIG.C5_MMCM_CLKOUT4_FREQ CONFIG.C5_MMCM_VCO CONFIG.C5_PHASE CONFIG.C5_POLARITY CONFIG.C5_QDRIIP_ADDR_WIDTH CONFIG.C5_QDRIIP_BURST_LEN CONFIG.C5_QDRIIP_BW_WIDTH CONFIG.C5_QDRIIP_DATA_WIDTH CONFIG.C5_QDRIIP_DEBUG_PORT CONFIG.C5_QDRIIP_NUM_DEVICES CONFIG.C5_RLDIII_ADDR_WIDTH CONFIG.C5_RLDIII_BANK_WIDTH CONFIG.C5_RLDIII_CK_WIDTH CONFIG.C5_RLDIII_CMD_PER_CLK CONFIG.C5_RLDIII_DATA_WIDTH CONFIG.C5_RLDIII_DEBUG_PORT CONFIG.C5_RLDIII_DK_WIDTH CONFIG.C5_RLDIII_DM_WIDTH CONFIG.C5_RLDIII_NUM_DEVICES CONFIG.C5_RLDIII_QK_WIDTH CONFIG.C5_RLDIII_QVLD_WIDTH CONFIG.C5_RLDIII_RLD_ADDR_WIDTH CONFIG.C5_RLDIII_nCK_PER_CLK CONFIG.C5_RLDII_ADDR_WIDTH CONFIG.C5_RLDII_BANK_WIDTH CONFIG.C5_RLDII_CK_WIDTH CONFIG.C5_RLDII_CMD_PER_CLK CONFIG.C5_RLDII_DATA_WIDTH CONFIG.C5_RLDII_DEBUG_PORT CONFIG.C5_RLDII_DK_WIDTH CONFIG.C5_RLDII_DM_WIDTH CONFIG.C5_RLDII_NUM_DEVICES CONFIG.C5_RLDII_QK_WIDTH CONFIG.C5_RLDII_QVLD_WIDTH CONFIG.C5_RLDII_RLD_ADDR_WIDTH CONFIG.C5_RLDII_nCK_PER_CLK CONFIG.C5_RLDX_ADDR_WIDTH CONFIG.C5_RLDX_BANK_WIDTH CONFIG.C5_RLDX_CMD_PER_CLK CONFIG.C5_RLDX_DATA_WIDTH CONFIG.C5_RLDX_DM_WIDTH CONFIG.C5_RLDX_nCK_PER_CLK CONFIG.C5_SYSCLK_TYPE CONFIG.C5_UI_EXTRA_CLOCKS CONFIG.C5_USE_AXI CONFIG.C6_C_S_AXI_ADDR_WIDTH CONFIG.C6_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C6_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C6_C_S_AXI_CTRL_ID_WIDTH CONFIG.C6_C_S_AXI_CTRL_MEM_SIZE CONFIG.C6_C_S_AXI_DATA_WIDTH CONFIG.C6_C_S_AXI_ID_WIDTH CONFIG.C6_C_S_AXI_MEM_SIZE CONFIG.C6_DDR2_ADDR_WIDTH CONFIG.C6_DDR2_BANK_WIDTH CONFIG.C6_DDR2_CKE_WIDTH CONFIG.C6_DDR2_CK_WIDTH CONFIG.C6_DDR2_CS_WIDTH CONFIG.C6_DDR2_DATA_WIDTH CONFIG.C6_DDR2_DEBUG_PORT CONFIG.C6_DDR2_DM_WIDTH CONFIG.C6_DDR2_DQS_CNT_WIDTH CONFIG.C6_DDR2_DQS_WIDTH CONFIG.C6_DDR2_DQ_WIDTH CONFIG.C6_DDR2_ODT_WIDTH CONFIG.C6_DDR2_REG_CTRL CONFIG.C6_DDR2_ROW_WIDTH CONFIG.C6_DDR2_USE_CS_PORT CONFIG.C6_DDR2_USE_DM_PORT CONFIG.C6_DDR2_USE_ODT_PORT CONFIG.C6_DDR2_nCK_PER_CLK CONFIG.C6_DDR2_nCS_PER_RANK CONFIG.C6_DDR3_ADDR_WIDTH CONFIG.C6_DDR3_BANK_WIDTH CONFIG.C6_DDR3_CKE_WIDTH CONFIG.C6_DDR3_CK_WIDTH CONFIG.C6_DDR3_CS_WIDTH CONFIG.C6_DDR3_DATA_WIDTH CONFIG.C6_DDR3_DEBUG_PORT CONFIG.C6_DDR3_DM_WIDTH CONFIG.C6_DDR3_DQS_CNT_WIDTH CONFIG.C6_DDR3_DQS_WIDTH CONFIG.C6_DDR3_DQ_WIDTH CONFIG.C6_DDR3_ODT_WIDTH CONFIG.C6_DDR3_REG_CTRL CONFIG.C6_DDR3_ROW_WIDTH CONFIG.C6_DDR3_USE_CS_PORT CONFIG.C6_DDR3_USE_DM_PORT CONFIG.C6_DDR3_USE_ODT_PORT CONFIG.C6_DDR3_nCK_PER_CLK CONFIG.C6_DDR3_nCS_PER_RANK CONFIG.C6_DDRX_ADDR_WIDTH CONFIG.C6_DDRX_DATA_WIDTH CONFIG.C6_DDRX_nCK_PER_CLK CONFIG.C6_DEBUG_PORT CONFIG.C6_DQS_CNT_WIDTH CONFIG.C6_ECC CONFIG.C6_FREQ_HZ CONFIG.C6_IS_CLK_SHARED CONFIG.C6_LPDDR2_ADDR_WIDTH CONFIG.C6_LPDDR2_BANK_WIDTH CONFIG.C6_LPDDR2_CKE_WIDTH CONFIG.C6_LPDDR2_CK_WIDTH CONFIG.C6_LPDDR2_CS_WIDTH CONFIG.C6_LPDDR2_DATA_WIDTH CONFIG.C6_LPDDR2_DEBUG_PORT CONFIG.C6_LPDDR2_DM_WIDTH CONFIG.C6_LPDDR2_DQS_CNT_WIDTH CONFIG.C6_LPDDR2_DQS_WIDTH CONFIG.C6_LPDDR2_DQ_WIDTH CONFIG.C6_LPDDR2_REG_CTRL CONFIG.C6_LPDDR2_ROW_WIDTH CONFIG.C6_LPDDR2_USE_CS_PORT CONFIG.C6_LPDDR2_USE_DM_PORT CONFIG.C6_LPDDR2_USE_ODT_PORT CONFIG.C6_LPDDR2_nCK_PER_CLK CONFIG.C6_LPDDR2_nCS_PER_RANK CONFIG.C6_MEM_TYPE CONFIG.C6_MMCM_CLKOUT0_EN CONFIG.C6_MMCM_CLKOUT0_FREQ CONFIG.C6_MMCM_CLKOUT1_EN CONFIG.C6_MMCM_CLKOUT1_FREQ CONFIG.C6_MMCM_CLKOUT2_EN CONFIG.C6_MMCM_CLKOUT2_FREQ CONFIG.C6_MMCM_CLKOUT3_EN CONFIG.C6_MMCM_CLKOUT3_FREQ CONFIG.C6_MMCM_CLKOUT4_EN CONFIG.C6_MMCM_CLKOUT4_FREQ CONFIG.C6_MMCM_VCO CONFIG.C6_PHASE CONFIG.C6_POLARITY CONFIG.C6_QDRIIP_ADDR_WIDTH CONFIG.C6_QDRIIP_BURST_LEN CONFIG.C6_QDRIIP_BW_WIDTH CONFIG.C6_QDRIIP_DATA_WIDTH CONFIG.C6_QDRIIP_DEBUG_PORT CONFIG.C6_QDRIIP_NUM_DEVICES CONFIG.C6_RLDIII_ADDR_WIDTH CONFIG.C6_RLDIII_BANK_WIDTH CONFIG.C6_RLDIII_CK_WIDTH CONFIG.C6_RLDIII_CMD_PER_CLK CONFIG.C6_RLDIII_DATA_WIDTH CONFIG.C6_RLDIII_DEBUG_PORT CONFIG.C6_RLDIII_DK_WIDTH CONFIG.C6_RLDIII_DM_WIDTH CONFIG.C6_RLDIII_NUM_DEVICES CONFIG.C6_RLDIII_QK_WIDTH CONFIG.C6_RLDIII_QVLD_WIDTH CONFIG.C6_RLDIII_RLD_ADDR_WIDTH CONFIG.C6_RLDIII_nCK_PER_CLK CONFIG.C6_RLDII_ADDR_WIDTH CONFIG.C6_RLDII_BANK_WIDTH CONFIG.C6_RLDII_CK_WIDTH CONFIG.C6_RLDII_CMD_PER_CLK CONFIG.C6_RLDII_DATA_WIDTH CONFIG.C6_RLDII_DEBUG_PORT CONFIG.C6_RLDII_DK_WIDTH CONFIG.C6_RLDII_DM_WIDTH CONFIG.C6_RLDII_NUM_DEVICES CONFIG.C6_RLDII_QK_WIDTH CONFIG.C6_RLDII_QVLD_WIDTH CONFIG.C6_RLDII_RLD_ADDR_WIDTH CONFIG.C6_RLDII_nCK_PER_CLK CONFIG.C6_RLDX_ADDR_WIDTH CONFIG.C6_RLDX_BANK_WIDTH CONFIG.C6_RLDX_CMD_PER_CLK CONFIG.C6_RLDX_DATA_WIDTH CONFIG.C6_RLDX_DM_WIDTH CONFIG.C6_RLDX_nCK_PER_CLK CONFIG.C6_SYSCLK_TYPE CONFIG.C6_UI_EXTRA_CLOCKS CONFIG.C6_USE_AXI CONFIG.C7_C_S_AXI_ADDR_WIDTH CONFIG.C7_C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C7_C_S_AXI_CTRL_DATA_WIDTH CONFIG.C7_C_S_AXI_CTRL_ID_WIDTH CONFIG.C7_C_S_AXI_CTRL_MEM_SIZE CONFIG.C7_C_S_AXI_DATA_WIDTH CONFIG.C7_C_S_AXI_ID_WIDTH CONFIG.C7_C_S_AXI_MEM_SIZE CONFIG.C7_DDR2_ADDR_WIDTH CONFIG.C7_DDR2_BANK_WIDTH CONFIG.C7_DDR2_CKE_WIDTH CONFIG.C7_DDR2_CK_WIDTH CONFIG.C7_DDR2_CS_WIDTH CONFIG.C7_DDR2_DATA_WIDTH CONFIG.C7_DDR2_DEBUG_PORT CONFIG.C7_DDR2_DM_WIDTH CONFIG.C7_DDR2_DQS_CNT_WIDTH CONFIG.C7_DDR2_DQS_WIDTH CONFIG.C7_DDR2_DQ_WIDTH CONFIG.C7_DDR2_ODT_WIDTH CONFIG.C7_DDR2_REG_CTRL CONFIG.C7_DDR2_ROW_WIDTH CONFIG.C7_DDR2_USE_CS_PORT CONFIG.C7_DDR2_USE_DM_PORT CONFIG.C7_DDR2_USE_ODT_PORT CONFIG.C7_DDR2_nCK_PER_CLK CONFIG.C7_DDR2_nCS_PER_RANK CONFIG.C7_DDR3_ADDR_WIDTH CONFIG.C7_DDR3_BANK_WIDTH CONFIG.C7_DDR3_CKE_WIDTH CONFIG.C7_DDR3_CK_WIDTH CONFIG.C7_DDR3_CS_WIDTH CONFIG.C7_DDR3_DATA_WIDTH CONFIG.C7_DDR3_DEBUG_PORT CONFIG.C7_DDR3_DM_WIDTH CONFIG.C7_DDR3_DQS_CNT_WIDTH CONFIG.C7_DDR3_DQS_WIDTH CONFIG.C7_DDR3_DQ_WIDTH CONFIG.C7_DDR3_ODT_WIDTH CONFIG.C7_DDR3_REG_CTRL CONFIG.C7_DDR3_ROW_WIDTH CONFIG.C7_DDR3_USE_CS_PORT CONFIG.C7_DDR3_USE_DM_PORT CONFIG.C7_DDR3_USE_ODT_PORT CONFIG.C7_DDR3_nCK_PER_CLK CONFIG.C7_DDR3_nCS_PER_RANK CONFIG.C7_DDRX_ADDR_WIDTH CONFIG.C7_DDRX_DATA_WIDTH CONFIG.C7_DDRX_nCK_PER_CLK CONFIG.C7_DEBUG_PORT CONFIG.C7_DQS_CNT_WIDTH CONFIG.C7_ECC CONFIG.C7_FREQ_HZ CONFIG.C7_IS_CLK_SHARED CONFIG.C7_LPDDR2_ADDR_WIDTH CONFIG.C7_LPDDR2_BANK_WIDTH CONFIG.C7_LPDDR2_CKE_WIDTH CONFIG.C7_LPDDR2_CK_WIDTH CONFIG.C7_LPDDR2_CS_WIDTH CONFIG.C7_LPDDR2_DATA_WIDTH CONFIG.C7_LPDDR2_DEBUG_PORT CONFIG.C7_LPDDR2_DM_WIDTH CONFIG.C7_LPDDR2_DQS_CNT_WIDTH CONFIG.C7_LPDDR2_DQS_WIDTH CONFIG.C7_LPDDR2_DQ_WIDTH CONFIG.C7_LPDDR2_REG_CTRL CONFIG.C7_LPDDR2_ROW_WIDTH CONFIG.C7_LPDDR2_USE_CS_PORT CONFIG.C7_LPDDR2_USE_DM_PORT CONFIG.C7_LPDDR2_USE_ODT_PORT CONFIG.C7_LPDDR2_nCK_PER_CLK CONFIG.C7_LPDDR2_nCS_PER_RANK CONFIG.C7_MEM_TYPE CONFIG.C7_MMCM_CLKOUT0_EN CONFIG.C7_MMCM_CLKOUT0_FREQ CONFIG.C7_MMCM_CLKOUT1_EN CONFIG.C7_MMCM_CLKOUT1_FREQ CONFIG.C7_MMCM_CLKOUT2_EN CONFIG.C7_MMCM_CLKOUT2_FREQ CONFIG.C7_MMCM_CLKOUT3_EN CONFIG.C7_MMCM_CLKOUT3_FREQ CONFIG.C7_MMCM_CLKOUT4_EN CONFIG.C7_MMCM_CLKOUT4_FREQ CONFIG.C7_MMCM_VCO CONFIG.C7_PHASE CONFIG.C7_POLARITY CONFIG.C7_QDRIIP_ADDR_WIDTH CONFIG.C7_QDRIIP_BURST_LEN CONFIG.C7_QDRIIP_BW_WIDTH CONFIG.C7_QDRIIP_DATA_WIDTH CONFIG.C7_QDRIIP_DEBUG_PORT CONFIG.C7_QDRIIP_NUM_DEVICES CONFIG.C7_RLDIII_ADDR_WIDTH CONFIG.C7_RLDIII_BANK_WIDTH CONFIG.C7_RLDIII_CK_WIDTH CONFIG.C7_RLDIII_CMD_PER_CLK CONFIG.C7_RLDIII_DATA_WIDTH CONFIG.C7_RLDIII_DEBUG_PORT CONFIG.C7_RLDIII_DK_WIDTH CONFIG.C7_RLDIII_DM_WIDTH CONFIG.C7_RLDIII_NUM_DEVICES CONFIG.C7_RLDIII_QK_WIDTH CONFIG.C7_RLDIII_QVLD_WIDTH CONFIG.C7_RLDIII_RLD_ADDR_WIDTH CONFIG.C7_RLDIII_nCK_PER_CLK CONFIG.C7_RLDII_ADDR_WIDTH CONFIG.C7_RLDII_BANK_WIDTH CONFIG.C7_RLDII_CK_WIDTH CONFIG.C7_RLDII_CMD_PER_CLK CONFIG.C7_RLDII_DATA_WIDTH CONFIG.C7_RLDII_DEBUG_PORT CONFIG.C7_RLDII_DK_WIDTH CONFIG.C7_RLDII_DM_WIDTH CONFIG.C7_RLDII_NUM_DEVICES CONFIG.C7_RLDII_QK_WIDTH CONFIG.C7_RLDII_QVLD_WIDTH CONFIG.C7_RLDII_RLD_ADDR_WIDTH CONFIG.C7_RLDII_nCK_PER_CLK CONFIG.C7_RLDX_ADDR_WIDTH CONFIG.C7_RLDX_BANK_WIDTH CONFIG.C7_RLDX_CMD_PER_CLK CONFIG.C7_RLDX_DATA_WIDTH CONFIG.C7_RLDX_DM_WIDTH CONFIG.C7_RLDX_nCK_PER_CLK CONFIG.C7_SYSCLK_TYPE CONFIG.C7_UI_EXTRA_CLOCKS CONFIG.C7_USE_AXI CONFIG.COMBINED_INTERFACE CONFIG.C_BASEADDR CONFIG.C_HIGHADDR CONFIG.C_S_AXI_ADDR_WIDTH CONFIG.C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C_S_AXI_CTRL_DATA_WIDTH CONFIG.C_S_AXI_CTRL_ID_WIDTH CONFIG.C_S_AXI_CTRL_MEM_SIZE CONFIG.C_S_AXI_DATA_WIDTH CONFIG.C_S_AXI_ID_WIDTH CONFIG.C_S_AXI_MEM_SIZE CONFIG.Component_Name CONFIG.DDR2_ADDR_WIDTH CONFIG.DDR2_BANK_WIDTH CONFIG.DDR2_CKE_WIDTH CONFIG.DDR2_CK_WIDTH CONFIG.DDR2_CS_WIDTH CONFIG.DDR2_DATA_WIDTH CONFIG.DDR2_DEBUG_PORT CONFIG.DDR2_DM_WIDTH CONFIG.DDR2_DQS_CNT_WIDTH CONFIG.DDR2_DQS_WIDTH CONFIG.DDR2_DQ_WIDTH CONFIG.DDR2_ODT_WIDTH CONFIG.DDR2_REG_CTRL CONFIG.DDR2_ROW_WIDTH CONFIG.DDR2_USE_CS_PORT CONFIG.DDR2_USE_DM_PORT CONFIG.DDR2_USE_ODT_PORT CONFIG.DDR2_nCK_PER_CLK CONFIG.DDR2_nCS_PER_RANK CONFIG.DDR3_ADDR_WIDTH CONFIG.DDR3_BANK_WIDTH CONFIG.DDR3_CKE_WIDTH CONFIG.DDR3_CK_WIDTH CONFIG.DDR3_CS_WIDTH CONFIG.DDR3_DATA_WIDTH CONFIG.DDR3_DEBUG_PORT CONFIG.DDR3_DM_WIDTH CONFIG.DDR3_DQS_CNT_WIDTH CONFIG.DDR3_DQS_WIDTH CONFIG.DDR3_DQ_WIDTH CONFIG.DDR3_ODT_WIDTH CONFIG.DDR3_REG_CTRL CONFIG.DDR3_ROW_WIDTH CONFIG.DDR3_USE_CS_PORT CONFIG.DDR3_USE_DM_PORT CONFIG.DDR3_USE_ODT_PORT CONFIG.DDR3_nCK_PER_CLK CONFIG.DDR3_nCS_PER_RANK CONFIG.DDRX_ADDR_WIDTH CONFIG.DDRX_DATA_WIDTH CONFIG.DDRX_nCK_PER_CLK CONFIG.DEBUG_PORT CONFIG.DQS_CNT_WIDTH CONFIG.ECC CONFIG.EDK_IPTYPE CONFIG.EDK_SPECIAL CONFIG.FREQ_HZ CONFIG.IS_CLK_SHARED CONFIG.LPDDR2_ADDR_WIDTH CONFIG.LPDDR2_BANK_WIDTH CONFIG.LPDDR2_CKE_WIDTH CONFIG.LPDDR2_CK_WIDTH CONFIG.LPDDR2_CS_WIDTH CONFIG.LPDDR2_DATA_WIDTH CONFIG.LPDDR2_DEBUG_PORT CONFIG.LPDDR2_DM_WIDTH CONFIG.LPDDR2_DQS_CNT_WIDTH CONFIG.LPDDR2_DQS_WIDTH CONFIG.LPDDR2_DQ_WIDTH CONFIG.LPDDR2_REG_CTRL CONFIG.LPDDR2_ROW_WIDTH CONFIG.LPDDR2_USE_CS_PORT CONFIG.LPDDR2_USE_DM_PORT CONFIG.LPDDR2_USE_ODT_PORT CONFIG.LPDDR2_nCK_PER_CLK CONFIG.LPDDR2_nCS_PER_RANK CONFIG.MEM_TYPE CONFIG.MIG_DONT_TOUCH_PARAM CONFIG.MMCM_CLKOUT0_EN CONFIG.MMCM_CLKOUT0_FREQ CONFIG.MMCM_CLKOUT1_EN CONFIG.MMCM_CLKOUT1_FREQ CONFIG.MMCM_CLKOUT2_EN CONFIG.MMCM_CLKOUT2_FREQ CONFIG.MMCM_CLKOUT3_EN CONFIG.MMCM_CLKOUT3_FREQ CONFIG.MMCM_CLKOUT4_EN CONFIG.MMCM_CLKOUT4_FREQ CONFIG.MMCM_VCO CONFIG.NoOfControllers CONFIG.PHASE CONFIG.POLARITY CONFIG.QDRIIP_ADDR_WIDTH CONFIG.QDRIIP_BURST_LEN CONFIG.QDRIIP_BW_WIDTH CONFIG.QDRIIP_DATA_WIDTH CONFIG.QDRIIP_DEBUG_PORT CONFIG.QDRIIP_NUM_DEVICES CONFIG.REFCLK_TYPE CONFIG.RESET_BOARD_INTERFACE CONFIG.RLDIII_ADDR_WIDTH CONFIG.RLDIII_BANK_WIDTH CONFIG.RLDIII_CK_WIDTH CONFIG.RLDIII_CMD_PER_CLK CONFIG.RLDIII_DATA_WIDTH CONFIG.RLDIII_DEBUG_PORT CONFIG.RLDIII_DK_WIDTH CONFIG.RLDIII_DM_WIDTH CONFIG.RLDIII_NUM_DEVICES CONFIG.RLDIII_QK_WIDTH CONFIG.RLDIII_QVLD_WIDTH CONFIG.RLDIII_RLD_ADDR_WIDTH CONFIG.RLDIII_nCK_PER_CLK CONFIG.RLDII_ADDR_WIDTH CONFIG.RLDII_BANK_WIDTH CONFIG.RLDII_CK_WIDTH CONFIG.RLDII_CMD_PER_CLK CONFIG.RLDII_DATA_WIDTH CONFIG.RLDII_DEBUG_PORT CONFIG.RLDII_DK_WIDTH CONFIG.RLDII_DM_WIDTH CONFIG.RLDII_NUM_DEVICES CONFIG.RLDII_QK_WIDTH CONFIG.RLDII_QVLD_WIDTH CONFIG.RLDII_RLD_ADDR_WIDTH CONFIG.RLDII_nCK_PER_CLK CONFIG.RLDX_ADDR_WIDTH CONFIG.RLDX_BANK_WIDTH CONFIG.RLDX_CMD_PER_CLK CONFIG.RLDX_DATA_WIDTH CONFIG.RLDX_DM_WIDTH CONFIG.RLDX_nCK_PER_CLK CONFIG.SYSCLK_TYPE CONFIG.TEMP_MON_CONTROL CONFIG.UI_EXTRA_CLOCKS CONFIG.USE_AXI CONFIG.XML_INPUT_FILE CONFIGURABLE CORE_REVISION DRIVER_MODE HIER_NAME IP_NAME IP_TYPE ISPDEFINST IS_HIERARCHICAL IS_PL NAME PRODUCT_GUIDE SLAVES VLNV]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.167
!MESSAGE XSCT Command: [hsi get_property ADDRESS_TAG [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.194
!MESSAGE XSCT command with result: [hsi get_property ADDRESS_TAG [hsi get_cells mig_7series_0]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.196
!MESSAGE XSCT Command: [hsi get_property CLASS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.199
!MESSAGE XSCT command with result: [hsi get_property CLASS [hsi get_cells mig_7series_0]], Result: [null, cell]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.201
!MESSAGE XSCT Command: [hsi get_property CONFIG.BOARD_MIG_PARAM [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.205
!MESSAGE XSCT command with result: [hsi get_property CONFIG.BOARD_MIG_PARAM [hsi get_cells mig_7series_0]], Result: [null, ddr3_sdram]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.207
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.215
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.217
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.220
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.222
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.225
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.227
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.229
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.231
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.233
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.236
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.238
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.240
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.243
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.245
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.248
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.250
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.252
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.254
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.257
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.259
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.261
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.263
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.267
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.269
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.271
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.273
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.276
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.277
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.280
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.282
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.285
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.287
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.290
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.294
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.312
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.314
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.317
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.318
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.321
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.323
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.325
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.343
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.345
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.347
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.350
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.352
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.354
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.356
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.359
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.361
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.363
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.365
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.368
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.370
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.373
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.375
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.378
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.380
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.382
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.384
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.387
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.389
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.391
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.393
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.396
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.398
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.400
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.402
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.405
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.407
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.410
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.412
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.414
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.416
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.418
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.420
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.423
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.425
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.427
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.429
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.432
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.433
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.436
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.438
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.441
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.443
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.445
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.447
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.450
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.452
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.454
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.456
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.459
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.460
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.463
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.465
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.467
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.469
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.472
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.474
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.476
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.478
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.480
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.482
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.485
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.487
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.489
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.491
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.494
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.495
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.498
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.499
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.502
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.504
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.506
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.508
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.510
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.512
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.515
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.517
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.519
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.521
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.523
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.525
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.528
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.530
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.533
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.535
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.537
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.539
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.541
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.543
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.545
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.547
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.550
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.552
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.554
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.556
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.558
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.560
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.563
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.565
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.567
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.569
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.572
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.574
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.576
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.578
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.580
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.582
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.585
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.587
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.589
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.591
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.594
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.596
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.598
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.600
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.603
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.605
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.607
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.609
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.611
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.613
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.616
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.618
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.620
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.622
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.625
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.627
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.629
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.631
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.633
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.635
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.639
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.641
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.643
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.645
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.648
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.650
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.652
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.654
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.657
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.659
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.661
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.663
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.666
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.668
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.671
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.673
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.676
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.678
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.681
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.683
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.685
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.687
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.690
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.692
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.695
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.696
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.699
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.701
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.704
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.706
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.708
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.710
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.712
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.714
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.717
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.719
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.721
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.723
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.726
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.728
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.730
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.732
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.735
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.737
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.740
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.742
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.744
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.746
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.749
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.751
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.753
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.755
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.758
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.760
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.762
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.764
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.766
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.768
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.770
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.772
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.774
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.776
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.779
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.780
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.783
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.784
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.787
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.789
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.791
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.793
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.795
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.797
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.799
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.801
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.803
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.805
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.808
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.810
!MESSAGE XSCT Command: [hsi get_property CONFIG.C0_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.812
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C0_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.814
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.817
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.819
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.821
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.823
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.826
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.828
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.830
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.832
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.835
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.836
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.839
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.841
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.843
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.845
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.848
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.850
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.852
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.854
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.857
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.859
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.861
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.863
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.865
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.867
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.870
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.873
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.876
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.893
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.898
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.901
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.907
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.909
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.912
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.915
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.919
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.924
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.926
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.928
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.931
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.933
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.936
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.938
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.941
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.943
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.945
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.947
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.950
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.952
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.955
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.957
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.960
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.961
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.964
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.966
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.969
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.971
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.974
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.976
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.979
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.981
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.984
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.986
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.989
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.991
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.994
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:16.997
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.001
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.005
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.008
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.010
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.013
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.015
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.018
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.021
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.024
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.026
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.029
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.031
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.034
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.036
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.041
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.043
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.045
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.048
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.050
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.053
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.056
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.058
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.061
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.063
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.066
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.068
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.072
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.074
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.078
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.081
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.084
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.086
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.090
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.092
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.095
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.098
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.101
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.103
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.106
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.108
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.111
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.113
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.115
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.118
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.121
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.123
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.126
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.128
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.130
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.132
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.139
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.145
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.148
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.152
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.155
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.157
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.160
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.162
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.164
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.167
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.169
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.173
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.176
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.178
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.181
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.183
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.186
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.188
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.191
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.193
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.195
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.197
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.199
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.202
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.205
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.207
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.209
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.211
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.214
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.215
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.218
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.220
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.223
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.225
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.227
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.229
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.232
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.234
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.236
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.238
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.241
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.243
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.246
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.248
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.250
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.252
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.255
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.257
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.260
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.262
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.264
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.266
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.268
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.270
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.273
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.274
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.277
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.279
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.281
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.283
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.285
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.287
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.290
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.292
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.295
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.296
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.299
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.301
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.303
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.306
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.308
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.310
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.312
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.314
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.317
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.319
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.322
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.324
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.327
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.329
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.331
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.333
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.336
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.339
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.342
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.344
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.347
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.350
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.353
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.356
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.358
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.360
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.362
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.364
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.367
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.369
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.400
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.402
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.405
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.407
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.410
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.412
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.414
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.416
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.418
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.420
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.424
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.425
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.428
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.429
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.432
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.434
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.436
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.438
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.440
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.442
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.445
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.446
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.449
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.451
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.453
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.455
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.457
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.459
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.462
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.464
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.466
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.468
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.470
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.472
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.475
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.477
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.479
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.481
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.483
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.485
!MESSAGE XSCT Command: [hsi get_property CONFIG.C1_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.488
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C1_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.490
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.492
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.494
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.497
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.499
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.501
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.503
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.506
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.508
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.511
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.513
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.515
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.517
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.519
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.522
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.524
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.526
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.529
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.530
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.533
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.535
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.537
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.539
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.542
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.544
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.546
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.548
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.551
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.553
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.556
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.558
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.560
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.562
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.565
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.566
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.569
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.572
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.574
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.576
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.579
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.581
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.583
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.585
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.588
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.590
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.593
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.595
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.597
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.599
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.602
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.603
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.607
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.608
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.611
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.613
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.616
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.618
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.620
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.623
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.625
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.627
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.630
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.631
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.634
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.636
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.639
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.641
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.643
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.645
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.648
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.650
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.652
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.654
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.657
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.659
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.662
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.663
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.666
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.668
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.671
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.673
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.675
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.677
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.680
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.682
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.684
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.686
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.689
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.691
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.694
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.696
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.698
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.700
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.703
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.705
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.708
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.710
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.712
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.714
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.716
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.718
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.721
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.723
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.725
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.727
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.730
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.731
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.734
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.736
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.739
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.740
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.743
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.745
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.747
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.749
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.751
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.754
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.757
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.759
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.762
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.763
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.766
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.768
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.770
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.772
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.775
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.777
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.779
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.781
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.783
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.785
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.788
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.790
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.792
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.794
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.796
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.798
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.801
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.803
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.805
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.807
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.810
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.812
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.815
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.816
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.819
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.821
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.824
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.826
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.828
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.830
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.833
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.834
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.837
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.839
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.842
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.843
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.846
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.848
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.850
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.852
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.855
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.857
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.860
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.862
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.864
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.866
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.869
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.870
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.873
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.875
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.878
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.880
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.882
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.884
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.886
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.889
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.891
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.893
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.896
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.898
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.900
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.902
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.905
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.907
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.910
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.912
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.915
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.917
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.920
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.922
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.925
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.927
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.929
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.931
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.934
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.936
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.939
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.941
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.944
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.946
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.949
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.951
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.954
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.956
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.959
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.961
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.963
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.965
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.968
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.970
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.973
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.975
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.977
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.979
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.982
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.984
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.986
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.989
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.991
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.993
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.996
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:17.997
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.000
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.002
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.004
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.006
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.009
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.010
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.013
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.015
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.017
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.019
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.022
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.024
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.026
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.028
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.032
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.034
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.036
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.038
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.041
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.043
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.045
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.047
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.049
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.051
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.053
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.056
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.058
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.060
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.062
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.064
!MESSAGE XSCT Command: [hsi get_property CONFIG.C2_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.066
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C2_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.068
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.071
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.073
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.076
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.078
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.081
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.083
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.085
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.087
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.090
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.092
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.095
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.097
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.099
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.101
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.104
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.106
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.109
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.110
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.113
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.115
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.117
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.119
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.122
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.124
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.126
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.128
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.131
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.133
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.135
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.137
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.141
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.142
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.145
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.147
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.149
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.151
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.154
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.157
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.164
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.166
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.169
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.171
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.173
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.175
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.178
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.179
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.182
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.184
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.187
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.189
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.191
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.193
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.196
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.198
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.200
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.203
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.207
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.208
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.211
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.213
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.215
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.217
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.220
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.222
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.224
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.226
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.228
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.230
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.233
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.235
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.237
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.239
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.241
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.243
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.246
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.247
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.250
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.252
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.254
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.256
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.258
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.260
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.263
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.264
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.267
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.269
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.272
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.274
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.276
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.278
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.280
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.282
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.285
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.287
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.290
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.291
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.294
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.296
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.299
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.300
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.303
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.305
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.308
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.310
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.313
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.314
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.317
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.319
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.322
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.324
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.326
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.328
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.331
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.333
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.335
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.337
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.340
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.342
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.345
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.347
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.350
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.351
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.354
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.356
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.359
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.361
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.363
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.365
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.367
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.369
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.372
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.374
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.377
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.379
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.381
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.383
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.386
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.388
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.391
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.393
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.395
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.397
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.399
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.401
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.419
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.421
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.424
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.425
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.428
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.430
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.432
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.434
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.437
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.439
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.442
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.443
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.446
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.447
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.450
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.452
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.455
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.456
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.459
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.461
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.463
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.465
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.468
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.470
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.472
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.474
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.476
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.478
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.481
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.482
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.485
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.487
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.489
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.491
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.493
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.496
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.498
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.500
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.503
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.505
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.508
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.509
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.512
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.514
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.516
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.518
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.521
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.523
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.526
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.528
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.530
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.532
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.534
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.536
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.539
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.541
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.544
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.546
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.548
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.550
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.553
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.555
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.558
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.560
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.562
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.564
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.567
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.569
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.572
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.573
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.576
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.578
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.580
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.582
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.585
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.587
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.590
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.592
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.594
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.596
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.598
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.600
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.603
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.605
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.608
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.610
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.612
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.614
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.617
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.618
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.621
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.636
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.640
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.642
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.644
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.646
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.649
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.651
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.653
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.656
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.659
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.661
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.663
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.665
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.668
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.669
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.672
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.674
!MESSAGE XSCT Command: [hsi get_property CONFIG.C3_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.677
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C3_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.679
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.681
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.683
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.686
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.689
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.691
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.693
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.696
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.698
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.701
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.703
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.706
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.708
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.711
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.713
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.716
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.718
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.721
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.723
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.726
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.728
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.730
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.761
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.766
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.768
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.770
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.773
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.776
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.778
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.790
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.792
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.794
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.796
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.799
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.800
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.803
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.805
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.808
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.809
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.812
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.814
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.817
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.819
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.822
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.824
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.827
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.829
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.831
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.833
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.836
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.839
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.842
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.845
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.848
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.850
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.854
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.857
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.860
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.862
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.865
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.867
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.870
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.872
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.875
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.877
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.879
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.881
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.884
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.886
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.890
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.892
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.895
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.897
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.900
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.902
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.906
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.908
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.911
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.913
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.916
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.918
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.921
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.923
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.926
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.928
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.931
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.933
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.936
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.939
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.942
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.943
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.946
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.948
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.951
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.953
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.956
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.958
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.961
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.963
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.966
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.968
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.972
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.974
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.976
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.978
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.981
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.983
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.986
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.988
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.991
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.993
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.996
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:18.997
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.000
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.002
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.005
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.007
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.010
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.011
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.014
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.016
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.018
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.020
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.023
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.025
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.028
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.030
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.032
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.034
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.037
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.040
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.042
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.044
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.047
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.048
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.051
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.053
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.056
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.058
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.060
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.062
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.065
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.067
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.069
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.071
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.074
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.076
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.079
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.081
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.083
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.085
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.088
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.090
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.093
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.095
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.097
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.099
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.102
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.104
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.107
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.109
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.111
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.113
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.116
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.117
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.120
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.122
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.125
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.126
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.129
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.131
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.133
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.135
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.138
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.140
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.142
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.144
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.147
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.148
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.151
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.153
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.155
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.157
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.160
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.162
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.165
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.167
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.173
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.174
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.177
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.179
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.181
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.183
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.186
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.188
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.191
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.193
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.195
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.197
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.200
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.202
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.205
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.206
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.209
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.211
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.214
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.215
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.218
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.220
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.223
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.225
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.228
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.230
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.232
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.234
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.237
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.239
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.242
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.243
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.246
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.248
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.250
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.252
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.255
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.257
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.260
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.262
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.264
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.266
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.269
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.271
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.274
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.275
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.278
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.280
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.282
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.284
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.287
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.290
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.292
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.294
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.297
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.299
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.301
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.303
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.306
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.308
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.311
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.312
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.315
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.317
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.319
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.321
!MESSAGE XSCT Command: [hsi get_property CONFIG.C4_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.324
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C4_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.326
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.329
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.330
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.333
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.335
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.338
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.340
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.342
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.344
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.347
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.349
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.351
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.353
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.356
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.358
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.361
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.364
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.367
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.368
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.371
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.373
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.376
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.377
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.380
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.385
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.390
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.392
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.395
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.397
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.399
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.401
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.403
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.406
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.413
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.415
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.418
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.420
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.425
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.427
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.431
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.433
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.436
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.439
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.441
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.443
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.446
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.448
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.450
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.452
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.455
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.472
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.475
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.477
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.480
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.481
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.484
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.486
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.489
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.491
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.494
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.495
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.498
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.500
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.503
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.505
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.507
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.509
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.516
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.518
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.522
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.524
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.526
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.528
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.531
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.533
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.535
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.537
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.540
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.545
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.549
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.555
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.571
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.574
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.577
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.579
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.581
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.583
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.586
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.588
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.591
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.595
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.603
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.611
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.619
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.627
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.646
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.659
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.663
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.666
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.669
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.672
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.678
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.681
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.685
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.689
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.693
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.696
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.700
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.703
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.708
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.711
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.714
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.718
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.721
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.724
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.729
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.733
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.737
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.742
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.749
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.753
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.768
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.778
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.787
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.793
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.808
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.815
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.819
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.823
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.827
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.830
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.834
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.837
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.841
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.844
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.847
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.850
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.854
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.857
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.860
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.863
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.867
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.870
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.874
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.876
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.881
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.884
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.887
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.890
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.896
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.898
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.907
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.914
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.920
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.927
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.931
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.933
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.937
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.941
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.946
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.949
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.953
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.955
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.960
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.964
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.967
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.969
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.974
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.978
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.981
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.984
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.988
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.991
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.995
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:19.997
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.000
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.003
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.008
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.010
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.017
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.019
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.037
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.043
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.058
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.066
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.079
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.082
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.087
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.092
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.101
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.104
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.108
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.111
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.114
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.117
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.120
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.124
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.128
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.131
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.134
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.137
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.141
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.144
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.148
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.151
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.154
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.157
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.160
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.162
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.182
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.194
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.219
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.227
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.231
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.233
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.238
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.240
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.244
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.249
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.252
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.256
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.259
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.263
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.272
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.275
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.280
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.285
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.297
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.302
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.309
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.314
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.325
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.333
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.343
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.351
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.356
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.363
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.372
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.380
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.387
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.390
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.395
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.398
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.401
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.403
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.408
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.410
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.414
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.417
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.423
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.425
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.428
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.431
!MESSAGE XSCT Command: [hsi get_property CONFIG.C5_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.434
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C5_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.437
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.441
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.444
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.448
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.451
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.454
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.457
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.461
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.464
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.474
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.479
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.489
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.495
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.500
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.503
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.507
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.510
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.515
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.519
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.525
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.528
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.531
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.534
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.538
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.543
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.546
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.549
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.553
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.557
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.561
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.564
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.567
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.569
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.574
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.577
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.580
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.588
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.596
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.603
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.608
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.616
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.624
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.631
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.639
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.642
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.646
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.649
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.653
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.656
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.660
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.663
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.669
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.672
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.675
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.678
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.682
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.686
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.689
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.692
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.696
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.699
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.705
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.708
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.714
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.718
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.723
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.726
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.768
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.772
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.778
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.780
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.783
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.787
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.790
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.793
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.796
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.799
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.802
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.804
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.808
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.811
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.814
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.816
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.820
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.824
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.827
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.829
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.833
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.837
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.842
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.844
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.849
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.862
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.872
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.880
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.886
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.889
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.897
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.907
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.922
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.924
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.928
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.931
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.935
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.939
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.942
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.946
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.953
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.957
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.961
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.964
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.967
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.969
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.973
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.977
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.980
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.983
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.987
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.991
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:20.997
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.000
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.003
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.006
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.009
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.016
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.024
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.034
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.043
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.050
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.072
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.079
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.083
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.085
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.089
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.092
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.095
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.098
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.102
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.106
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.110
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.113
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.116
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.119
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.122
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.125
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.128
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.132
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.135
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.138
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.141
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.143
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.148
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.152
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.157
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.159
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.163
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.170
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.179
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.186
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.200
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.202
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.209
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.213
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.220
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.225
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.238
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.242
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.259
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.261
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.264
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.266
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.272
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.275
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.279
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.282
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.286
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.290
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.293
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.296
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.299
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.302
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.306
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.309
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.313
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.316
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.319
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.322
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.325
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.328
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.332
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.335
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.339
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.346
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.361
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.365
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.371
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.373
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.377
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.381
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.386
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.389
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.393
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.397
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.400
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.403
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.407
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.410
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.413
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.416
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.420
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.424
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.428
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.432
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.436
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.438
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.444
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.446
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.453
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.461
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.468
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.476
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.492
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.501
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.515
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.527
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.534
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.542
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.552
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.560
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.566
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.576
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.584
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.591
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.602
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.608
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.615
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.617
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.622
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.626
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.630
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.634
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.638
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.640
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.645
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.648
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.651
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.654
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.659
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.663
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.666
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.669
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.674
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.677
!MESSAGE XSCT Command: [hsi get_property CONFIG.C6_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.682
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C6_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.685
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.691
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.695
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.702
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.707
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.716
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.727
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.731
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.743
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.762
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.769
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.777
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.780
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.790
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.793
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.802
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.804
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.809
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.812
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.819
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.822
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.826
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.831
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.835
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.838
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.849
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.851
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.856
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.859
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.866
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.875
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.895
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.905
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.916
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.928
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.934
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.937
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.949
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.951
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.956
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.961
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.973
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.976
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.981
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.986
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:21.996
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.001
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.011
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.014
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.019
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.025
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.049
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.055
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.072
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.074
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.082
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.090
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.101
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.105
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.109
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.114
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.120
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.135
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.173
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.180
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.346
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.353
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.388
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.397
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.412
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.419
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.439
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.447
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.474
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.478
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.484
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.486
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.496
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.500
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.504
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.508
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.513
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.517
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.523
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.527
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.532
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.536
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.541
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.545
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.549
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.553
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.559
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.563
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.581
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.588
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.613
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.623
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.715
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.720
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.747
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.749
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.777
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.783
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.802
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.810
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.869
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 100.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.877
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.894
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.897
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.902
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.905
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.919
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.922
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.950
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.965
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:22.998
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.007
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.067
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.075
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.094
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.101
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.127
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.129
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.183
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.185
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.201
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.203
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.208
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.212
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.498
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.526
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.536
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.540
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.544
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.547
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.551
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.556
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.562
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.566
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.570
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.577
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.582
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.585
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.591
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.595
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.600
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.602
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.615
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.620
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.634
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.646
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.687
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.691
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.709
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.715
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.725
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.728
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.736
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.740
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.744
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.747
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.752
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.755
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.764
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.767
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.773
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.777
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.783
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 1200.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.787
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.791
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.795
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.800
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.803
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.808
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.814
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.822
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.834
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.854
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.863
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.907
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.911
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.930
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.942
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.955
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.958
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.966
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.970
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.975
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.978
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.988
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.992
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:23.999
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.002
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.010
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.014
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.018
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.022
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.033
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.035
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.045
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.049
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.064
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.072
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.110
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.119
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.147
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.157
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.175
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.183
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.202
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.211
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.223
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.231
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.244
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.253
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.300
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.306
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.318
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.330
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.334
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.339
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.362
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.369
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.389
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.395
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.412
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.418
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.434
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.439
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.444
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.447
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.453
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.457
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.462
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.465
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.480
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.483
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.488
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.493
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.501
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.504
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.510
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.514
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.519
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.524
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.533
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.536
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.545
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.550
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.568
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, DIFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.581
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.732
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.738
!MESSAGE XSCT Command: [hsi get_property CONFIG.C7_USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.758
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C7_USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.764
!MESSAGE XSCT Command: [hsi get_property CONFIG.COMBINED_INTERFACE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.780
!MESSAGE XSCT command with result: [hsi get_property CONFIG.COMBINED_INTERFACE [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.787
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_BASEADDR [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.806
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_BASEADDR [hsi get_cells mig_7series_0]], Result: [null, 0x80000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.809
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_HIGHADDR [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.827
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_HIGHADDR [hsi get_cells mig_7series_0]], Result: [null, 0x8FFFFFFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.841
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.880
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 28]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.882
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.891
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.894
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.901
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.904
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.912
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.915
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.922
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 1048576]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.926
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.931
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 128]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.935
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.941
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_ID_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.944
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.948
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_MEM_SIZE [hsi get_cells mig_7series_0]], Result: [null, 268435456]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.953
!MESSAGE XSCT Command: [hsi get_property CONFIG.Component_Name [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.959
!MESSAGE XSCT command with result: [hsi get_property CONFIG.Component_Name [hsi get_cells mig_7series_0]], Result: [null, design_1_mig_7series_0_1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.963
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.967
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.970
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.976
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.980
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.984
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:24.996
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.014
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.024
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.045
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.054
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.097
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.106
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.125
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.134
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.157
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.165
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.174
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.181
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.203
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.212
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.221
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.237
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.247
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.258
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.293
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.303
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.337
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.346
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.360
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.368
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.387
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.398
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.410
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.417
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.429
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.440
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.465
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.469
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.509
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 28]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.522
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.594
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.602
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.660
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.663
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.668
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.671
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.677
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.682
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.685
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 16]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.691
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.696
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.699
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.703
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.707
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.714
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.719
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.723
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.728
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.732
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 16]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.736
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.741
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_ODT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.744
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.752
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.756
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.759
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.764
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.768
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.772
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.777
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.782
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.787
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.790
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.798
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 4]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.802
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.810
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDR3_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.814
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.820
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDRX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.825
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.830
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDRX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.833
!MESSAGE XSCT Command: [hsi get_property CONFIG.DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.837
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DDRX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.841
!MESSAGE XSCT Command: [hsi get_property CONFIG.DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.845
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.850
!MESSAGE XSCT Command: [hsi get_property CONFIG.DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.856
!MESSAGE XSCT command with result: [hsi get_property CONFIG.DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.860
!MESSAGE XSCT Command: [hsi get_property CONFIG.ECC [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.864
!MESSAGE XSCT command with result: [hsi get_property CONFIG.ECC [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.867
!MESSAGE XSCT Command: [hsi get_property CONFIG.EDK_IPTYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.874
!MESSAGE XSCT command with result: [hsi get_property CONFIG.EDK_IPTYPE [hsi get_cells mig_7series_0]], Result: [null, PERIPHERAL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.877
!MESSAGE XSCT Command: [hsi get_property CONFIG.EDK_SPECIAL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.883
!MESSAGE XSCT command with result: [hsi get_property CONFIG.EDK_SPECIAL [hsi get_cells mig_7series_0]], Result: [null, MEMORY_CTRL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.892
!MESSAGE XSCT Command: [hsi get_property CONFIG.FREQ_HZ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.907
!MESSAGE XSCT command with result: [hsi get_property CONFIG.FREQ_HZ [hsi get_cells mig_7series_0]], Result: [null, 83333333]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.924
!MESSAGE XSCT Command: [hsi get_property CONFIG.IS_CLK_SHARED [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.940
!MESSAGE XSCT command with result: [hsi get_property CONFIG.IS_CLK_SHARED [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.943
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.960
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.969
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.979
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:25.990
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.000
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_CKE_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.016
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.035
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.044
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.073
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_CS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.078
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.093
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.100
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.110
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.119
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.142
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.148
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.165
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_DQS_CNT_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.169
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.181
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_DQS_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.191
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.207
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_DQ_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.213
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.219
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_REG_CTRL [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.223
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.229
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_ROW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 14]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.234
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.238
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_USE_CS_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.242
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.246
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_USE_DM_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.251
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.255
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_USE_ODT_PORT [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.259
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.266
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.269
!MESSAGE XSCT Command: [hsi get_property CONFIG.LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.273
!MESSAGE XSCT command with result: [hsi get_property CONFIG.LPDDR2_nCS_PER_RANK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.277
!MESSAGE XSCT Command: [hsi get_property CONFIG.MEM_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.281
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MEM_TYPE [hsi get_cells mig_7series_0]], Result: [null, DDR3]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.284
!MESSAGE XSCT Command: [hsi get_property CONFIG.MIG_DONT_TOUCH_PARAM [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.294
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MIG_DONT_TOUCH_PARAM [hsi get_cells mig_7series_0]], Result: [null, Custom]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.297
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.304
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT0_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.321
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.329
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT0_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.332
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.337
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT1_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.343
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.347
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT1_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.349
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.354
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT2_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.359
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.363
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT2_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.367
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.372
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT3_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.377
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.381
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT3_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.386
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.392
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT4_EN [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.396
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.402
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_CLKOUT4_FREQ [hsi get_cells mig_7series_0]], Result: [null, 10]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.407
!MESSAGE XSCT Command: [hsi get_property CONFIG.MMCM_VCO [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.411
!MESSAGE XSCT command with result: [hsi get_property CONFIG.MMCM_VCO [hsi get_cells mig_7series_0]], Result: [null, 666]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.413
!MESSAGE XSCT Command: [hsi get_property CONFIG.NoOfControllers [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.423
!MESSAGE XSCT command with result: [hsi get_property CONFIG.NoOfControllers [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.427
!MESSAGE XSCT Command: [hsi get_property CONFIG.PHASE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.431
!MESSAGE XSCT command with result: [hsi get_property CONFIG.PHASE [hsi get_cells mig_7series_0]], Result: [null, 0.000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.434
!MESSAGE XSCT Command: [hsi get_property CONFIG.POLARITY [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.451
!MESSAGE XSCT command with result: [hsi get_property CONFIG.POLARITY [hsi get_cells mig_7series_0]], Result: [null, ACTIVE_LOW]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.456
!MESSAGE XSCT Command: [hsi get_property CONFIG.QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.462
!MESSAGE XSCT command with result: [hsi get_property CONFIG.QDRIIP_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.466
!MESSAGE XSCT Command: [hsi get_property CONFIG.QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.470
!MESSAGE XSCT command with result: [hsi get_property CONFIG.QDRIIP_BURST_LEN [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.474
!MESSAGE XSCT Command: [hsi get_property CONFIG.QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.483
!MESSAGE XSCT command with result: [hsi get_property CONFIG.QDRIIP_BW_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.486
!MESSAGE XSCT Command: [hsi get_property CONFIG.QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.494
!MESSAGE XSCT command with result: [hsi get_property CONFIG.QDRIIP_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.497
!MESSAGE XSCT Command: [hsi get_property CONFIG.QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.501
!MESSAGE XSCT command with result: [hsi get_property CONFIG.QDRIIP_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.506
!MESSAGE XSCT Command: [hsi get_property CONFIG.QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.516
!MESSAGE XSCT command with result: [hsi get_property CONFIG.QDRIIP_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.518
!MESSAGE XSCT Command: [hsi get_property CONFIG.REFCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.526
!MESSAGE XSCT command with result: [hsi get_property CONFIG.REFCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, NOBUF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.528
!MESSAGE XSCT Command: [hsi get_property CONFIG.RESET_BOARD_INTERFACE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.533
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RESET_BOARD_INTERFACE [hsi get_cells mig_7series_0]], Result: [null, reset]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.541
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.545
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.548
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.554
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.559
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.563
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.566
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.573
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.578
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.582
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.587
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.592
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.596
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.600
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.605
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.610
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.614
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.619
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.622
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.627
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.630
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.640
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.644
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.648
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.653
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.665
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDIII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.685
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.695
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.706
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.712
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.715
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.734
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_CK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.743
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.754
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.763
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.796
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.804
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.837
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_DEBUG_PORT [hsi get_cells mig_7series_0]], Result: [null, OFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.845
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.862
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_DK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.870
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.889
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.896
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.911
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_NUM_DEVICES [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.916
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.932
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_QK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 8]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:26.944
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.014
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_QVLD_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.019
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.041
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_RLD_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.049
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.068
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDII_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.077
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.087
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDX_ADDR_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 29]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.091
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.098
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDX_BANK_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.101
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.106
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDX_CMD_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.109
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.116
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDX_DATA_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 18]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.119
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.124
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDX_DM_WIDTH [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.130
!MESSAGE XSCT Command: [hsi get_property CONFIG.RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.134
!MESSAGE XSCT command with result: [hsi get_property CONFIG.RLDX_nCK_PER_CLK [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.137
!MESSAGE XSCT Command: [hsi get_property CONFIG.SYSCLK_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.146
!MESSAGE XSCT command with result: [hsi get_property CONFIG.SYSCLK_TYPE [hsi get_cells mig_7series_0]], Result: [null, NOBUF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.150
!MESSAGE XSCT Command: [hsi get_property CONFIG.TEMP_MON_CONTROL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.155
!MESSAGE XSCT command with result: [hsi get_property CONFIG.TEMP_MON_CONTROL [hsi get_cells mig_7series_0]], Result: [null, INTERNAL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.158
!MESSAGE XSCT Command: [hsi get_property CONFIG.UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.165
!MESSAGE XSCT command with result: [hsi get_property CONFIG.UI_EXTRA_CLOCKS [hsi get_cells mig_7series_0]], Result: [null, FALSE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.169
!MESSAGE XSCT Command: [hsi get_property CONFIG.USE_AXI [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.175
!MESSAGE XSCT command with result: [hsi get_property CONFIG.USE_AXI [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.178
!MESSAGE XSCT Command: [hsi get_property CONFIG.XML_INPUT_FILE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.184
!MESSAGE XSCT command with result: [hsi get_property CONFIG.XML_INPUT_FILE [hsi get_cells mig_7series_0]], Result: [null, mig_a.prj]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.190
!MESSAGE XSCT Command: [hsi get_property CONFIGURABLE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.194
!MESSAGE XSCT command with result: [hsi get_property CONFIGURABLE [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.198
!MESSAGE XSCT Command: [hsi get_property CORE_REVISION [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.205
!MESSAGE XSCT command with result: [hsi get_property CORE_REVISION [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.209
!MESSAGE XSCT Command: [hsi get_property DRIVER_MODE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.212
!MESSAGE XSCT command with result: [hsi get_property DRIVER_MODE [hsi get_cells mig_7series_0]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.218
!MESSAGE XSCT Command: [hsi get_property HIER_NAME [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.222
!MESSAGE XSCT command with result: [hsi get_property HIER_NAME [hsi get_cells mig_7series_0]], Result: [null, mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.227
!MESSAGE XSCT Command: [hsi get_property IP_NAME [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.231
!MESSAGE XSCT command with result: [hsi get_property IP_NAME [hsi get_cells mig_7series_0]], Result: [null, mig_7series]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.237
!MESSAGE XSCT Command: [hsi get_property IP_TYPE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.244
!MESSAGE XSCT command with result: [hsi get_property IP_TYPE [hsi get_cells mig_7series_0]], Result: [null, MEMORY_CNTLR]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.248
!MESSAGE XSCT Command: [hsi get_property ISPDEFINST [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.255
!MESSAGE XSCT command with result: [hsi get_property ISPDEFINST [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.258
!MESSAGE XSCT Command: [hsi get_property IS_HIERARCHICAL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.262
!MESSAGE XSCT command with result: [hsi get_property IS_HIERARCHICAL [hsi get_cells mig_7series_0]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.268
!MESSAGE XSCT Command: [hsi get_property IS_PL [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.273
!MESSAGE XSCT command with result: [hsi get_property IS_PL [hsi get_cells mig_7series_0]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.282
!MESSAGE XSCT Command: [hsi get_property NAME [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.302
!MESSAGE XSCT command with result: [hsi get_property NAME [hsi get_cells mig_7series_0]], Result: [null, mig_7series_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.313
!MESSAGE XSCT Command: [hsi get_property PRODUCT_GUIDE [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.336
!MESSAGE XSCT command with result: [hsi get_property PRODUCT_GUIDE [hsi get_cells mig_7series_0]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.340
!MESSAGE XSCT Command: [hsi get_property SLAVES [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.348
!MESSAGE XSCT command with result: [hsi get_property SLAVES [hsi get_cells mig_7series_0]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.358
!MESSAGE XSCT Command: [hsi get_property VLNV [hsi get_cells mig_7series_0]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 14:21:27.373
!MESSAGE XSCT command with result: [hsi get_property VLNV [hsi get_cells mig_7series_0]], Result: [null, xilinx.com:ip:mig_7series:4.2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 15:25:34.121
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 15:25:34.338
!MESSAGE Executed Webtalk command
!SESSION 2020-08-08 15:54:28.215 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-08 15:55:08.593
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 2 2020-08-08 15:55:14.995
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.ui 2 2 2020-08-08 15:55:15.001
!MESSAGE Invalid preference category path: com.autoesl.autopilot.ui.startup.preferences.AutoPilotRootPreferencePage (bundle: com.autoesl.autopilot.ui.cdfg.diagram, page: com.autoesl.autopilot.ui.cdfg.diagram.general)

!ENTRY org.eclipse.ui 4 4 2020-08-08 15:55:23.101
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-08 15:55:23.104
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:28.026
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:28.032
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:28.037
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:28.050
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:28.053
!MESSAGE XSCT Command: [setws C:/Users/vince/VitisWorkspace], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:28.056
!MESSAGE XSCT command with result: [setws C:/Users/vince/VitisWorkspace], Result: [null, ]. Thread: Thread-15

!ENTRY org.eclipse.egit.ui 2 0 2020-08-08 15:55:29.584
!MESSAGE Warning: The environment variable HOME is not set. The following directory will be used to store the Git
user global configuration and to define the default location to store repositories: 'C:\Users\vince'. If this is
not correct please set the HOME environment variable and restart Eclipse. Otherwise Git for Windows and
EGit might behave differently since they see different configuration options.
This warning can be switched off on the Team > Git > Confirmations and Warnings preference page.

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:30.546
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:40.960
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:40.962
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 15:55:40.964
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY org.eclipse.ui 4 4 2020-08-08 16:10:42.457
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@5e428dde} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:10:44.148
!MESSAGE XSCT Command: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:10:48.831
!MESSAGE XSCT command with result: [platform read {C:/Users/vince/VitisWorkspace/design_1_wrapper/platform.spr}], Result: [null, ]. Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:10:48.850
!MESSAGE XSCT Command: [platform active {design_1_wrapper}], Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:10:48.852
!MESSAGE XSCT command with result: [platform active {design_1_wrapper}], Result: [null, ]. Thread: Worker-6: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:10:51.821
!MESSAGE XSCT Command: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Thread: Worker-9: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:10:53.152
!MESSAGE XSCT command with result: [platform config -updatehw {C:/Users/vince/VitisWorkspace/design_1_wrapper.xsa}], Result: [null, ]. Thread: Worker-9: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:16.300
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:16.861
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:16.864
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:16.868
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Sat Aug  8 00:07:34 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:16.871
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:16.881
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:18.487
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:18.493
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:18.495
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:18.501
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 16:12:18.510
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:18.517
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:18.521
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 16:12:21.616
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:26.523
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:26.529
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:26.532
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:26.537
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 16:12:26.539
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:26.542
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-08 16:12:26.545
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 16:16:57.165
!MESSAGE Executing command: cmd /C C:\Xilinx\Vitis\2019.2\bin\wbtcv.bat -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-08 16:16:57.333
!MESSAGE Executed Webtalk command
!SESSION 2020-08-11 18:14:08.618 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2020-08-11 18:16:44.055
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 2 2 2020-08-11 18:18:12.352
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.ui 2 2 2020-08-11 18:18:12.356
!MESSAGE Invalid preference category path: com.autoesl.autopilot.ui.startup.preferences.AutoPilotRootPreferencePage (bundle: com.autoesl.autopilot.ui.cdfg.diagram, page: com.autoesl.autopilot.ui.cdfg.diagram.general)

!ENTRY org.eclipse.ui 4 4 2020-08-11 18:19:07.764
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2020-08-11 18:19:07.767
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:20.280
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:20.284
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:20.287
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:20.309
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:20.312
!MESSAGE XSCT Command: [setws C:/Users/vince/VitisWorkspace], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:20.316
!MESSAGE XSCT command with result: [setws C:/Users/vince/VitisWorkspace], Result: [null, ]. Thread: Thread-14

!ENTRY org.eclipse.egit.ui 2 0 2020-08-11 18:19:25.429
!MESSAGE Warning: The environment variable HOME is not set. The following directory will be used to store the Git
user global configuration and to define the default location to store repositories: 'C:\Users\vince'. If this is
not correct please set the HOME environment variable and restart Eclipse. Otherwise Git for Windows and
EGit might behave differently since they see different configuration options.
This warning can be switched off on the Team > Git > Confirmations and Warnings preference page.

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:19:28.660
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:20:19.824
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:20:19.826
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:20:19.828
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2019.2/data]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:07.412
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.123
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.131
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.149
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.152
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.159
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-08-11 18:59:08.163
!MESSAGE Generating MD5 hash for file: C:\Users\vince\VitisWorkspace\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.175
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-8: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:08.180
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-8: Build Project

!ENTRY org.eclipse.ui 4 4 2020-08-11 18:59:24.842
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@2954dc9e} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:24.863
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 18:59:24.873
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:19.290
!MESSAGE XSCT Command: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Thread: Worker-10: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:19.319
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-13: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:20.092
!MESSAGE XSCT Command: [platform active {design_1_wrapper}], Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.244
!MESSAGE XSCT command with result: [platform read {C:\Users\vince\VitisWorkspace\design_1_wrapper\platform.spr}], Result: [null, ]. Thread: Worker-10: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.246
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-13: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.249
!MESSAGE XSCT command with result: [platform active {design_1_wrapper}], Result: [null, ]. Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.252
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.254
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa]. Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.256
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.258
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.260
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.290
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss]. Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.292
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.294
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.302
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.306
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.312
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.316
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.374
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.398
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-8: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.433
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.443
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "7a35ti",
"family": "artix7",
"timestamp": "Sat Aug  8 00:07:34 2020",
"vivado_version": "2019.2",
"part": "xc7a35ticsg324-1L",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.453
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.462
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00001FFF",
"size": "8192",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.613
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:26.618
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa mdm_1], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.110
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.127
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.163
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.168
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, axi_dma_0 axi_uartlite_0 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr mig_7series_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.170
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.178
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.10",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.3",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"mig_7series_0": {"name": "mig_7series",
"ver": "2.1",
},
"microblaze_0": {"name": "cpu",
"ver": "2.10",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.182
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.344
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_10": {"name": "axidma",
"version": "9.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_smc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"decoderAXIStreamWrap_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ila_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_3": {"name": "uartlite",
"version": "3.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_10": {"name": "cpu",
"version": "2.10",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mig_7series_0": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_7series_v2_1": {"name": "mig_7series",
"version": "2.1",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_7series_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"r900_rs_decode_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_mig_7series_0_83M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.569
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.574
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa C:/Users/vince/VitisWorkspace/design_1_wrapper/microblaze_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.584
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:07:27.713
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.190
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.194
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.196
!MESSAGE XSCT Command: [hsi list_property  [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.200
!MESSAGE XSCT command with result: [hsi list_property  [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, ADDRESS_TAG CLASS CONFIG.C_BASEADDR CONFIG.C_BRAM_AWIDTH CONFIG.C_CE_COUNTER_WIDTH CONFIG.C_CE_FAILING_REGISTERS CONFIG.C_ECC CONFIG.C_ECC_ONOFF_REGISTER CONFIG.C_ECC_ONOFF_RESET_VALUE CONFIG.C_ECC_STATUS_REGISTERS CONFIG.C_FAMILY CONFIG.C_FAULT_INJECT CONFIG.C_HIGHADDR CONFIG.C_INTERCONNECT CONFIG.C_LMB_AWIDTH CONFIG.C_LMB_DWIDTH CONFIG.C_LMB_PROTOCOL CONFIG.C_MASK CONFIG.C_MASK1 CONFIG.C_MASK2 CONFIG.C_MASK3 CONFIG.C_NUM_LMB CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ CONFIG.C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C_S_AXI_CTRL_DATA_WIDTH CONFIG.C_S_AXI_CTRL_PROTOCOL CONFIG.C_UE_FAILING_REGISTERS CONFIG.C_WRITE_ACCESS CONFIG.Component_Name CONFIG.EDK_IPTYPE CONFIG.EDK_SPECIAL CONFIGURABLE CORE_REVISION DRIVER_MODE HIER_NAME IP_NAME IP_TYPE ISPDEFINST IS_HIERARCHICAL IS_PL NAME PRODUCT_GUIDE SLAVES VLNV]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.203
!MESSAGE XSCT Command: [hsi get_property ADDRESS_TAG [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.207
!MESSAGE XSCT command with result: [hsi get_property ADDRESS_TAG [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.209
!MESSAGE XSCT Command: [hsi get_property CLASS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.212
!MESSAGE XSCT command with result: [hsi get_property CLASS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, cell]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.214
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_BASEADDR [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.218
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_BASEADDR [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0x00000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.220
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_BRAM_AWIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.223
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_BRAM_AWIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.226
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_CE_COUNTER_WIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.228
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_CE_COUNTER_WIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.231
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_CE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.236
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_CE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.238
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.241
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.243
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC_ONOFF_REGISTER [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.247
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC_ONOFF_REGISTER [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.249
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC_ONOFF_RESET_VALUE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.252
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC_ONOFF_RESET_VALUE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.254
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC_STATUS_REGISTERS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.256
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC_STATUS_REGISTERS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.258
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_FAMILY [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.260
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_FAMILY [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, artix7]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.264
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_FAULT_INJECT [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.270
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_FAULT_INJECT [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.272
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_HIGHADDR [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.275
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_HIGHADDR [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0x00001FFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.278
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_INTERCONNECT [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.280
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_INTERCONNECT [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.282
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_LMB_AWIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.288
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_LMB_AWIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.291
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_LMB_DWIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.294
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_LMB_DWIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.296
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_LMB_PROTOCOL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.299
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_LMB_PROTOCOL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.302
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.305
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0x0000000080200000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.307
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK1 [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.309
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK1 [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0x0000000000800000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.318
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK2 [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.320
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK2 [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0x0000000000800000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.322
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK3 [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.325
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK3 [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0x0000000000800000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.327
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_NUM_LMB [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.330
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_NUM_LMB [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.336
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.338
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 100000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.342
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.344
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.346
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.349
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.352
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_PROTOCOL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.370
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_PROTOCOL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, AXI4LITE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.374
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_UE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.377
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_UE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.379
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_WRITE_ACCESS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.382
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_WRITE_ACCESS [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.385
!MESSAGE XSCT Command: [hsi get_property CONFIG.Component_Name [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.393
!MESSAGE XSCT command with result: [hsi get_property CONFIG.Component_Name [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, design_1_dlmb_bram_if_cntlr_2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.395
!MESSAGE XSCT Command: [hsi get_property CONFIG.EDK_IPTYPE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.397
!MESSAGE XSCT command with result: [hsi get_property CONFIG.EDK_IPTYPE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, PERIPHERAL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.400
!MESSAGE XSCT Command: [hsi get_property CONFIG.EDK_SPECIAL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.404
!MESSAGE XSCT command with result: [hsi get_property CONFIG.EDK_SPECIAL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, BRAM_CTRL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.407
!MESSAGE XSCT Command: [hsi get_property CONFIGURABLE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.409
!MESSAGE XSCT command with result: [hsi get_property CONFIGURABLE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.411
!MESSAGE XSCT Command: [hsi get_property CORE_REVISION [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.414
!MESSAGE XSCT command with result: [hsi get_property CORE_REVISION [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 17]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.416
!MESSAGE XSCT Command: [hsi get_property DRIVER_MODE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.420
!MESSAGE XSCT command with result: [hsi get_property DRIVER_MODE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.423
!MESSAGE XSCT Command: [hsi get_property HIER_NAME [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.427
!MESSAGE XSCT command with result: [hsi get_property HIER_NAME [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.429
!MESSAGE XSCT Command: [hsi get_property IP_NAME [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.432
!MESSAGE XSCT command with result: [hsi get_property IP_NAME [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, lmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.438
!MESSAGE XSCT Command: [hsi get_property IP_TYPE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.440
!MESSAGE XSCT command with result: [hsi get_property IP_TYPE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, MEMORY_CNTLR]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.442
!MESSAGE XSCT Command: [hsi get_property ISPDEFINST [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.445
!MESSAGE XSCT command with result: [hsi get_property ISPDEFINST [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.451
!MESSAGE XSCT Command: [hsi get_property IS_HIERARCHICAL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.454
!MESSAGE XSCT command with result: [hsi get_property IS_HIERARCHICAL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.457
!MESSAGE XSCT Command: [hsi get_property IS_PL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.459
!MESSAGE XSCT command with result: [hsi get_property IS_PL [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.461
!MESSAGE XSCT Command: [hsi get_property NAME [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.464
!MESSAGE XSCT command with result: [hsi get_property NAME [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.466
!MESSAGE XSCT Command: [hsi get_property PRODUCT_GUIDE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.470
!MESSAGE XSCT command with result: [hsi get_property PRODUCT_GUIDE [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.472
!MESSAGE XSCT Command: [hsi get_property SLAVES [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.475
!MESSAGE XSCT command with result: [hsi get_property SLAVES [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.477
!MESSAGE XSCT Command: [hsi get_property VLNV [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:03.480
!MESSAGE XSCT command with result: [hsi get_property VLNV [hsi get_cells microblaze_0_local_memory_dlmb_bram_if_cntlr]], Result: [null, xilinx.com:ip:lmb_bram_if_cntlr:4.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.520
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.525
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.528
!MESSAGE XSCT Command: [hsi list_property  [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.537
!MESSAGE XSCT command with result: [hsi list_property  [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, ADDRESS_TAG CLASS CONFIG.C_BASEADDR CONFIG.C_BRAM_AWIDTH CONFIG.C_CE_COUNTER_WIDTH CONFIG.C_CE_FAILING_REGISTERS CONFIG.C_ECC CONFIG.C_ECC_ONOFF_REGISTER CONFIG.C_ECC_ONOFF_RESET_VALUE CONFIG.C_ECC_STATUS_REGISTERS CONFIG.C_FAMILY CONFIG.C_FAULT_INJECT CONFIG.C_HIGHADDR CONFIG.C_INTERCONNECT CONFIG.C_LMB_AWIDTH CONFIG.C_LMB_DWIDTH CONFIG.C_LMB_PROTOCOL CONFIG.C_MASK CONFIG.C_MASK1 CONFIG.C_MASK2 CONFIG.C_MASK3 CONFIG.C_NUM_LMB CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ CONFIG.C_S_AXI_CTRL_ADDR_WIDTH CONFIG.C_S_AXI_CTRL_DATA_WIDTH CONFIG.C_S_AXI_CTRL_PROTOCOL CONFIG.C_UE_FAILING_REGISTERS CONFIG.C_WRITE_ACCESS CONFIG.Component_Name CONFIG.EDK_IPTYPE CONFIG.EDK_SPECIAL CONFIGURABLE CORE_REVISION DRIVER_MODE HIER_NAME IP_NAME IP_TYPE ISPDEFINST IS_HIERARCHICAL IS_PL NAME PRODUCT_GUIDE SLAVES VLNV]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.539
!MESSAGE XSCT Command: [hsi get_property ADDRESS_TAG [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.542
!MESSAGE XSCT command with result: [hsi get_property ADDRESS_TAG [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.545
!MESSAGE XSCT Command: [hsi get_property CLASS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.548
!MESSAGE XSCT command with result: [hsi get_property CLASS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, cell]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.553
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_BASEADDR [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.558
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_BASEADDR [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0x00000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.560
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_BRAM_AWIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.562
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_BRAM_AWIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.564
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_CE_COUNTER_WIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.568
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_CE_COUNTER_WIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.571
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_CE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.575
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_CE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.577
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.580
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.582
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC_ONOFF_REGISTER [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.584
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC_ONOFF_REGISTER [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.587
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC_ONOFF_RESET_VALUE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.595
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC_ONOFF_RESET_VALUE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.598
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_ECC_STATUS_REGISTERS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.600
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_ECC_STATUS_REGISTERS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.604
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_FAMILY [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.607
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_FAMILY [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, artix7]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.609
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_FAULT_INJECT [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.611
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_FAULT_INJECT [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.613
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_HIGHADDR [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.616
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_HIGHADDR [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0x00001FFF]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.619
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_INTERCONNECT [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.621
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_INTERCONNECT [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.624
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_LMB_AWIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.626
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_LMB_AWIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.629
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_LMB_DWIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.631
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_LMB_DWIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.633
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_LMB_PROTOCOL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.639
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_LMB_PROTOCOL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.643
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.646
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0x0000000080200000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.648
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK1 [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.651
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK1 [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0x0000000000800000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.653
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK2 [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.656
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK2 [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0x0000000000800000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.659
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_MASK3 [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.662
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_MASK3 [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0x0000000000800000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.664
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_NUM_LMB [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.672
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_NUM_LMB [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.674
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.676
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_ACLK_FREQ_HZ [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 100000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.678
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.681
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_ADDR_WIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.684
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.689
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_DATA_WIDTH [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 32]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.692
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_S_AXI_CTRL_PROTOCOL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.694
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_S_AXI_CTRL_PROTOCOL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, AXI4LITE]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.696
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_UE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.700
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_UE_FAILING_REGISTERS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.702
!MESSAGE XSCT Command: [hsi get_property CONFIG.C_WRITE_ACCESS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.705
!MESSAGE XSCT command with result: [hsi get_property CONFIG.C_WRITE_ACCESS [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.708
!MESSAGE XSCT Command: [hsi get_property CONFIG.Component_Name [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.711
!MESSAGE XSCT command with result: [hsi get_property CONFIG.Component_Name [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, design_1_ilmb_bram_if_cntlr_2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.716
!MESSAGE XSCT Command: [hsi get_property CONFIG.EDK_IPTYPE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.719
!MESSAGE XSCT command with result: [hsi get_property CONFIG.EDK_IPTYPE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, PERIPHERAL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.721
!MESSAGE XSCT Command: [hsi get_property CONFIG.EDK_SPECIAL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.724
!MESSAGE XSCT command with result: [hsi get_property CONFIG.EDK_SPECIAL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, BRAM_CTRL]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.726
!MESSAGE XSCT Command: [hsi get_property CONFIGURABLE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.733
!MESSAGE XSCT command with result: [hsi get_property CONFIGURABLE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.737
!MESSAGE XSCT Command: [hsi get_property CORE_REVISION [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.745
!MESSAGE XSCT command with result: [hsi get_property CORE_REVISION [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 17]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.747
!MESSAGE XSCT Command: [hsi get_property DRIVER_MODE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.750
!MESSAGE XSCT command with result: [hsi get_property DRIVER_MODE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.752
!MESSAGE XSCT Command: [hsi get_property HIER_NAME [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.755
!MESSAGE XSCT command with result: [hsi get_property HIER_NAME [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.758
!MESSAGE XSCT Command: [hsi get_property IP_NAME [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.761
!MESSAGE XSCT command with result: [hsi get_property IP_NAME [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, lmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.763
!MESSAGE XSCT Command: [hsi get_property IP_TYPE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.766
!MESSAGE XSCT command with result: [hsi get_property IP_TYPE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, MEMORY_CNTLR]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.769
!MESSAGE XSCT Command: [hsi get_property ISPDEFINST [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.774
!MESSAGE XSCT command with result: [hsi get_property ISPDEFINST [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.777
!MESSAGE XSCT Command: [hsi get_property IS_HIERARCHICAL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.780
!MESSAGE XSCT command with result: [hsi get_property IS_HIERARCHICAL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.782
!MESSAGE XSCT Command: [hsi get_property IS_PL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.785
!MESSAGE XSCT command with result: [hsi get_property IS_PL [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.788
!MESSAGE XSCT Command: [hsi get_property NAME [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.796
!MESSAGE XSCT command with result: [hsi get_property NAME [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.798
!MESSAGE XSCT Command: [hsi get_property PRODUCT_GUIDE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.801
!MESSAGE XSCT command with result: [hsi get_property PRODUCT_GUIDE [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v4_0;d=pg112-lmb-bram-if-cntlr.pdf]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.803
!MESSAGE XSCT Command: [hsi get_property SLAVES [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.806
!MESSAGE XSCT command with result: [hsi get_property SLAVES [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.808
!MESSAGE XSCT Command: [hsi get_property VLNV [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:10.811
!MESSAGE XSCT command with result: [hsi get_property VLNV [hsi get_cells microblaze_0_local_memory_ilmb_bram_if_cntlr]], Result: [null, xilinx.com:ip:lmb_bram_if_cntlr:4.0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:23.577
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-13: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:23.592
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-13: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:23.687
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:23.705
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_smc": {"hier_name": "axi_smc",
"type": "smartconnect",
"version": "1.0",
"ip_type": "BUS",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"decoderAXIStreamWrap_0": {"hier_name": "decoderAXIStreamWrap_0",
"type": "decoderAXIStreamWrapper",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"r900_rs_decode_0": {"hier_name": "r900_rs_decode_0",
"type": "r900_rs_decode",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_83M": {"hier_name": "rst_mig_7series_0_83M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:23.708
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-08-11 19:08:23.786
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/Users/vince/VitisWorkspace/design_1_wrapper/hw/design_1_wrapper.xsa microblaze_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199104,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199108,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199128,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199132,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199144,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199152,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199156,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199176,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199180,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199192,
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: main
