
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
Options:	
Date:		Mon Nov 25 13:23:39 2024
Host:		ecelinux-14.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[13:23:39.474025] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.23 fill procedures
**WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {<your_local_path_to_lef>/asap7_tech_4x_170803.lef <your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file <your_local_path_to_Default.view>/Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog ../synthesis/edac.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
**ERROR: (IMPSYT-6284):	Failed to open file <your_local_path_to_Default.view>/Default.view for read.
**ERROR: (IMPSYT-16038):	The specified file '<your_local_path_to_lef>/asap7_tech_4x_170803.lef' could not be found. Check your file system, correct the file name.
**ERROR: (IMPSYT-16038):	The specified file '<your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef' could not be found. Check your file system, correct the file name.
**ERROR: (IMPIMEX-7327):	The file '<your_local_path_to_lef>/asap7_tech_4x_170803.lef <your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef' from the init_lef_file variable does not exist or does not have read permissions, so it can't be loaded. If the missing file has LEF data needed by the netlist, a fatal error may occur later when reading the netlist. You should correct the filename to avoid this warning message. 
Note, the setImportMode -treatUndefinedCellAsBbox option controls if an undefined modules is treated as a black-boxes, and setCheckMode -tapeOut controls if an undefined module (not converted to a blackbox) is treated as a fatal error or empty module when reading the netlist.

<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {./asap7_tech_4x_170803.lef <your_local_path_to_lef>/asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file ./Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog ../synthesis/edac.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
#% Begin Load MMMC data ... (date=11/25 13:25:22, mem=1731.3M)
**ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {./asap7_tech_4x_170803.lef <./asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file ./Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog ../synthesis/edac.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
% Begin Load MMMC data ... (date=11/25 13:27:11, mem=1731.5M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
**ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {./asap7_tech_4x_170803.lef ./asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file ./Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog ../synthesis/dist_sort.ALL
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> init_design
% Begin Load MMMC data ... (date=11/25 13:28:12, mem=1735.0M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
**ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {./asap7_tech_4x_170803.lef ./asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file ./Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog ../synthesis/dist_sort.ALL.1080.syn.v
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
invalid command name "init_designset"
<CMD> init_design
% Begin Load MMMC data ... (date=11/25 13:29:01, mem=1735.3M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
**ERROR: (TCLCMD-989):	cannot open SDC file '/home/<net_id>/............................../lab/rtl_counter.sdc' for mode 'common'

<CMD> init_design
% Begin Load MMMC data ... (date=11/25 13:29:48, mem=1735.3M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
**ERROR: (TCLCMD-989):	cannot open SDC file './' for mode 'common'

<CMD> init_design
% Begin Load MMMC data ... (date=11/25 13:30:06, mem=1735.3M)
Extraction setup Started 
Extraction setup Started 
Extraction setup Started 
% End Load MMMC data ... (date=11/25 13:30:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1735.4M, current mem=1735.4M)
RC_corner_25
*** Loading design ... ***

Loading LEF file ./asap7_tech_4x_170803.lef ...

Loading LEF file ./asap7sc7p5t_24_R_4x_170912.lef ...
Set DBUPerIGU to M1 pitch 576.
**WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ./Default.view
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=61.0M, fe_cpu=0.31min, fe_real=6.50min, fe_mem=1748.6M) ***
% Begin Load netlist data ... (date=11/25 13:30:09, mem=1754.9M)
*** Begin netlist parsing (mem=1748.6M) ***
Created 185 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/dist_sort.ALL.1080.syn.v'
**WARN: (IMPVL-346):	Module 'ASYNC_DFFHx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'ASYNC_DFFHx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FAx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'FAx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'NOR2xp33_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'BUFx2_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'NOR2xp33_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'AOI21xp5_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'AOI31xp33_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'NAND2x1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'HB1xp67_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'INVx4_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'NAND2xp5_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'INVx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'NOR2x1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'HB1xp67_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'NAND2xp5_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'BUFx2_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'INVx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (IMPVL-346):	Module 'INVxp67_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.
**WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*** Memory Usage v#1 (Current mem = 1750.641M, initial mem = 844.516M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1750.6M) ***
% End Load netlist data ... (date=11/25 13:30:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1776.2M, current mem=1776.2M)
Top level cell is dist_sort.
Hooked 185 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'ASYNC_DFFHx1_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx2_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'NOR2xp33_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'FAx1_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'FAx1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'ASYNC_DFFHx1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AND2x2_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'INVx2_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx3_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx4f_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XOR2x2_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'NAND2xp33_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'OAI21xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XNOR2xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XOR2xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'OAI22xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AO21x1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AOI21xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XNOR2xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
**WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
126 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 126 cells.
Building hierarchical netlist for Cell dist_sort ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
Set DBUPerIGU to techSite coreSite width 864.
** info: there are 323 modules.
** info: there are 1795 stdCell insts.
** info: there are 1795 stdCell insts with at least one signal pin.

*** Memory Usage v#1 (Current mem = 1821.055M, initial mem = 844.516M) ***
Start create_tracks
Extraction setup Started for TopCell dist_sort 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.

Completed (cpu: 0:00:01.4 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_setup_view
    RC-Corner Name        : RC_corner_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: default_hold_view
    RC-Corner Name        : RC_corner_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file './dist_sort.ALL.1080.syn.sdc' ...
Current (total cpu=0:00:20.8, real=0:06:37, peak res=2233.6M, current mem=2233.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.ALL.1080.syn.sdc, Line 8).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_input_delay                                   | 578            | 0              
set_clock_transition                              | 4              | 0              
set_clock_uncertainty                             | 1              | 0              
get_clocks                                        | 5              | 0              
create_clock                                      | 1              | 0              
set_driving_cell                                  | 579            | 0              
get_ports                                         | 1172           | 0              
current_design                                    | 1              | 0              
set_output_delay                                  | 7              | 0              
set_max_fanout                                    | 1              | 0              
set_wire_load_mode                                | 1              | 0              
set_load                                          | 7              | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ./dist_sort.ALL.1080.syn.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2249.0M, current mem=2249.0M)
Current (total cpu=0:00:20.9, real=0:06:37, peak res=2249.0M, current mem=2249.0M)
Total number of combinational cells: 159
Total number of sequential cells: 26
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 11
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> floorPlan -site coreSite -r 1 0.6 5 5 5 5
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting core size to PlacementGrid : width :54.864 height : 52.992
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
<CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
<CMD> add_tracks -honor_pitch
Start create_tracks
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
<CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
**WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.135 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
For 98 new insts, Inserted 98 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
<CMD> saveDesign dist_sort.pre_power.enc
% Begin save design ... (date=11/25 13:30:50, mem=2294.1M)
% Begin Save ccopt configuration ... (date=11/25 13:30:50, mem=2294.1M)
% End Save ccopt configuration ... (date=11/25 13:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2295.8M, current mem=2295.8M)
% Begin Save netlist data ... (date=11/25 13:30:50, mem=2295.8M)
Writing Binary DB to dist_sort.pre_power.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2297.1M, current mem=2296.0M)
Saving symbol-table file ...
Saving congestion map file dist_sort.pre_power.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:30:50, mem=2296.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/25 13:30:50, total cpu=0:00:00.0, real=0:00:01.0, peak res=2302.5M, current mem=2295.9M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:30:51, mem=2301.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2301.3M, current mem=2301.3M)
Saving PG file dist_sort.pre_power.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:30:51 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2383.9M) ***
*info - save blackBox cells to lef file dist_sort.pre_power.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:30:51, mem=2301.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2302.1M, current mem=2302.1M)
% Begin Save routing data ... (date=11/25 13:30:51, mem=2302.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2383.9M) ***
% End Save routing data ... (date=11/25 13:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2302.4M, current mem=2302.4M)
Saving property file dist_sort.pre_power.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2386.9M) ***
Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:30:52, mem=2305.1M)
% End Save power constraints data ... (date=11/25 13:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2305.1M, current mem=2305.1M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.pre_power.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:30:53, total cpu=0:00:00.8, real=0:00:03.0, peak res=2334.4M, current mem=2307.9M)
<CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
% Begin addRing (date=11/25 13:31:06, mem=2307.9M)


viaInitial starts at Mon Nov 25 13:31:06 2024
viaInitial ends at Mon Nov 25 13:31:06 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2445.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
% End addRing (date=11/25 13:31:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2311.2M, current mem=2311.2M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
% Begin sroute (date=11/25 13:31:06, mem=2311.2M)
*** Begin SPECIAL ROUTE on Mon Nov 25 13:31:06 2024 ***
SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
SPECIAL ROUTE ran on machine: ecelinux-14.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 196 macros, 41 used
Read in 138 components
  138 core components: 40 unplaced, 0 placed, 98 fixed
Read in 16 physical pins
  16 physical pins: 0 unplaced, 0 placed, 16 fixed
Read in 586 logical pins
Read in 586 nets
Read in 2 special nets, 2 routed
Read in 292 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for vss FollowPin 0 seconds
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-32.47, -31.54).
Type 'man IMPPP-610' for more detail.
**WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 100
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 50
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 16 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 195 out of 195 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished

sroute created 200 wires.
ViaGen created 100 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       150      |       NA       |
|   V1   |       100      |        0       |
|   M2   |       50       |       NA       |
+--------+----------------+----------------+
% End sroute (date=11/25 13:31:06, total cpu=0:00:00.2, real=0:00:01.0, peak res=2339.6M, current mem=2332.7M)
<CMD> saveDesign dist_sort.specialRoute.enc
% Begin save design ... (date=11/25 13:31:07, mem=2332.7M)
% Begin Save ccopt configuration ... (date=11/25 13:31:07, mem=2332.7M)
% End Save ccopt configuration ... (date=11/25 13:31:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.7M, current mem=2331.1M)
% Begin Save netlist data ... (date=11/25 13:31:07, mem=2331.1M)
Writing Binary DB to dist_sort.specialRoute.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:31:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.5M, current mem=2331.5M)
Saving symbol-table file ...
Saving congestion map file dist_sort.specialRoute.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:31:08, mem=2331.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/25 13:31:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.5M, current mem=2330.4M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:31:08, mem=2331.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:31:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.7M, current mem=2331.7M)
Saving PG file dist_sort.specialRoute.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:31:08 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2450.1M) ***
*info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:31:09, mem=2331.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.9M, current mem=2331.9M)
% Begin Save routing data ... (date=11/25 13:31:09, mem=2331.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2451.1M) ***
% End Save routing data ... (date=11/25 13:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.9M, current mem=2331.9M)
Saving property file dist_sort.specialRoute.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2454.1M) ***
Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:31:09, mem=2333.5M)
% End Save power constraints data ... (date=11/25 13:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.5M, current mem=2333.5M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.specialRoute.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:31:10, total cpu=0:00:00.8, real=0:00:03.0, peak res=2362.6M, current mem=2332.8M)
<CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
<CMD> setViaGenMode -bar_cut_orientation vertical
<CMD> saveDesign dist_sort.power_complete.enc
% Begin save design ... (date=11/25 13:31:10, mem=2332.8M)
% Begin Save ccopt configuration ... (date=11/25 13:31:10, mem=2332.8M)
% End Save ccopt configuration ... (date=11/25 13:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.0M, current mem=2333.0M)
% Begin Save netlist data ... (date=11/25 13:31:10, mem=2333.0M)
Writing Binary DB to dist_sort.power_complete.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:31:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=2333.0M, current mem=2333.0M)
Saving symbol-table file ...
Saving congestion map file dist_sort.power_complete.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:31:10, mem=2333.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=2333.0M, current mem=2331.8M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:31:11, mem=2334.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.9M, current mem=2334.9M)
Saving PG file dist_sort.power_complete.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:31:11 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2472.7M) ***
*info - save blackBox cells to lef file dist_sort.power_complete.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:31:11, mem=2334.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.9M, current mem=2334.9M)
% Begin Save routing data ... (date=11/25 13:31:11, mem=2334.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2472.7M) ***
% End Save routing data ... (date=11/25 13:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.9M, current mem=2334.9M)
Saving property file dist_sort.power_complete.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2475.7M) ***
Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:31:11, mem=2336.4M)
% End Save power constraints data ... (date=11/25 13:31:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=2336.4M, current mem=2336.4M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.power_complete.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:31:13, total cpu=0:00:00.8, real=0:00:03.0, peak res=2367.9M, current mem=2336.4M)
<CMD> timeDesign -prePlace
*** Time Design ... ***
*** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.9/0:07:33.3 (0.1), mem = 2487.7M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2527.23 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2341.55)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 2143
End delay calculation. (MEM=2346.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2337.38 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:00:24.9 mem=2951.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 60.947%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.13 sec
Total Real time: 2.0 sec
Total Memory Usage: 2885.773438 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:02.0 (0.6), totSession cpu/real = 0:00:25.0/0:07:35.2 (0.1), mem = 2885.8M
<CMD> createBasicPathGroups
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 3
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer M3
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> set_interactive_constraint_modes common
<CMD> report_clocks
     +-------------------------------------------------------------------------------------------+ 
     |                                    Clock Descriptions                                     | 
     |-------------------------------------------------------------------------------------------| 
     |       |        |                    |          |       |         |       Attributes       | 
     |-------+--------+--------------------+----------+-------+---------+------------------------| 
     | Clock | Source |        View        |  Period  |  Lead |  Trail  | Generated | Propagated | 
     |  Name |        |                    |          |       |         |           |            | 
     |-------+--------+--------------------+----------+-------+---------+-----------+------------| 
     |  clk  |  clk   | default_setup_view | 1080.000 | 0.000 | 540.000 |     n     |     n      | 
     +-------------------------------------------------------------------------------------------+ 
<CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {inp_a[15]} {inp_a[14]} {inp_a[13]} {inp_a[12]} {inp_a[11]} {inp_a[10]} {inp_a[9]} {inp_a[8]} {inp_a[7]} {inp_a[6]} {inp_a[5]} {inp_a[4]} {inp_a[3]} {inp_a[2]} {inp_a[1]} {inp_a[0]} {inp_b[15]} {inp_b[14]} {inp_b[13]} {inp_b[12]} {inp_b[11]} {inp_b[10]} {inp_b[9]} {inp_b[8]} {inp_b[7]} {inp_b[6]} {inp_b[5]} {inp_b[4]} {inp_b[3]} {inp_b[2]} {inp_b[1]} {inp_b[0]} } -snap TRACK
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[15] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[14] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[13] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[12] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[11] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[10] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[9] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[8] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[7] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[6] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[5] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[4] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[3] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[2] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[1] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_a[0] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_b[15] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_b[14] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_b[13] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin inp_b[12] on partition dist_sort
**WARN: (EMS-27):	Message (IMPPTN-1235) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [2] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2887.8M).
<CMD> setPinAssignMode -pinEditInBatch false
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {{prod[31]} {prod[30]} {prod[29]} {prod[28]} {prod[27]} {prod[26]} {prod[25]} {prod[24]} {prod[23]} {prod[22]} {prod[21]} {prod[20]} {prod[19]} {prod[18]} {prod[17]} {prod[16]} {prod[15]} {prod[14]} {prod[13]} {prod[12]} {prod[11]} {prod[10]} {prod[9]} {prod[8]} {prod[7]} {prod[6]} {prod[5]} {prod[4]} {prod[3]} {prod[2]} {prod[1]} {prod[0]} } -snap TRACK
**WARN: (IMPPTN-1235):	Cannot find pin prod[31] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[30] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[29] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[28] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[27] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[26] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[25] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[24] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[23] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[22] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[21] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[20] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[19] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[18] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[17] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[16] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[15] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[14] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[13] on partition dist_sort
**WARN: (IMPPTN-1235):	Cannot find pin prod[12] on partition dist_sort
**WARN: (EMS-27):	Message (IMPPTN-1235) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.

<CMD> setPinAssignMode -pinEditInBatch false
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> saveDesign dist_sort.pin.enc
% Begin save design ... (date=11/25 13:31:25, mem=2349.7M)
% Begin Save ccopt configuration ... (date=11/25 13:31:25, mem=2349.7M)
% End Save ccopt configuration ... (date=11/25 13:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2350.2M, current mem=2350.2M)
% Begin Save netlist data ... (date=11/25 13:31:25, mem=2350.2M)
Writing Binary DB to dist_sort.pin.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2350.2M, current mem=2350.2M)
Saving symbol-table file ...
Saving congestion map file dist_sort.pin.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:31:25, mem=2350.2M)
Saving AAE Data ...
% End Save AAE data ... (date=11/25 13:31:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2351.2M, current mem=2351.2M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:31:25, mem=2352.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=2352.3M, current mem=2352.3M)
Saving PG file dist_sort.pin.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:31:26 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2897.3M) ***
*info - save blackBox cells to lef file dist_sort.pin.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:31:26, mem=2352.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2352.5M, current mem=2352.5M)
% Begin Save routing data ... (date=11/25 13:31:26, mem=2352.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2897.3M) ***
% End Save routing data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2352.5M, current mem=2352.5M)
Saving property file dist_sort.pin.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2900.3M) ***
Saving preRoute extracted patterns in file 'dist_sort.pin.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.pin.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:31:26, mem=2354.0M)
% End Save power constraints data ... (date=11/25 13:31:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2354.0M, current mem=2354.0M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.pin.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:31:26, total cpu=0:00:00.8, real=0:00:01.0, peak res=2384.8M, current mem=2352.7M)
<CMD> setPlaceMode -place_global_timing_effort high
<CMD> setPlaceMode -place_global_reorder_scan false
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> place_opt_design
% Begin place_opt_design (date=11/25 13:31:36, mem=2353.0M)
**INFO: User settings:
setDesignMode -topRoutingLayer                    M3
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -enable_ideal_seq_async_pins      false
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    true
setDelayCalMode -socv_accuracy_mode               low
setOptMode -opt_all_end_points                    true
setOptMode -opt_consider_routing_congestion       true
setOptMode -opt_drv                               true
setOptMode -opt_fix_fanout_load                   true
setOptMode -opt_hold_allow_setup_tns_degradation  false
setOptMode -opt_post_route_fix_si_transitions     true
setOptMode -opt_skew                              false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_reorder_scan           false
setPlaceMode -place_global_timing_effort          high
setAnalysisMode -analysisType                     single
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setRouteMode -earlyGlobalMaxRouteLayer            3

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:26.0/0:07:56.4 (0.1), mem = 2914.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.0/0:07:56.5 (0.1), mem = 2918.3M
*** Place Design ... ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 13 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 98 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 911 (72.2%) nets
3		: 250 (19.8%) nets
4     -	14	: 100 (7.9%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=1880 (98 fixed + 1782 movable) #buf cell=7 #inv cell=930 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1261 #term=3032 #term/net=2.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=340
stdCell: 1880 single + 0 double + 0 multi
Total standard cell length = 1.6435 (mm), area = 0.0018 (mm^2)
Average module density = 0.605.
Density for the design = 0.605.
       = stdcell_area 7413 sites (1729 um^2) / alloc_area 12250 sites (2858 um^2).
Pin Density = 0.2436.
            = total # of pins 3032 / total area 12446.
Identified 267 spare or floating instances, with no clusters.
=== lastAutoLevel = 7 
[spp] 0
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.185e-13 (5.89e-13 2.91e-14)
              Est.  stn bbox = 6.268e-13 (5.98e-13 2.91e-14)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2938.1M
Iteration  2: Total net bbox = 6.185e-13 (5.89e-13 2.91e-14)
              Est.  stn bbox = 6.268e-13 (5.98e-13 2.91e-14)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2938.1M
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  3: Total net bbox = 3.007e+02 (1.61e+02 1.39e+02)
              Est.  stn bbox = 3.092e+02 (1.66e+02 1.43e+02)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 3043.5M
Iteration  4: Total net bbox = 1.397e+01 (6.12e+00 7.85e+00)
              Est.  stn bbox = 1.507e+01 (6.55e+00 8.52e+00)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3045.7M
Iteration  5: Total net bbox = 2.012e+02 (8.75e+01 1.14e+02)
              Est.  stn bbox = 2.116e+02 (9.17e+01 1.20e+02)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3045.7M
Iteration  6: Total net bbox = 5.656e+02 (2.74e+02 2.92e+02)
              Est.  stn bbox = 5.874e+02 (2.85e+02 3.03e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3061.7M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.95 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_685J1_127_2455_n945
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_685J1_127_2455_n876
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 3) : DP_OP_685J1_127_2455_n715
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : n4778
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : n5647
Iteration  7: Total net bbox = 2.191e+04 (1.13e+04 1.06e+04)
              Est.  stn bbox = 2.194e+04 (1.13e+04 1.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3045.3M
Total number of fetched objects 2130
End delay calculation. (MEM=2491.78 CPU=0:00:00.1 REAL=0:00:00.0)
Iteration  8: Total net bbox = 2.191e+04 (1.13e+04 1.06e+04)
              Est.  stn bbox = 2.194e+04 (1.13e+04 1.06e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3094.6M
Iteration  9: Total net bbox = 9.061e+02 (4.72e+02 4.34e+02)
              Est.  stn bbox = 9.349e+02 (4.87e+02 4.48e+02)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3085.6M
Iteration 10: Total net bbox = 2.217e+04 (1.14e+04 1.07e+04)
              Est.  stn bbox = 2.220e+04 (1.14e+04 1.08e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 3069.6M
Iteration 11: Total net bbox = 2.217e+04 (1.14e+04 1.07e+04)
              Est.  stn bbox = 2.220e+04 (1.14e+04 1.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3069.6M
Finished Global Placement (cpu=0:00:04.1, real=0:00:06.0, mem=3069.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
*** Starting refinePlace (0:00:30.4 mem=3069.6M) ***
Total net bbox length = 2.217e+04 (1.143e+04 1.074e+04) (ext = 2.097e+04)
Move report: Detail placement moves 1782 insts, mean move: 0.56 um, max move: 9.02 um 
	Max move on inst (U1894): (43.97, 19.08) --> (50.83, 21.24)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3037.6MB
Summary Report:
Instances move: 1782 (out of 1782 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 9.02 um (Instance: U1894) (43.9727, 19.0798) -> (50.832, 21.24)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVxp67_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 2.287e+04 (1.178e+04 1.109e+04) (ext = 2.105e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3037.6MB
*** Finished refinePlace (0:00:30.5 mem=3037.6M) ***
*** Finished Initial Placement (cpu=0:00:04.2, real=0:00:06.0, mem=3033.6M) ***

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.885680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2.93 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3022.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0  2363 
[NR-eGR]  M2   (2H)          1157  2330 
[NR-eGR]  M3   (3V)           841     0 
[NR-eGR]  M4   (4H)             0     0 
[NR-eGR]  M5   (5V)             0     0 
[NR-eGR]  M6   (6H)             0     0 
[NR-eGR]  M7   (7V)             0     0 
[NR-eGR]  M8   (8H)             0     0 
[NR-eGR]  M9   (9V)             0     0 
[NR-eGR]  Pad  (10H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total         1998  4693 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22871um
[NR-eGR] Total length: 1998um, number of vias: 4693
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 3038.1M
Tdgp not enabled or already been cleared! skip clearing

*** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 3038.1M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:06.0 (0.8), totSession cpu/real = 0:00:30.6/0:08:02.5 (0.1), mem = 3038.1M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2471.5M, totSessionCpu=0:00:31 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:30.7/0:08:02.5 (0.1), mem = 3038.1M
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:17, mem = 2480.7M, totSessionCpu=0:00:32 **
#optDebug: { P: 90 W: 2195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 2.98 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.98 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.886760e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0  2363 
[NR-eGR]  M2   (2H)          1167  2312 
[NR-eGR]  M3   (3V)           823     0 
[NR-eGR]  M4   (4H)             0     0 
[NR-eGR]  M5   (5V)             0     0 
[NR-eGR]  M6   (6H)             0     0 
[NR-eGR]  M7   (7V)             0     0 
[NR-eGR]  M8   (8H)             0     0 
[NR-eGR]  M9   (9V)             0     0 
[NR-eGR]  Pad  (10H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total         1989  4675 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22871um
[NR-eGR] Total length: 1989um, number of vias: 4675
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2.98 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2.98 MB )
Extraction called for design 'dist_sort' of instances=1880 and nets=11933 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3071.352M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2523.6)
Total number of fetched objects 2130
End delay calculation. (MEM=2533.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2533.98 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:33.0 mem=3131.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.514%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:19, mem = 2528.9M, totSessionCpu=0:00:33 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:18.7 (0.1), totSession cpu/real = 0:00:33.1/0:08:21.2 (0.1), mem = 3081.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.2/0:08:21.2 (0.1), mem = 3081.9M
*** Starting optimizing excluded clock nets MEM= 3081.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3081.9M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:33.2/0:08:21.2 (0.1), mem = 3081.9M
The useful skew maximum allowed delay is: 0.216
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:33.2/0:08:21.3 (0.1), mem = 3081.9M
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 11 candidate Buffer cells
*info: There are 9 candidate Inverter cells

	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: N15958 is an undriven net with 3 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16086 is an undriven net with 3 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16342 is an undriven net with 2 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16343 is an undriven net with 4 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16347 is an undriven net with 2 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16349 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16405 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16471 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16475 is an undriven net with 2 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16477 is an undriven net with 2 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16598 is an undriven net with 3 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16599 is an undriven net with 6 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16603 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16605 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16606 is an undriven net with 3 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16607 is an undriven net with 2 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16609 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: N16661 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n440 is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: n442 is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:33.9/0:08:22.0 (0.1), mem = 3093.5M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.0/0:08:22.1 (0.1), mem = 3093.5M
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:34.3/0:08:22.4 (0.1), mem = 3093.6M
End: GigaOpt high fanout net optimization

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:34.4/0:08:22.6 (0.1), mem = 3151.8M
*info: 9555 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+------------------+---------+-------------+
|   0.000|   0.000|   60.51%|   0:00:00.0| 3151.8M|default_setup_view|       NA| NA          |
+--------+--------+---------+------------+--------+------------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3151.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3151.8M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:35.1/0:08:23.3 (0.1), mem = 3090.8M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:35.3/0:08:23.5 (0.1), mem = 3149.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.51
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.51%|        -|   0.000|   0.000|   0:00:00.0| 3151.0M|
|   60.51%|        0|   0.000|   0.000|   0:00:00.0| 3151.0M|
|   60.51%|        0|   0.000|   0.000|   0:00:00.0| 3151.0M|
|   60.48%|        1|   0.000|   0.000|   0:00:00.0| 3151.0M|
|   59.62%|       58|   0.000|   0.000|   0:00:00.0| 3172.0M|
|   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3172.0M|
|   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3172.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.62

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:00:35.8/0:08:24.0 (0.1), mem = 3172.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3095.05M, totSessionCpu=0:00:36).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:35.9/0:08:24.1 (0.1), mem = 3095.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.00 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.884600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.00 MB )
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 3097.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Collecting slack nets ...
[spp] 0
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.99 MB )
Iteration  5: Total net bbox = 2.152e+02 (9.38e+01 1.21e+02)
              Est.  stn bbox = 2.257e+02 (9.81e+01 1.28e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3101.1M
Iteration  6: Total net bbox = 3.433e+02 (1.44e+02 2.00e+02)
              Est.  stn bbox = 3.565e+02 (1.49e+02 2.07e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3101.1M
Iteration  7: Total net bbox = 6.449e+02 (3.30e+02 3.15e+02)
              Est.  stn bbox = 6.716e+02 (3.43e+02 3.28e+02)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3101.1M
Iteration  8: Total net bbox = 1.347e+03 (6.71e+02 6.77e+02)
              Est.  stn bbox = 1.384e+03 (6.90e+02 6.94e+02)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 3099.1M
Iteration  9: Total net bbox = 8.169e+02 (4.94e+02 3.23e+02)
              Est.  stn bbox = 8.413e+02 (5.08e+02 3.33e+02)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3115.1M
*** Starting refinePlace (0:00:38.7 mem=3099.1M) ***
Total net bbox length = 2.180e+04 (1.118e+04 1.062e+04) (ext = 2.071e+04)
Move report: Detail placement moves 1781 insts, mean move: 0.47 um, max move: 2.74 um 
	Max move on inst (U715): (48.52, 48.24) --> (50.18, 49.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3067.1MB
Summary Report:
Instances move: 1781 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.47 um
Max displacement: 2.74 um (Instance: U715) (48.5183, 48.2448) -> (50.184, 49.32)
	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: AND2x2_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3067.1MB
*** Finished refinePlace (0:00:38.8 mem=3067.1M) ***
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**optDesign ... cpu = 0:00:08, real = 0:00:25, mem = 2520.8M, totSessionCpu=0:00:39 **
Starting delay calculation for Setup views
Total number of fetched objects 2129
End delay calculation. (MEM=2549.85 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.6/0:00:04.1 (0.9), totSession cpu/real = 0:00:39.5/0:08:28.2 (0.1), mem = 3070.8M
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.6/0:08:28.2 (0.1), mem = 3086.8M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3144.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3144.9M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:40.3/0:08:29.0 (0.1), mem = 3084.9M
End: GigaOpt Optimization in TNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.5/0:08:29.2 (0.1), mem = 3084.9M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3145.1M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:41.0/0:08:29.7 (0.1), mem = 3085.1M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.1/0:08:29.8 (0.1), mem = 3085.1M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3145.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3145.3M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:41.9/0:08:30.6 (0.1), mem = 3085.3M
End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.1/0:08:30.8 (0.1), mem = 3143.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.62%|        -|   0.000|   0.000|   0:00:00.0| 3143.4M|
|   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
|   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
|   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
|   59.62%|        0|   0.000|   0.000|   0:00:00.0| 3143.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.62

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Finished re-routing un-routed nets (3159.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3178.5M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:00:42.3/0:08:31.0 (0.1), mem = 3178.5M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3093.51M, totSessionCpu=0:00:42).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.4/0:08:31.1 (0.1), mem = 3093.5M
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%| 0:00:00.0|  3151.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3151.7M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:42.7/0:08:31.4 (0.1), mem = 3093.7M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Register exp ratio and priority group on 0 nets on 3211 nets : 

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3079.305M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view default_setup_view:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2534.21)
Total number of fetched objects 2129
End delay calculation. (MEM=2543.89 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2543.89 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:43.4 mem=3111.5M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:30, mem = 2537.4M, totSessionCpu=0:00:43 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |          |           |          |       60.51 |            |              | 0:00:01  |        3086 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3093 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3094 |      |     |
| global_opt              |           |    0.000 |           |        0 |       60.51 |            |              | 0:00:01  |        3091 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3095 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:04  |        3097 |      |     |
| tns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| wns_fixing              |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3145 |      |     |
| tns_fixing_2            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3145 |      |     |
| area_reclaiming_2       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3094 |      |     |
| drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3094 |    0 |   0 |
| final_summary           |           |    0.000 |           |        0 |       59.62 |            |              | 0:00:00  |        3078 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:13, real = 0:00:31, mem = 2538.4M, totSessionCpu=0:00:44 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 863.11MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:18, real = 0:00:45, mem = 3055.7M **
*** Finished GigaPlace ***
*** place_opt_design #1 [finish] () : cpu/real = 0:00:17.9/0:00:45.3 (0.4), totSession cpu/real = 0:00:43.9/0:08:41.8 (0.1), mem = 3055.7M
% End place_opt_design (date=11/25 13:32:21, total cpu=0:00:17.9, real=0:00:45.0, peak res=2555.3M, current mem=2507.2M)
<CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {f t t t t t t t t t} -routeTopRoutingLayer 3 -routeBottomRoutingLayer 2 -routeWithViaInPin true -routeWithTimingDriven true
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> set_ccopt_property inverter_cells {INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R}
<CMD> set_ccopt_property cts_add_wire_delay_in_detailed_balancer true
<CMD> set_ccopt_property cts_compute_fastest_drivers_and_slews_for_clustering multi_corner
<CMD> set_ccopt_property cts_clustering_net_skew_limit_as_proportion_of_skew_target 0.5
<CMD> set_ccopt_property routing_top_min_fanout 2000
<CMD> set_ccopt_property cell_density 0.5
<CMD> set_ccopt_property adjacent_rows_legal false
<CMD> set_ccopt_property ccopt_auto_limit_insertion_delay_factor 1.0
<CMD> set_ccopt_property skew_band_size 0.1
<CMD> set_ccopt_property useful_skew_use_gigaopt_for_mfn_chain_speed true
**WARN: (IMPCCOPT-2033):	The property useful_skew_use_gigaopt_for_mfn_chain_speed is obsolete. The value is not stored, and setting the value has no effect.
Remove references to this property from any scripts.
<CMD> set_ccopt_property useful_skew_implement_using_wns_windows false
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> create_ccopt_clock_tree_spec -filename ./cts/ccopt.spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
** NOTE: Created directory path './cts' for file './cts/ccopt.spec'.
Wrote: ./cts/ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> clock_opt_design -outDir ./cts/
**WARN: (IMPTCM-70):	Option "-outDir" for command clock_opt_design is obsolete and has been replaced by "-out_dir". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-out_dir".
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:00:44.1/0:08:53.4 (0.1), mem = 3040.2M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false

Hard fence disabled
*** Starting refinePlace (0:00:44.2 mem=3040.2M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.912%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3040.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3040.2MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3040.2MB
*** Finished refinePlace (0:00:44.2 mem=3040.2M) ***
ccopt_args: -outDir ./cts/
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
**ERROR: (IMPCCOPT-2004):	Cannot run 'update_clock_tree_spec_annotations -include_ideal_net_status' as no clock trees are defined.
*** clock_opt_design #1 [finish] () : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:44.3/0:08:53.6 (0.1), mem = 3049.2M

<CMD> optDesign -postCTS -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2492.5M, totSessionCpu=0:00:44 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
*** optDesign #1 [begin] () : totSession cpu/real = 0:00:44.4/0:09:01.9 (0.1), mem = 3040.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:44.4/0:09:01.9 (0.1), mem = 3040.2M
**INFO: User settings:
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -place_global_timing_effort                       high
setAnalysisMode -analysisType                                  single
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    false
setAnalysisMode -clockPropagation                              forcedIdeal
setRouteMode -earlyGlobalMaxRouteLayer                         3

Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:14, mem = 2497.1M, totSessionCpu=0:00:45 **
**INFO: DRVs not fixed with -incr option
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3042.3M)
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2540.97)
Total number of fetched objects 2129
End delay calculation. (MEM=2551.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2551.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:45.7 mem=3141.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:15, mem = 2545.6M, totSessionCpu=0:00:46 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:14.8 (0.1), totSession cpu/real = 0:00:45.8/0:09:16.6 (0.1), mem = 3080.9M
The useful skew maximum allowed delay is: 0.216
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:45.9/0:09:16.7 (0.1), mem = 3080.9M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3139.1M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:46.4/0:09:17.2 (0.1), mem = 3079.1M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:46.5/0:09:17.4 (0.1), mem = 3079.1M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 59.62
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:00:24.0

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3139.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:00:25.0
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3139.3M) ***

*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:47.3/0:09:18.1 (0.1), mem = 3079.3M
End: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:47.5/0:09:18.3 (0.1), mem = 3137.4M
Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 59.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.62%|        -|   0.009|   0.000|   0:00:00.0| 3137.4M|
|   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
|   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
|   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
|   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
|   59.62%|        0|   0.009|   0.000|   0:00:00.0| 3137.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.009  TNS Slack 0.000 Density 59.62

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:47.7 mem=3153.4M) ***
Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3137.4MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 2.277e+04 (1.159e+04 1.118e+04) (ext = 2.083e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3137.4MB
*** Finished refinePlace (0:00:47.7 mem=3137.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3137.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3156.5M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:00:47.8/0:09:18.6 (0.1), mem = 3156.5M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=3079.50M, totSessionCpu=0:00:48).
eGR doReRoute: optGuide
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0  2362 
[NR-eGR]  M2   (2H)          1194  2477 
[NR-eGR]  M3   (3V)           925     0 
[NR-eGR]  M4   (4H)             0     0 
[NR-eGR]  M5   (5V)             0     0 
[NR-eGR]  M6   (6H)             0     0 
[NR-eGR]  M7   (7V)             0     0 
[NR-eGR]  M8   (8H)             0     0 
[NR-eGR]  M9   (9V)             0     0 
[NR-eGR]  Pad  (10H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total         2119  4839 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 22770um
[NR-eGR] Total length: 2119um, number of vias: 4839
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2.96 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 2.96 MB )
Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3065.984M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.1/0:09:19.1 (0.1), mem = 3066.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:48.1/0:09:19.1 (0.1), mem = 3066.1M
End: GigaOpt Route Type Constraints Refinement
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2539.64)
Total number of fetched objects 2129
End delay calculation. (MEM=2550.36 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2550.36 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:48.6 mem=3125.6M)
GigaOpt: Skipping postEco DRV optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:48.6 mem=3141.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.912%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3141.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3125.6MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3125.6MB
*** Finished refinePlace (0:00:48.7 mem=3125.6M) ***
GigaOpt: WNS changes after routing: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: WNS bump threshold: -4.3
Begin: GigaOpt postEco optimization
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** WnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:00:48.7/0:09:19.7 (0.1), mem = 3081.6M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3141.7M) ***

*** WnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:49.0/0:09:20.0 (0.1), mem = 3081.7M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
*** Steiner Routed Nets: 24.504%; Threshold: 100; Threshold for Hold: 100
Re-routed 309 nets
Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3081.719M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2540.73)
Total number of fetched objects 2129
End delay calculation. (MEM=2550.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2550.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:49.5 mem=3147.5M)
VT info 2.99988271171 1
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 3211 nets : 

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dist_sort' of instances=1879 and nets=11932 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3069.992M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2538.28)
Total number of fetched objects 2129
End delay calculation. (MEM=2549.02 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2549.02 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:49.9 mem=3147.3M)
OPTC: user 20.0
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2.97 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2.97 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:19, mem = 2543.9M, totSessionCpu=0:00:50 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary       |           |          |           |          |       59.62 |            |              | 0:00:01  |        3081 |    0 |   0 |
| wns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| tns_fixing            |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3139 |      |     |
| area_reclaiming       |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:00  |        3080 |      |     |
| global_route          |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3066 |      |     |
| route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3066 |      |     |
| wns_eco_fixing        |     0.000 |    0.000 |         0 |        0 |       59.62 |            |              | 0:00:01  |        3142 |      |     |
| final_summary         |           |    0.000 |           |        0 |       59.62 |       0.00 |         0.00 | 0:00:01  |        3083 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2544.1M, totSessionCpu=0:00:50 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_incr_postcts
Info: final physical memory for 2 CRR processes is 864.64MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
*** Message Summary: 350 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:00:06.0/0:00:25.8 (0.2), totSession cpu/real = 0:00:50.4/0:09:27.7 (0.1), mem = 3083.5M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2513.5M, totSessionCpu=0:00:50 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
*** optDesign #2 [begin] () : totSession cpu/real = 0:00:50.4/0:09:27.7 (0.1), mem = 3058.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:50.4/0:09:27.7 (0.1), mem = 3058.5M
**INFO: User settings:
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -place_global_timing_effort                       high
setAnalysisMode -analysisType                                  single
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setRouteMode -earlyGlobalMaxRouteLayer                         3

Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2518.3M, totSessionCpu=0:00:51 **
#optDebug: { P: 90 W: 1195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3058.5M)
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:51.2/0:09:28.6 (0.1), mem = 3145.6M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:51.5 mem=3085.6M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:51.5/0:09:28.8 (0.1), mem = 3085.6M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2579.02)
Total number of fetched objects 2129
End delay calculation. (MEM=2588.36 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2588.36 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:52.2 mem=3140.3M)

Active hold views:
 default_hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:52.2 mem=3156.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:52.2 mem=3156.3M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:00:52.7 mem=3173.4M ***

*Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: default_setup_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2595.9M, totSessionCpu=0:00:53 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.8/0:00:01.9 (0.9), totSession cpu/real = 0:00:53.3/0:09:30.7 (0.1), mem = 3096.3M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:00:53.3/0:09:30.7 (0.1), mem = 3096.3M
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:53.5/0:09:31.0 (0.1), mem = 3156.4M

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 3.01 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3.01 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.01 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2598.9M, totSessionCpu=0:00:54 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2579.53)
Total number of fetched objects 2129
End delay calculation. (MEM=2589.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2589.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:54.1 mem=3115.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |       |     |       59.62 |            |              | 0:00:02  |        3096 |    0 |   0 |
| hold_fixing     |       |     |             |            |              | 0:00:00  |        3156 |      |     |
| final_summary   | 0.000 |   0 |       59.62 |       0.00 |         0.00 | 0:00:02  |        3082 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2583.4M, totSessionCpu=0:00:55 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
WARNING   IMPPSP-1321          2  Removed %d out of boundary tracks from l...
*** Message Summary: 342 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:00:04.6/0:00:05.4 (0.9), totSession cpu/real = 0:00:55.0/0:09:33.1 (0.1), mem = 3082.2M
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2554.8M, totSessionCpu=0:00:55 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
*** optDesign #3 [begin] () : totSession cpu/real = 0:00:55.0/0:09:33.1 (0.1), mem = 3064.2M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:55.0/0:09:33.1 (0.1), mem = 3064.2M
**INFO: User settings:
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_hold_views_persistent_list        { default_hold_view}
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -place_global_timing_effort                       high
setAnalysisMode -analysisType                                  single
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setRouteMode -earlyGlobalMaxRouteLayer                         3

**INFO: Enabling NR-eGR flow for DRV Fixing.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2564.4M, totSessionCpu=0:00:55 **
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3068.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2566.8M, totSessionCpu=0:00:56 **
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:55.8/0:09:33.9 (0.1), mem = 3072.4M
OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
OPTC: view 50.0:54.0 [ 0.0500 ]
*** ExcludedClockNetOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
*** Starting optimizing excluded clock nets MEM= 3073.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3073.4M) ***
*** ExcludedClockNetOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
*** ExcludedClockNetOpt #2 [begin] (optDesign #3) : totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
*** Starting optimizing excluded clock nets MEM= 3073.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3073.4M) ***
*** ExcludedClockNetOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:55.8/0:09:34.0 (0.1), mem = 3073.4M
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 2.98 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.98 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 162 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 60
[NR-eGR] #PG Blockages       : 162
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 952 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 952 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.918080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2.98 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2568.5M, totSessionCpu=0:00:56 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |       |     |       59.62 |            |              | 0:00:00  |        3072 |    0 |   0 |
| excluded_clk_net_fixing |       |     |             |            |              | 0:00:01  |        3073 |      |     |
| final_summary           | 0.000 |   0 |       59.62 |       0.00 |         0.00 | 0:00:01  |        3074 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2569.0M, totSessionCpu=0:00:56 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postcts
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
WARNING   IMPPSP-1321          2  Removed %d out of boundary tracks from l...
*** Message Summary: 342 warning(s), 0 error(s)

*** optDesign #3 [finish] () : cpu/real = 0:00:01.4/0:00:02.1 (0.7), totSession cpu/real = 0:00:56.5/0:09:35.2 (0.1), mem = 3073.5M
<CMD> report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
**ERROR: (IMPCCOPT-2004):	Cannot run 'report_ccopt_clock_trees -filename ./cts/clock_trees.rpt' as no clock trees are defined.

<CMD> report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
**ERROR: (IMPCCOPT-2004):	Cannot run 'report_ccopt_skew_groups -filename ./cts/skew_groups.rpt' as no clock trees are defined.

<CMD> timeDesign -postCTS -expandedViews -outDir ./cts/timing/
*** Time Design ... ***
*** timeDesign #2 [begin] () : totSession cpu/real = 0:00:56.5/0:09:35.2 (0.1), mem = 3073.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3067.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+
|default_setup_view  |  0.000  |  0.000  |
|                    |  0.000  |  0.000  |
|                    |    0    |    0    |
|                    |    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./cts/timing/
Total CPU time: 0.14 sec
Total Real time: 0.0 sec
Total Memory Usage: 3069.722656 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:00.1/0:00:00.5 (0.3), totSession cpu/real = 0:00:56.6/0:09:35.7 (0.1), mem = 3069.7M
<CMD> saveDesign dist_sort.clock.enc
% Begin save design ... (date=11/25 13:33:25, mem=2564.7M)
% Begin Save ccopt configuration ... (date=11/25 13:33:25, mem=2564.7M)
% End Save ccopt configuration ... (date=11/25 13:33:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2565.4M, current mem=2565.4M)
% Begin Save netlist data ... (date=11/25 13:33:25, mem=2565.4M)
Writing Binary DB to dist_sort.clock.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2565.4M, current mem=2565.4M)
Saving symbol-table file ...
Saving congestion map file dist_sort.clock.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:33:26, mem=2565.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2565.6M, current mem=2565.6M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:33:26, mem=2567.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2567.8M, current mem=2567.8M)
Saving PG file dist_sort.clock.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:33:26 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3069.2M) ***
*info - save blackBox cells to lef file dist_sort.clock.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:33:26, mem=2568.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.0M, current mem=2568.0M)
% Begin Save routing data ... (date=11/25 13:33:26, mem=2568.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3069.2M) ***
% End Save routing data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.2M, current mem=2568.2M)
Saving property file dist_sort.clock.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3072.2M) ***
Saving rc congestion map dist_sort.clock.enc.dat/dist_sort.congmap.gz ...
Saving preRoute extracted patterns in file 'dist_sort.clock.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.clock.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:33:26, mem=2569.7M)
% End Save power constraints data ... (date=11/25 13:33:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2569.7M, current mem=2569.7M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.clock.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:33:27, total cpu=0:00:01.0, real=0:00:02.0, peak res=2571.0M, current mem=2571.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {t t t t t t t t t t}
<CMD> setNanoRouteMode -routeWithViaInPin true -routeDesignFixClockNets true -routeTopRoutingLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> setNanoRouteMode -drouteEndIteration 20
<CMD> routeDesign
% Begin routeDesign (date=11/25 13:33:27, mem=2571.0M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2571.08 (MB), peak = 2686.60 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                   20
setNanoRouteMode -route_detail_fix_antenna                     false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer  {t t t t t t t t t t}
setNanoRouteMode -route_route_side                             front
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     4.3
setNanoRouteMode -route_bottom_routing_layer                   2
setNanoRouteMode -route_fix_clock_nets                         true
setNanoRouteMode -route_exp_design_mode_top_routing_layer      3
setNanoRouteMode -route_top_routing_layer                      3
setNanoRouteMode -route_with_si_driven                         false
setNanoRouteMode -route_with_timing_driven                     true
setNanoRouteMode -route_with_via_in_pin                        true
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setSIMode -separate_delta_delay_on_data                        true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3111.4M, init mem=3111.4M)
*info: Placed = 1879           (Fixed = 98)
*info: Unplaced = 0           
Placement Density:59.62%(1703/2857)
Placement Density (including fixed std cells):60.26%(1749/2903)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3111.4M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=11/25 13:33:27, mem=2571.3M)

globalDetailRoute

#Start globalDetailRoute on Mon Nov 25 13:33:27 2024
#
#Generating timing data, please wait...
#3211 total nets, 952 already routed, 952 will ignore in trialRoute
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2539.61 (MB), peak = 2686.60 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 1.080 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2525.40 (MB), peak = 2686.60 (MB)
#Library Standard Delay: 4.20ps
#Slack threshold: 8.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2525.46 (MB), peak = 2686.60 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2530.38 (MB), peak = 2686.60 (MB)
#Default setup view is reset to default_setup_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2530.38 (MB), peak = 2686.60 (MB)
#Current view: default_setup_view 
#Current enabled view: default_setup_view 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2530.38 (MB), peak = 2686.60 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#Start routing data preparation on Mon Nov 25 13:33:28 2024
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2542.76 (MB), peak = 2686.60 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2552.22 (MB), peak = 2686.60 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.05 (MB), peak = 2686.60 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
#Total number of routable nets = 952.
#Total number of nets in the design = 11932.
#952 routable nets do not have any wires.
#952 nets will be global routed.
#
#Finished routing data preparation on Mon Nov 25 13:33:28 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2555.30 (MB)
#Peak memory = 2686.60 (MB)
#
#
#Start global routing on Mon Nov 25 13:33:28 2024
#
#
#Start global routing initialization on Mon Nov 25 13:33:28 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Nov 25 13:33:28 2024
#
#Start routing resource analysis on Mon Nov 25 13:33:28 2024
#
#Routing resource analysis is done on Mon Nov 25 13:33:28 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         358          47         506     0.00%
#  M3             V         450           0         506     0.00%
#  --------------------------------------------------------------
#  Total                    808       5.74%        1012     0.00%
#
#
#
#
#Global routing data preparation is done on Mon Nov 25 13:33:28 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.30 (MB), peak = 2686.60 (MB)
#
#
#Global routing initialization is done on Mon Nov 25 13:33:28 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2555.30 (MB), peak = 2686.60 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.42 (MB), peak = 2686.60 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.67 (MB), peak = 2686.60 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
#Total number of routable nets = 952.
#Total number of nets in the design = 11932.
#
#952 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             952  
#-----------------------------
#        Total             952  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             952  
#-----------------------------
#        Total             952  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 1884|
#  M2 ( 2H)     |       1138|  252|
#  M3 ( 3V)     |        363|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1500| 2136|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.50 (MB)
#Total memory = 2558.80 (MB)
#Peak memory = 2686.60 (MB)
#
#Finished global routing on Mon Nov 25 13:33:29 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.80 (MB), peak = 2686.60 (MB)
#Start Track Assignment.
#Done with 437 horizontal wires in 1 hboxes and 139 vertical wires in 1 hboxes.
#Done with 57 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2          1140.34 	  0.14%  	  0.00% 	  0.01%
# M3           334.51 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1474.85  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 1884|
#  M2 ( 2H)     |       1112|  252|
#  M3 ( 3V)     |        325|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1438| 2136|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2558.93 (MB), peak = 2686.60 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Generating the tQuantus model file automatically.
#num_tile=17896 avg_aspect_ratio=1.214344 
#Vertical num_row 49 per_row= 360 halo= 49000 
#hor_num_col = 84 final aspect_ratio= 1.233289
#Build RC corners: cpu time = 00:00:12, elapsed time = 00:00:17, memory = 2626.55 (MB), peak = 2686.60 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2630.67 (MB)
#Peak memory = 2686.60 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 58 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
#Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
#Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
#Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
#Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
#Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
#Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
#Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
#Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
#Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
#Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
#Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
#Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
#Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
#Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
#Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
#Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
#Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
#Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
#Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
#Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
#Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
#Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
#Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     4.60 (MB), total memory =  2635.35 (MB), peak memory =  2686.60 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2631.61 (MB), peak = 2686.60 (MB)
#RC Statistics: 951 Res, 872 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.54, Avg V/H Edge Length: 4121.33 (648), Avg L-Edge Length: 12534.47 (183)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 3254 nodes, 2302 edges, and 0 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3215.703M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_m8aGn9.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3215.703M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:12
#Elapsed time = 00:00:18
#Increased memory = 75.85 (MB)
#Total memory = 2634.79 (MB)
#Peak memory = 2686.60 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 1.080 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2641.82 (MB), peak = 2686.60 (MB)
#Library Standard Delay: 4.20ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2641.82 (MB), peak = 2686.60 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2642.58 (MB), peak = 2686.60 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 9999999562023526247432192.000000 (early)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2642.99 (MB), peak = 2686.60 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 952
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:01:13, real=0:10:10, peak res=2686.6M, current mem=2619.9M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_input_delay                                   | 578            | 0              
set_clock_transition                              | 4              | 0              
set_clock_uncertainty                             | 1              | 0              
get_clocks                                        | 5              | 0              
create_clock                                      | 1              | 0              
set_driving_cell                                  | 579            | 0              
get_ports                                         | 1172           | 0              
current_design                                    | 1              | 0              
set_output_delay                                  | 7              | 0              
set_max_fanout                                    | 1              | 0              
set_wire_load_mode                                | 1              | 0              
set_load                                          | 7              | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2630.5M, current mem=2630.5M)
Current (total cpu=0:01:13, real=0:10:10, peak res=2686.6M, current mem=2630.5M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2630.53 (MB), peak = 2686.60 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 952
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2          1139.47 	  0.14%  	  0.00% 	  0.01%
# M3           334.51 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1473.98  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 1884|
#  M2 ( 2H)     |       1111|  252|
#  M3 ( 3V)     |        325|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1437| 2136|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2630.59 (MB), peak = 2686.60 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:21
#Increased memory = 95.39 (MB)
#Total memory = 2630.59 (MB)
#Peak memory = 2686.60 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | EOLSpc| EolKO| Totals|
#---------+-------+------+-------+
#  M1     |      0|     0|      0|
#  M2     |      1|     2|      3|
#  Totals |      1|     2|      3|
#---------+-------+------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2634.29 (MB), peak = 2708.77 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.39 (MB), peak = 2708.77 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.74 (MB), peak = 2708.77 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.16 (MB)
#Total memory = 2633.74 (MB)
#Peak memory = 2708.77 (MB)
#
#Start Post Route via swapping...
#99.80% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.92 (MB), peak = 2708.77 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2633.25 (MB), peak = 2713.22 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Nov 25 13:33:50 2024
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2632.52 (MB), peak = 2713.22 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2631.05 (MB), peak = 2713.22 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.40 (MB)
#Total memory = 2629.18 (MB)
#Peak memory = 2713.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:24
#Increased memory = 57.59 (MB)
#Total memory = 2628.88 (MB)
#Peak memory = 2713.22 (MB)
#Number of warnings = 30
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 25 13:33:51 2024
#
% End globalDetailRoute (date=11/25 13:33:51, total cpu=0:00:17.4, real=0:00:24.0, peak res=2713.2M, current mem=2628.3M)
#Default setup view is reset to default_setup_view.
#Default setup view is reset to default_setup_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:18, elapsed time = 00:00:24, memory = 2615.45 (MB), peak = 2713.22 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:15|     00:00:21|         0.7|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Via Swapping   | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:18|     00:00:24|         0.7|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
WARNING   NRDB-778             3  No multicut vias which meet all area rul...
WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
WARNING   NREX-80            341  Net %s does not have a %s pin. It may ha...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   IMPPSP-1321          2  Removed %d out of boundary tracks from l...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 354 warning(s), 0 error(s)

% End routeDesign (date=11/25 13:33:51, total cpu=0:00:17.6, real=0:00:24.0, peak res=2713.2M, current mem=2615.4M)
<CMD> saveDesign dist_sort.route.enc
% Begin save design ... (date=11/25 13:33:51, mem=2614.5M)
% Begin Save ccopt configuration ... (date=11/25 13:33:51, mem=2614.5M)
% End Save ccopt configuration ... (date=11/25 13:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.9M, current mem=2614.9M)
% Begin Save netlist data ... (date=11/25 13:33:51, mem=2614.9M)
Writing Binary DB to dist_sort.route.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.9M, current mem=2614.9M)
Saving symbol-table file ...
Saving congestion map file dist_sort.route.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:33:51, mem=2615.5M)
Saving AAE Data ...
AAE DB initialization (MEM=3383.22 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/25 13:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2616.2M, current mem=2616.2M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:33:52, mem=2618.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.9M, current mem=2618.9M)
Saving PG file dist_sort.route.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:33:52 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2855.7M) ***
*info - save blackBox cells to lef file dist_sort.route.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:33:52, mem=2618.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2618.9M, current mem=2618.9M)
% Begin Save routing data ... (date=11/25 13:33:52, mem=2618.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2855.7M) ***
% End Save routing data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2619.0M, current mem=2619.0M)
Saving property file dist_sort.route.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2858.7M) ***
#Saving pin access data to file dist_sort.route.enc.dat/dist_sort.apa ...
#
Saving preRoute extracted patterns in file 'dist_sort.route.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.route.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:33:52, mem=2620.5M)
% End Save power constraints data ... (date=11/25 13:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2620.5M, current mem=2620.5M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.route.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:33:53, total cpu=0:00:01.0, real=0:00:02.0, peak res=2620.8M, current mem=2620.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2619.4M, totSessionCpu=0:01:16 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
*** optDesign #4 [begin] () : totSession cpu/real = 0:01:16.4/0:10:13.4 (0.1), mem = 2839.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:16.4/0:10:13.4 (0.1), mem = 2839.7M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_fix_antenna                                                false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              2
setNanoRouteMode -route_fix_clock_nets                                                    true
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
setNanoRouteMode -route_top_routing_layer                                                 3
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -route_with_via_in_pin                                                   true
setNanoRouteMode -timingEngine                                                            .timing_file_758739.tif.gz
setDesignMode -topRoutingLayer                                                            M3
setExtractRCMode -engine                                                                  preRoute
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
setOptMode -opt_all_end_points                                                            true
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { default_hold_view}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_consider_routing_congestion                                               true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_post_route_fix_si_transitions                                             true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -place_global_timing_effort                                                  high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2620.1M, totSessionCpu=0:01:16 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2841.7M, init mem=2841.7M)
*info: Placed = 1879           (Fixed = 98)
*info: Unplaced = 0           
Placement Density:59.62%(1703/2857)
Placement Density (including fixed std cells):60.26%(1749/2903)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2841.7M)
#optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_drv false -> DRV Optimization will not be done as part of the Optimization.
**INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.2 (0.9), totSession cpu/real = 0:01:16.5/0:10:13.5 (0.1), mem = 2841.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Mon Nov 25 13:33:53 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2615.70 (MB), peak = 2713.22 (MB)
#Start routing data preparation on Mon Nov 25 13:33:53 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2628.49 (MB), peak = 2713.22 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2629.81 (MB), peak = 2713.22 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2629.81 (MB)
#Peak memory = 2713.22 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
#Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
#Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
#Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
#Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
#Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
#Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
#Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
#Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
#Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
#Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
#Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
#Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
#Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
#Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
#Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
#Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
#Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
#Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
#Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
#Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
#Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
#Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
#Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     3.64 (MB), total memory =  2633.45 (MB), peak memory =  2713.22 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2635.12 (MB), peak = 2713.22 (MB)
#RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2631.47 (MB), peak = 2713.22 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2871.035M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_Xu9EZE.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2871.035M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.06 (MB)
#Total memory = 2631.55 (MB)
#Peak memory = 2713.22 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2616.51 (MB), peak memory =  2713.22 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing SI Slew/Glitch Interface
AAE DB initialization (MEM=2891.66 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2589.33)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2617.84 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2592.72 CPU=0:00:00.3 REAL=0:00:01.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3315.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3315.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2617.09)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 2129. 
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2620.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2620.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:18 mem=3217.4M)
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2625.8M, totSessionCpu=0:01:18 **
OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
OPTC: view 50.0:54.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:18.5/0:10:16.1 (0.1), mem = 3274.6M
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3372.1M) ***
*** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:19.3/0:10:16.8 (0.1), mem = 3301.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:19.4/0:10:16.9 (0.1), mem = 3301.1M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:24

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3361.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:24
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3361.3M) ***
*** TnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:20.2/0:10:17.8 (0.1), mem = 3300.3M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
** INFO: Initializing SI Slew/Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:20 mem=3358.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3342.4MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3342.4MB
*** Finished refinePlace (0:01:20 mem=3342.4M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2655.1M, totSessionCpu=0:01:21 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
** INFO Cleaning up SI Slew/Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:20.8/0:10:18.4 (0.1), mem = 3300.6M

globalDetailRoute

#Start globalDetailRoute on Mon Nov 25 13:33:58 2024
#
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
#Total number of routable nets = 952.
#Total number of nets in the design = 11932.
#952 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Mon Nov 25 13:33:58 2024
#
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.27 (MB), peak = 2713.22 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.28 (MB), peak = 2713.22 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Nov 25 13:33:58 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.95 (MB)
#Total memory = 2668.28 (MB)
#Peak memory = 2713.22 (MB)
#
#
#Start global routing on Mon Nov 25 13:33:58 2024
#
#
#Start global routing initialization on Mon Nov 25 13:33:58 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.95 (MB)
#Total memory = 2668.28 (MB)
#Peak memory = 2713.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.79 (MB), peak = 2713.22 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 2668.66 (MB)
#Peak memory = 2713.22 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Nov 25 13:33:58 2024
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.66 (MB), peak = 2713.22 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 2668.66 (MB)
#Peak memory = 2713.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.98 (MB)
#Total memory = 2659.10 (MB)
#Peak memory = 2713.22 (MB)
#Number of warnings = 4
#Total number of warnings = 75
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 25 13:33:58 2024
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:00|     00:00:00|         0.9|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:00.3/0:00:00.3 (0.9), totSession cpu/real = 0:01:21.1/0:10:18.7 (0.1), mem = 3290.9M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2658.4M, totSessionCpu=0:01:21 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Initializing multi-corner resistance tables ...
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Mon Nov 25 13:33:58 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.77 (MB), peak = 2713.22 (MB)
#Start routing data preparation on Mon Nov 25 13:33:58 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2672.55 (MB), peak = 2713.22 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2672.90 (MB), peak = 2713.22 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2672.90 (MB)
#Peak memory = 2713.22 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
#Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
#Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
#Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
#Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
#Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
#Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
#Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
#Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
#Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
#Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
#Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
#Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
#Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
#Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
#Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
#Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
#Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
#Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
#Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
#Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
#Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
#Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
#Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     3.88 (MB), total memory =  2676.78 (MB), peak memory =  2713.22 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2679.71 (MB), peak = 2713.22 (MB)
#RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.33 (MB), peak = 2713.22 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3312.211M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_ItdoBm.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3320.211M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.60 (MB)
#Total memory = 2676.15 (MB)
#Peak memory = 2713.22 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2638.05 (MB), peak memory =  2713.22 (MB)
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2638.0M, totSessionCpu=0:01:22 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2641.54)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2650.32 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2650.32 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3328.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3328.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2644.03)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 2129. 
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2644.4 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2644.4 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:23 mem=3204.6M)
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2645.6M, totSessionCpu=0:01:23 **
Executing marking Critical Nets1
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #5 OptimizationRecovery
*** Check timing (0:00:00.0)
VT info 2.99988271171 1
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2645.6M, totSessionCpu=0:01:23 **
** INFO: Initializing SI Slew/Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up SI Slew/Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3285.08M, totSessionCpu=0:01:23).
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2645.6M, totSessionCpu=0:01:23 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2645.7M, totSessionCpu=0:01:23 **
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |          |           |          |       59.62 | 0:00:00  |        3280 |    0 |   0 |
| wns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3372 |      |     |
| tns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3361 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:01  |        3283 |      |     |
| pre_route_summary  |           |          |           |          |       59.62 | 0:00:00  |        3301 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3275 |      |     |
| post_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3285 |    0 |   0 |
| final_summary      |           |    0.000 |           |        0 |       59.62 | 0:00:01  |        3286 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2646.1M, totSessionCpu=0:01:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_incr_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
WARNING   NREX-80            341  Net %s does not have a %s pin. It may ha...
*** Message Summary: 691 warning(s), 0 error(s)

*** optDesign #4 [finish] () : cpu/real = 0:00:07.0/0:00:08.6 (0.8), totSession cpu/real = 0:01:23.4/0:10:21.9 (0.1), mem = 3286.5M
<CMD> optDesign -postRoute -setup
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2615.5M, totSessionCpu=0:01:23 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
*** optDesign #5 [begin] () : totSession cpu/real = 0:01:23.4/0:10:21.9 (0.1), mem = 3263.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:23.4/0:10:21.9 (0.1), mem = 3263.5M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_fix_antenna                                                false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                60218740
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              2
setNanoRouteMode -route_fix_clock_nets                                                    true
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
setNanoRouteMode -route_top_routing_layer                                                 3
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -route_with_via_in_pin                                                   true
setNanoRouteMode -timingEngine                                                            .timing_file_758739.tif.gz
setDesignMode -topRoutingLayer                                                            M3
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
setOptMode -opt_all_end_points                                                            true
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
setOptMode -opt_consider_routing_congestion                                               true
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_post_route_fix_si_transitions                                             true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setSIMode -enable_drv_with_delta_slew                                                     true
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -place_global_timing_effort                                                  high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:14, mem = 2625.6M, totSessionCpu=0:01:24 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3271.5M, init mem=3271.5M)
*info: Placed = 1879           (Fixed = 98)
*info: Unplaced = 0           
Placement Density:59.62%(1703/2857)
Placement Density (including fixed std cells):60.26%(1749/2903)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3271.5M)
#optDebug: { P: 90 W: 4195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.5/0:00:13.5 (0.0), totSession cpu/real = 0:01:23.9/0:10:35.5 (0.1), mem = 3271.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.03 (MB), total memory =  2619.41 (MB), peak memory =  2713.22 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:14, mem = 2625.1M, totSessionCpu=0:01:24 **
OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
OPTC: view 50.0:54.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #8 OptimizationPass1
SISlew fixing enabled
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 3310.76M) ...
Begin: GigaOpt DRV Optimization
SISlew fixing enabled
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:24.5/0:10:36.1 (0.1), mem = 3310.8M
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing SI Slew/Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 59.62%| 0:00:00.0|  3404.5M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3404.5M) ***

** INFO: Initializing SI Slew/Glitch Interface
*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:25.3/0:10:36.9 (0.1), mem = 3335.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:15, mem = 2656.3M, totSessionCpu=0:01:25 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3335.49M).
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=3335.5M)
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:16, mem = 2656.3M, totSessionCpu=0:01:25 **
** INFO: Initializing SI Slew/Glitch Interface
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:25.4/0:10:37.1 (0.1), mem = 3393.8M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3393.8M) ***
*** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:26.0/0:10:37.7 (0.1), mem = 3333.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:26.1/0:10:37.8 (0.1), mem = 3333.8M
*info: 9555 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.62
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:45

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3394.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: WNS - TNS 0.0ps; Real time 0:01:45
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3394.0M) ***
*** TnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:26.9/0:10:38.6 (0.1), mem = 3334.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #9 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:17, mem = 2653.5M, totSessionCpu=0:01:27 **
** INFO: Initializing SI Slew/Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3334.13M, totSessionCpu=0:01:27).
**optDesign ... cpu = 0:00:04, real = 0:00:17, mem = 2653.5M, totSessionCpu=0:01:27 **

** INFO: Initializing SI Slew/Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:27 mem=3392.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3360.3MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3360.3MB
*** Finished refinePlace (0:01:27 mem=3360.3M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:18, mem = 2654.1M, totSessionCpu=0:01:27 **
**INFO: flowCheckPoint #10 GlobalDetailRoute
** INFO Cleaning up SI Slew/Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:27.5/0:10:39.2 (0.1), mem = 3318.5M

globalDetailRoute

#Start globalDetailRoute on Mon Nov 25 13:34:19 2024
#
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 10980 (skipped).
#Total number of routable nets = 952.
#Total number of nets in the design = 11932.
#952 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Mon Nov 25 13:34:19 2024
#
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2658.67 (MB), peak = 2713.22 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2667.65 (MB), peak = 2713.22 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Nov 25 13:34:19 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.83 (MB)
#Total memory = 2667.65 (MB)
#Peak memory = 2713.22 (MB)
#
#
#Start global routing on Mon Nov 25 13:34:19 2024
#
#
#Start global routing initialization on Mon Nov 25 13:34:19 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.83 (MB)
#Total memory = 2667.65 (MB)
#Peak memory = 2713.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2668.08 (MB), peak = 2713.22 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0| 2391|
#  M2 ( 2H)     |       1139| 1348|
#  M3 ( 3V)     |        560|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |       1699| 3739|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 2845 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.26 (MB)
#Total memory = 2667.91 (MB)
#Peak memory = 2713.22 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.26 (MB)
#Total memory = 2667.91 (MB)
#Peak memory = 2713.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.27 (MB)
#Total memory = 2658.34 (MB)
#Peak memory = 2713.22 (MB)
#Number of warnings = 4
#Total number of warnings = 103
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Nov 25 13:34:19 2024
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:00|     00:00:00|         0.9|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:00.2/0:00:00.3 (0.9), totSession cpu/real = 0:01:27.7/0:10:39.5 (0.1), mem = 3309.5M
**optDesign ... cpu = 0:00:04, real = 0:00:18, mem = 2657.5M, totSessionCpu=0:01:28 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #11 PostEcoSummary
Initializing multi-corner resistance tables ...
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Mon Nov 25 13:34:19 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2658.86 (MB), peak = 2713.22 (MB)
#Start routing data preparation on Mon Nov 25 13:34:19 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2671.63 (MB), peak = 2713.22 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2676.79 (MB), peak = 2713.22 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2676.79 (MB)
#Peak memory = 2713.22 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
#Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
#Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
#Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
#Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
#Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
#Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
#Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
#Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
#Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
#Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
#Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
#Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
#Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
#Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
#Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
#Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
#Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
#Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
#Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
#Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
#Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
#Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
#Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     7.56 (MB), total memory =  2684.36 (MB), peak memory =  2713.22 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2687.64 (MB), peak = 2713.22 (MB)
#RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2683.32 (MB), peak = 2713.22 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3328.836M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_43Ak29.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3336.836M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.55 (MB)
#Total memory = 2684.18 (MB)
#Peak memory = 2713.22 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2646.06 (MB), peak memory =  2713.22 (MB)
**optDesign ... cpu = 0:00:05, real = 0:00:19, mem = 2646.1M, totSessionCpu=0:01:29 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2662.89)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2671.73 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2671.73 CPU=0:00:00.2 REAL=0:00:01.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3342.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3342.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2665.95)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 2129. 
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2666.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2666.34 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:29 mem=3219.2M)
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.6M, totSessionCpu=0:01:30 **
Executing marking Critical Nets1
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #12 OptimizationRecovery
*** Check timing (0:00:00.0)
VT info 2.99988271171 1
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.7M, totSessionCpu=0:01:30 **
** INFO: Initializing SI Slew/Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up SI Slew/Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3298.70M, totSessionCpu=0:01:30).
**optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.7M, totSessionCpu=0:01:30 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #13 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:20, mem = 2667.7M, totSessionCpu=0:01:30 **
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |          |           |          |       59.62 | 0:00:00  |        3315 |    0 |   0 |
| drv_eco_fixing     |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3335 |    0 |   0 |
| wns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:00  |        3394 |      |     |
| tns_fixing         |     0.000 |    0.000 |         0 |        0 |       59.62 | 0:00:01  |        3394 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3301 |      |     |
| pre_route_summary  |           |          |           |          |       59.62 | 0:00:01  |        3318 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:00  |        3294 |      |     |
| post_route_summary |           |          |           |          |       59.62 | 0:00:01  |        3298 |    0 |   0 |
| final_summary      |           |    0.000 |           |        0 |       59.62 | 0:00:01  |        3299 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:07, real = 0:00:21, mem = 2668.4M, totSessionCpu=0:01:30 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 2 CRR processes is 862.79MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
WARNING   NREX-80            341  Net %s does not have a %s pin. It may ha...
*** Message Summary: 689 warning(s), 0 error(s)

*** optDesign #5 [finish] () : cpu/real = 0:00:06.8/0:00:29.9 (0.2), totSession cpu/real = 0:01:30.2/0:10:51.8 (0.1), mem = 3299.1M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2637.3M, totSessionCpu=0:01:30 **
**WARN: (IMPOPT-576):	340 nets have unplaced terms. 
*** optDesign #6 [begin] () : totSession cpu/real = 0:01:30.2/0:10:51.8 (0.1), mem = 3277.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:30.2/0:10:51.8 (0.1), mem = 3277.1M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_fix_antenna                                                false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                60218740
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              2
setNanoRouteMode -route_fix_clock_nets                                                    true
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
setNanoRouteMode -route_top_routing_layer                                                 3
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -route_with_via_in_pin                                                   true
setNanoRouteMode -timingEngine                                                            .timing_file_758739.tif.gz
setDesignMode -topRoutingLayer                                                            M3
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
setOptMode -opt_all_end_points                                                            true
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
setOptMode -opt_consider_routing_congestion                                               true
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_post_route_fix_si_transitions                                             true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setSIMode -enable_drv_with_delta_slew                                                     true
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -place_global_timing_effort                                                  high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	query[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[51] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[47] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[43] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[39] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[35] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	query[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	search_0[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
*** Timing Optimization ... ***
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2647.3M, totSessionCpu=0:01:31 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3283.1M, init mem=3283.1M)
*info: Placed = 1879           (Fixed = 98)
*info: Unplaced = 0           
Placement Density:59.62%(1703/2857)
Placement Density (including fixed std cells):60.26%(1749/2903)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3283.1M)
#optDebug: { P: 90 W: 1195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:30.6/0:10:52.2 (0.1), mem = 3283.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #14 InitialSummary
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.03 (MB), total memory =  2641.08 (MB), peak memory =  2713.22 (MB)
The design is extracted. Skipping TQuantus.
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #15 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:31 mem=3330.2M ***
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:30.9/0:10:52.6 (0.1), mem = 3330.2M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2668.31)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2677.22 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2677.22 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3367.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3367.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2633.62)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 2129. 
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2633.99 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2633.99 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:32 mem=3225.0M)

Active hold views:
 default_hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:32 mem=3299.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:32 mem=3299.2M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:32 mem=3410.9M ***
** INFO: Initializing SI Slew/Glitch Interface
OPTC: m4 20.0 50.0 [ 54.0 20.0 50.0 ]
OPTC: view 50.0:54.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: default_setup_view
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2705.8M, totSessionCpu=0:01:33 **
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:02.4/0:00:02.6 (1.0), totSession cpu/real = 0:01:33.4/0:10:55.1 (0.1), mem = 3333.7M
*** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:33.4/0:10:55.1 (0.1), mem = 3333.7M
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 0 don't touch net , 1082 undriven nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:33.8/0:10:55.6 (0.1), mem = 3412.5M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2734.1M, totSessionCpu=0:01:34 **
** INFO: Initializing SI Slew/Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3354.61M, totSessionCpu=0:01:34).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2734.1M, totSessionCpu=0:01:34 **

** INFO: Initializing SI Slew/Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:34 mem=3412.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3396.8MB
Summary Report:
Instances move: 0 (out of 1781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3396.8MB
*** Finished refinePlace (0:01:34 mem=3396.8M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #16 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2733.6M, totSessionCpu=0:01:34 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2694.56)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2705.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2705.27 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3386.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3386.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2662.07)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 2129. 
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2662.44 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2662.44 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:35 mem=3247.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |       |     |       59.62 | 0:00:03  |        3334 |    0 |   0 |
| hold_fixing     |       |     |             | 0:00:00  |        3412 |      |     |
| final_summary   | 0.000 |   0 |       59.62 | 0:00:03  |        3350 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2723.6M, totSessionCpu=0:01:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2017          4  There is no coupling capacitance found i...
WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
WARNING   IMPOPT-665         340  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
*** Message Summary: 346 warning(s), 0 error(s)

*** optDesign #6 [finish] () : cpu/real = 0:00:05.7/0:00:06.6 (0.9), totSession cpu/real = 0:01:35.9/0:10:58.4 (0.1), mem = 3350.4M
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 500 -outDir timingReports/
*** Time Design ... ***
*** timeDesign #3 [begin] () : totSession cpu/real = 0:01:35.9/0:10:58.4 (0.1), mem = 3350.4M
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -28.90 (MB), total memory =  2694.48 (MB), peak memory =  2770.38 (MB)
The design is extracted. Skipping TQuantus.
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.624%
------------------------------------------------------------------
Reported timing to dir timingReports/
Total CPU time: 0.16 sec
Total Real time: 0.0 sec
Total Memory Usage: 3349.628906 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.2/0:00:00.5 (0.3), totSession cpu/real = 0:01:36.1/0:10:58.9 (0.1), mem = 3349.6M
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -outDir timingReports/
*** Time Design ... ***
*** timeDesign #4 [begin] () : totSession cpu/real = 0:01:36.1/0:11:02.3 (0.1), mem = 3349.6M
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(27593181)
#Finish Net Signature in MT(29408682)
#Finish SNet Signature in MT (60218740)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.00 (MB), total memory =  2697.29 (MB), peak memory =  2770.38 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2625.25)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  20.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2634.31 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2634.31 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/.AAE_Kx2C5a/.AAE_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3357.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3357.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2627.78)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 2129. 
Total number of fetched objects 2129
AAE_INFO-618: Total number of nets in the design is 11932,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2628.15 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2628.15 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:37 mem=3232.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_hold_view 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 59.624%
------------------------------------------------------------------
Reported timing to dir timingReports/
Total CPU time: 0.91 sec
Total Real time: 1.0 sec
Total Memory Usage: 3214.992188 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] () : cpu/real = 0:00:00.9/0:00:01.7 (0.5), totSession cpu/real = 0:01:37.0/0:11:04.0 (0.1), mem = 3215.0M
<CMD> addFiller -cell {FILLER_ASAP7_75t_R FILLERxp5_ASAP7_75t_R } -prefix FILLER_
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored
*INFO: Adding fillers to top-module.
*INFO:   Added 2224 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_).
*INFO:   Added 498 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_).
*INFO: Total 2722 filler insts added - prefix FILLER_ (CPU: 0:00:00.0).
For 2722 new insts, <CMD> clearDrc
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3206.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

 *** Starting Verify Geometry (MEM: 3479.0) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4608
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 109.6M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Nov 25 13:35:26 2024

Design Name: dist_sort
Database Units: 4000
Design Boundary: (0.0000, 0.0000) (64.9440, 63.0720)
Error Limit = 1000000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin query[63] of net query[63] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[62] of net query[62] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[61] of net query[61] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[60] of net query[60] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[59] of net query[59] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[58] of net query[58] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[57] of net query[57] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[56] of net query[56] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[55] of net query[55] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[54] of net query[54] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[53] of net query[53] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[52] of net query[52] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[51] of net query[51] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[50] of net query[50] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[49] of net query[49] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[48] of net query[48] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[47] of net query[47] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[46] of net query[46] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[45] of net query[45] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin query[44] of net query[44] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 13:35:26 **** Processed 5000 nets.
**** 13:35:26 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Nov 25 13:35:26 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> saveNetlist dist_sort.apr.v
Writing Netlist "dist_sort.apr.v" ...
<CMD> saveNetlist dist_sort.apr_pg.v -includePowerGround -excludeLeafCell
Writing Netlist "dist_sort.apr_pg.v" ...
Pwr name (vdd).
Gnd name (vss).
1 Pwr names and 1 Gnd names.
<CMD> saveDesign dist_sort.final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=11/25 13:35:55, mem=2626.7M)
% Begin Save ccopt configuration ... (date=11/25 13:35:55, mem=2626.7M)
% End Save ccopt configuration ... (date=11/25 13:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2627.1M, current mem=2627.1M)
% Begin Save netlist data ... (date=11/25 13:35:55, mem=2627.1M)
Writing Binary DB to dist_sort.final.enc.dat/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/25 13:35:55, total cpu=0:00:00.0, real=0:00:01.0, peak res=2627.1M, current mem=2627.1M)
Saving symbol-table file ...
Saving congestion map file dist_sort.final.enc.dat/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/25 13:35:56, mem=2627.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2628.1M, current mem=2628.1M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/25 13:35:56, mem=2637.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.7M, current mem=2637.7M)
Saving PG file dist_sort.final.enc.dat/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:35:56 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3268.2M) ***
*info - save blackBox cells to lef file dist_sort.final.enc.dat/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/25 13:35:56, mem=2637.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.7M, current mem=2637.7M)
% Begin Save routing data ... (date=11/25 13:35:56, mem=2637.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3268.2M) ***
% End Save routing data ... (date=11/25 13:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2637.9M, current mem=2637.9M)
Saving property file dist_sort.final.enc.dat/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=3271.2M) ***
#Saving pin access data to file dist_sort.final.enc.dat/dist_sort.apa ...
#
Saving preRoute extracted patterns in file 'dist_sort.final.enc.dat/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.final.enc.dat/extraction/' ...
% Begin Save power constraints data ... (date=11/25 13:35:57, mem=2639.4M)
% End Save power constraints data ... (date=11/25 13:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2639.4M, current mem=2639.4M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.final.enc.dat
libset_fast libset_slow
RC_corner_25
common
./dist_sort.ALL.1080.syn.sdc
% End save design ... (date=11/25 13:35:57, total cpu=0:00:01.1, real=0:00:03.0, peak res=2640.4M, current mem=2640.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> extractRC -outfile dist_sort.cap
#Start Design Signature (0)
#Finish Inst Signature in MT(40018259)
#Finish Net Signature in MT(41833760)
#Finish SNet Signature in MT (72643818)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.16 (MB), total memory =  2638.10 (MB), peak memory =  2770.38 (MB)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Mon Nov 25 13:35:58 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2638.90 (MB), peak = 2770.38 (MB)
#Start routing data preparation on Mon Nov 25 13:35:58 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2651.67 (MB), peak = 2770.38 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2652.79 (MB), peak = 2770.38 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2652.79 (MB)
#Peak memory = 2770.38 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 1 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net n1733 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1921 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1778 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n653 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net N16599 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5960 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5795 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n5877 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n1750 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4609 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_686J1_128_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n968 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n970 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n972 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net n4216 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_685J1_127_2455_n627 does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net DP_OP_687J1_129_2455_n922 does not have a driver pin. It may have incomplete route.
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:query[63] of net 97(query[63]) into rc tree
#Need to add unplaced ipin PIN:query[23] of net 98(query[23]) into rc tree
#Need to add unplaced ipin PIN:search_6[16] of net 169(search_6[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[0] of net 207(search_6[0]) into rc tree
#Need to add unplaced ipin PIN:search_6[48] of net 214(search_6[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[28] of net 222(search_7[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[40] of net 223(search_7[40]) into rc tree
#Need to add unplaced ipin PIN:search_7[0] of net 226(search_7[0]) into rc tree
#Need to add unplaced ipin PIN:search_7[8] of net 228(search_7[8]) into rc tree
#Need to add unplaced ipin PIN:search_6[8] of net 229(search_6[8]) into rc tree
#Need to add unplaced ipin PIN:search_7[24] of net 232(search_7[24]) into rc tree
#Need to add unplaced ipin PIN:search_6[24] of net 234(search_6[24]) into rc tree
#Need to add unplaced ipin PIN:search_7[48] of net 235(search_7[48]) into rc tree
#Need to add unplaced ipin PIN:search_7[16] of net 236(search_7[16]) into rc tree
#Need to add unplaced ipin PIN:search_6[40] of net 243(search_6[40]) into rc tree
#Need to add unplaced ipin PIN:search_6[44] of net 248(search_6[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[28] of net 271(search_6[28]) into rc tree
#Need to add unplaced ipin PIN:search_7[52] of net 274(search_7[52]) into rc tree
#Need to add unplaced ipin PIN:query[35] of net 304(query[35]) into rc tree
#Need to add unplaced ipin PIN:search_7[44] of net 309(search_7[44]) into rc tree
#Need to add unplaced ipin PIN:search_6[12] of net 310(search_6[12]) into rc tree
#Need to add unplaced ipin PIN:search_7[12] of net 311(search_7[12]) into rc tree
#Need to add unplaced ipin PIN:query[47] of net 324(query[47]) into rc tree
#Need to add unplaced ipin PIN:search_7[20] of net 334(search_7[20]) into rc tree
#Need to add unplaced ipin PIN:search_5[44] of net 335(search_5[44]) into rc tree
#Need to add unplaced ipin PIN:query[3] of net 342(query[3]) into rc tree
#Need to add unplaced ipin PIN:query[31] of net 343(query[31]) into rc tree
#Need to add unplaced ipin PIN:query[15] of net 344(query[15]) into rc tree
#Need to add unplaced ipin PIN:search_6[20] of net 346(search_6[20]) into rc tree
#Need to add unplaced ipin PIN:query[55] of net 348(query[55]) into rc tree
#Need to add unplaced ipin PIN:query[39] of net 349(query[39]) into rc tree
#Total 952 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     4.65 (MB), total memory =  2657.44 (MB), peak memory =  2770.38 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2659.23 (MB), peak = 2770.38 (MB)
#RC Statistics: 2303 Res, 904 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.56, Avg V/H Edge Length: 3138.98 (794), Avg L-Edge Length: 4900.57 (401)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 3286 nodes, 2334 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2655.58 (MB), peak = 2770.38 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3300.461M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_758739_459cf767-4781-4d00-8d6f-0b0b2f0d6ea7_ecelinux-14.ece.cornell.edu_sh2663_Lt2H6H/nr758739_pji1EE.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:01.0 mem: 3300.461M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.04 (MB)
#Total memory = 2655.70 (MB)
#Peak memory = 2770.38 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(40018259)
#Finish Net Signature in MT(41833760)
#Finish SNet Signature in MT (72643818)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2643.10 (MB), peak memory =  2770.38 (MB)
<CMD> rcOut -spef dist_sort.spef
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3282.5M)
<CMD> streamOut dist_sort.gds -mapFile /classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap -libName dist_sort -units 4000 -mode ALL
Parse flat map file '/classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap'
Writing GDSII file ...
	****** db unit per micron = 4000 ******
	****** output gds2 file unit per micron = 4000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Convert 0 swires and 0 svias from compressed groups
Output for via structure generation total number 5
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    101                             COMP
    235                          DIEAREA
    95                                V9
    90                                M9
    85                                V8
    80                                M8
    75                                V7
    70                                M7
    65                                V6
    60                                M6
    30                                M3
    20                                M2
    18                                V0
    25                                V2
    50                                M5
    19                                M1
    35                                V3
    40                                M4
    21                                V1
    55                                V5
    45                                V4
    95                               Pad


Stream Out Information Processed for GDS version 3:
Units: 4000 DBU

Object                             Count
----------------------------------------
Instances                           4601

Ports/Pins                            18
    metal layer M1                     8
    metal layer M2                    10

Nets                                2793
    metal layer M2                  2067
    metal layer M3                   726

    Via Instances                   3739

Special Nets                         208
    metal layer M1                   154
    metal layer M2                    54

    Via Instances                    108

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 360
    metal layer M1                   350
    metal layer M2                    10


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
invalid command name "quit"

*** Memory Usage v#1 (Current mem = 3278.469M, initial mem = 844.516M) ***
*** Message Summary: 6307 warning(s), 15 error(s)

--- Ending "Innovus" (totcpu=0:01:40, real=0:14:45, mem=3278.5M) ---
