% \documentclass[screen,nonacm]{acmart}
\documentclass{article}

\usepackage[letterpaper, total={7in, 9in}]{geometry}

\usepackage[tt=false, type1=true]{libertine}
\usepackage[varqu]{zi4}

\usepackage{booktabs, tabularx, makecell, multirow, multicol}
\usepackage{enumitem}
\usepackage[colorlinks]{hyperref}
\usepackage{lipsum}
\usepackage{tcolorbox}
\usepackage{xcolor, colortbl}
\usepackage{caption, subcaption}
\usepackage{rotating}
\usepackage{tikz}
\usetikzlibrary{positioning,shapes,arrows}

\newcolumntype{R}{>{\raggedleft\arraybackslash}X}
\newcolumntype{C}{>{\centering\arraybackslash}X}

\usepackage{minted}
\setminted{
    autogobble=true,
    breaklines=true,
    fontsize=\footnotesize,
    xleftmargin=2em
}

\pagestyle{plain}
\pagenumbering{gobble}

\definecolor{rowhlt}{HTML}{B7D7D7}

\renewcommand{\subsectionautorefname}{Section}%
\renewcommand{\subsubsectionautorefname}{Section}%

\begin{document}

\title{\bfseries
  CS5222 Project 2 \\
  Custom Acceleration with FPGAs\\
}

\author{
  Shen Jiamin \\
  A0209166A \\
  \href{mailto:shen_jiamin@u.nus.edu}{\nolinkurl{shen_jiamin@u.nus.edu}}
}

\maketitle

\begin{abstract}
  In this project, I'm going to port the lab to \textbf{PYNQ 2.7} and \textbf{Vivado/Vitis 2020.2}.
  The experiment is done on ASUS RS500-E8-PS4 V2, with operating system
  Ubuntu 20.04.4 LTS (GNU/Linux 5.4.0-100-generic x86\_64).
\end{abstract}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\section{Matrix Multiplication Pipeline Optimization in HLS}

\input{content/Part1-a}
\input{content/Part1-b}
\input{content/Part1-c}
\input{content/Part1-d}
\input{content/Part1-e}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\section{Part 2: Fixed-Point Optimizations (30 marks)}

\begin{enumerate}
  \item the fixed-point validation accuracy reported by mnist.py after you've tweaked the SCALE factor.
  \item the design latency in cycles
  \item the overall device utilization (as Total per Resource).
  \item your measured system speedup over the fixed-point CPU implementation
  \item your measured classification accuracy on the 8k MNIST test sample
  \item how many multipliers are instantiated in your desing?
  \item report the initiation interval of the matrix multiplication loop that you pipelined
  \item given the number of multipliers in your design and input throughput via the AXI port, is the design bandwidth- or compute-limited?
\end{enumerate}

\section{Part 3: Open-ended design optimization (30 marks)}

\href{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_2/ug1399-vitis-hls.pdf}{Vitis High-Level Synthesis User Guide}


% \bibliographystyle{ACM-Reference-Format}
% \bibliography{base}

\clearpage
\appendix

\end{document}
\endinput
