{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/processing_system7_0|/axi_interconnect_0|/axi_interconnect_1|/axi_cdma_0|/axi_bram_ctrl_0|/blk_mem_gen_0|/axi_gpio_0|/blk_mem_gen_1|/rst_ps7_0_100M|/axi_bram_ctrl_1|/axi_gpio_1|",
   "PinnedPorts":"led5_b|led4_g|DDR|FIXED_IO|",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1900 -y -290 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1900 -y -310 -defaultsOSRD
preplace port led4_g -pg 1 -lvl 5 -x 1900 -y 410 -defaultsOSRD
preplace portBus led5_b -pg 1 -lvl 5 -x 1900 -y -270 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 440 -y -260 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 923 -y -610 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 923 -y -110 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 1320 -y -330 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1320 -y 10 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1740 -y -20 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1320 -y -130 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1740 -y 460 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 923 -y -350 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 1320 -y 150 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 3 -x 1320 -y -570 -defaultsOSRD
preplace inst conv_0 -pg 1 -lvl 3 -x 1320 -y 350 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 -70 -370 690 -800 1150 -220 1530
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 710 -370n
preplace netloc axi_gpio_0_gpio_io_o 1 2 3 1160 -230 1480J -270 N
preplace netloc conv_0_finish 1 3 2 1560J 320 1870J
preplace netloc blk_mem_gen_0_doutb 1 2 2 1170 -210 1550J
preplace netloc blk_mem_gen_1_doutb 1 2 2 1170 490 1550
preplace netloc conv_0_M0_addr 1 3 1 1490 -60n
preplace netloc conv_0_M1_addr 1 3 1 1490 310n
preplace netloc conv_0_M0_R_req 1 3 1 1510 20n
preplace netloc conv_0_M1_R_req 1 3 1 1480 350n
preplace netloc conv_0_M0_W_req 1 3 1 1550 60n
preplace netloc conv_0_M1_W_req 1 3 1 1460 390n
preplace netloc conv_0_M0_W_data 1 3 1 1540 -20n
preplace netloc conv_0_M1_W_data 1 3 1 1470 430n
preplace netloc rst_ps7_0_100M_peripheral_reset 1 2 2 1130J -420 1500
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 730 -770 1120
preplace netloc processing_system7_0_DDR 1 1 4 670 -790 NJ -790 NJ -790 1880
preplace netloc axi_cdma_0_M_AXI 1 1 3 720 -810 N -810 1480
preplace netloc processing_system7_0_FIXED_IO 1 1 4 680 -780 NJ -780 NJ -780 1870
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 700 -710n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 N -590
preplace netloc axi_interconnect_1_M02_AXI 1 2 1 1100 -90n
preplace netloc axi_interconnect_1_M00_AXI 1 0 3 -80 -450 N -450 1100
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1480 -100n
preplace netloc axi_interconnect_1_M01_AXI 1 2 1 1110 -110n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1170 -630n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 1140 -610n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1520 150n
levelinfo -pg 1 -100 440 923 1320 1740 1900
pagesize -pg 1 -db -bbox -sgen -100 -930 2020 1020
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"16",
   "da_ps7_cnt":"1"
}
