and r0, r0, r1, lsl 6
mvn r2, r1
rsb r3, r2, r1
add r2, r0, r3, ror 9
