$date
	Sun Oct 23 06:45:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#209037
b110 !
1"
#209038
b110 &
b110 %
1$
#209039
0"
#209042
b11 &
b11 %
#209046
b1010 &
b1010 %
#209050
b101 &
b101 %
#209054
b10000 &
b10000 %
#209058
b1000 &
b1000 %
#209062
b100 &
b100 %
#209066
b10 &
b10 %
#209070
b1 &
1#
b1 %
#209074
b0 &
b0 %
0#
0$
#1207109
b1011 !
1"
#1207110
b1011 &
b1011 %
1$
#1207111
0"
#1207114
b100010 &
b100010 %
#1207118
b10001 &
b10001 %
#1207122
b110100 &
b110100 %
#1207126
b11010 &
b11010 %
#1207130
b1101 &
b1101 %
#1207134
b101000 &
b101000 %
#1207138
b10100 &
b10100 %
#1207142
b1010 &
b1010 %
#1207146
b101 &
b101 %
#1207150
b10000 &
b10000 %
#1207154
b1000 &
b1000 %
#1207158
b100 &
b100 %
#1207162
b10 &
b10 %
#1207166
b1 &
1#
b1 %
#1207170
b0 &
b0 %
0#
0$
#2301658
b10100 &
b10100 %
1$
b10100 !
1"
#2301659
0"
#2301662
b1010 &
b1010 %
#2301666
b101 &
b101 %
#2301670
b10000 &
b10000 %
#2301674
b1000 &
b1000 %
#2301678
b100 &
b100 %
#2301682
b10 &
b10 %
#2301686
b1 &
1#
b1 %
#2301690
b0 &
b0 %
0#
0$
#4500012
