<profile>

<section name = "Vivado HLS Report for 'exact_dot_product'" level="0">
<item name = "Date">Mon Apr  9 09:45:20 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">exact_dot_product</item>
<item name = "Solution">base</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.15, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">108, 131, 108, 131, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_get_result_fu_110">get_result, 3, 26, 3, 26, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Accumulate">101, 101, 3, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 438</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 645, 722</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 135</column>
<column name="Register">-, -, 206, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_get_result_fu_110">get_result, 0, 0, 645, 722</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cr_m_cr_V_fu_203_p2">+, 0, 0, 79, 72, 72</column>
<column name="i_1_fu_123_p2">+, 0, 0, 15, 7, 1</column>
<column name="op2_assign_fu_167_p2">+, 0, 0, 15, 4, 6</column>
<column name="agg_result_V_assign_s_fu_157_p2">-, 0, 0, 29, 1, 22</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="data_in_V_V_0_load_A">and, 0, 0, 8, 1, 1</column>
<column name="data_in_V_V_0_load_B">and, 0, 0, 8, 1, 1</column>
<column name="data_out_V_V_1_load_A">and, 0, 0, 8, 1, 1</column>
<column name="data_out_V_V_1_load_B">and, 0, 0, 8, 1, 1</column>
<column name="data_in_V_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="data_out_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond_fu_117_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="result_V_fu_180_p3">select, 0, 0, 22, 1, 22</column>
<column name="r_V_1_fu_193_p2">shl, 0, 0, 187, 65, 65</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="CompleteRegister_m_c_reg_87">9, 2, 72, 144</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="data_in_V_V_0_data_out">9, 2, 16, 32</column>
<column name="data_in_V_V_0_state">15, 3, 2, 6</column>
<column name="data_in_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_V_V_1_data_out">9, 2, 16, 32</column>
<column name="data_out_V_V_1_state">15, 3, 2, 6</column>
<column name="data_out_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="i_reg_99">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CompleteRegister_m_c_reg_87">72, 0, 72, 0</column>
<column name="agg_result_V_assign_s_reg_228">12, 0, 22, 10</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_grp_get_result_fu_110_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_reg_209">1, 0, 1, 0</column>
<column name="data_in_V_V_0_payload_A">16, 0, 16, 0</column>
<column name="data_in_V_V_0_payload_B">16, 0, 16, 0</column>
<column name="data_in_V_V_0_sel_rd">1, 0, 1, 0</column>
<column name="data_in_V_V_0_sel_wr">1, 0, 1, 0</column>
<column name="data_in_V_V_0_state">2, 0, 2, 0</column>
<column name="data_out_V_V_1_payload_A">16, 0, 16, 0</column>
<column name="data_out_V_V_1_payload_B">16, 0, 16, 0</column>
<column name="data_out_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="data_out_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="data_out_V_V_1_state">2, 0, 2, 0</column>
<column name="exitcond_reg_209">1, 0, 1, 0</column>
<column name="i_reg_99">7, 0, 7, 0</column>
<column name="op2_assign_reg_233">6, 0, 6, 0</column>
<column name="r_V_cast_reg_223">10, 0, 22, 12</column>
<column name="tmp_V_2_reg_218">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, exact_dot_product, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, exact_dot_product, return value</column>
<column name="data_in_V_V_TDATA">in, 16, axis, data_in_V_V, pointer</column>
<column name="data_in_V_V_TVALID">in, 1, axis, data_in_V_V, pointer</column>
<column name="data_in_V_V_TREADY">out, 1, axis, data_in_V_V, pointer</column>
<column name="data_out_V_V_TDATA">out, 16, axis, data_out_V_V, pointer</column>
<column name="data_out_V_V_TVALID">out, 1, axis, data_out_V_V, pointer</column>
<column name="data_out_V_V_TREADY">in, 1, axis, data_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
