// Seed: 3385378731
module module_0 ();
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [id_2 : id_2  ==  -1] id_5;
  logic [7:0] id_6;
  module_0 modCall_1 ();
  assign id_5 = id_6[-1];
  wire id_7;
  ;
endmodule
module module_2 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
