Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Nov 29 18:55:19 2017
| Host         : DESKTOP-LCDQK1T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/axi_start_r_r_reg/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/cur_state_reg[0]/C (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/cur_state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/done_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                91561        0.024        0.000                      0                91123       -0.287       -2.296                       8                 36597  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
clk_fpga_0                                                 {0.000 5.000}        10.000          100.000         
  I_1                                                      {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O                                 {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out                                           {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                 {0.000 3.500}        7.000           142.857         
clk_fpga_2                                                 {0.000 2.500}        5.000           200.000         
clk_fpga_3                                                 {0.000 16.500}       33.000          30.303          
hdmi_in_clk_p                                              {0.000 4.167}        8.334           119.990         
  CLKFBIN                                                  {0.000 4.167}        8.334           119.990         
  I                                                        {0.000 0.833}        1.667           599.952         
    hdmi_in_PixelClk                                       {0.000 3.334}        8.334           119.990         
output_video                                               {0.000 3.450}        6.900           144.928         
  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk  {0.000 0.690}        1.380           724.638         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                       0.313        0.000                      0                18254        0.033        0.000                      0                18206        2.501        0.000                       0                  9254  
  I_1                                                                                                                                                                                                        0.334        0.000                       0                     3  
  mmcm_fbclk_out                                                                                                                                                                                             8.751        0.000                       0                     2  
clk_fpga_1                                                       0.246        0.000                      0                20263        0.024        0.000                      0                20263        2.250        0.000                       0                  8604  
clk_fpga_2                                                       1.035        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   163  
clk_fpga_3                                                       0.042        0.000                      0                27299        0.062        0.000                      0                27267       15.520        0.000                       0                 13853  
hdmi_in_clk_p                                                                                                                                                                                                2.167        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                                    7.085        0.000                       0                     2  
  I                                                                                                                                                                                                          0.000        0.000                       0                    15  
    hdmi_in_PixelClk                                             0.821        0.000                      0                 5529        0.033        0.000                      0                 5529        2.084        0.000                       0                  2555  
output_video                                                     0.424        0.000                      0                 4560        0.106        0.000                      0                 4560        2.470        0.000                       0                  2137  
  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk                                                                                                                                                   -0.287       -2.296                       8                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1        clk_fpga_0              5.327        0.000                      0                   80                                                                        
hdmi_in_PixelClk  clk_fpga_0              5.651        0.000                      0                   34                                                                        
output_video      clk_fpga_0              5.083        0.000                      0                   34                                                                        
clk_fpga_0        clk_fpga_1              8.516        0.000                      0                   80                                                                        
hdmi_in_PixelClk  clk_fpga_1              6.458        0.000                      0                   12                                                                        
output_video      clk_fpga_1              5.545        0.000                      0                   11                                                                        
clk_fpga_0        hdmi_in_PixelClk        7.604        0.000                      0                   42                                                                        
clk_fpga_1        hdmi_in_PixelClk        5.218        0.000                      0                   12                                                                        
clk_fpga_0        output_video            8.336        0.000                      0                   42                                                                        
clk_fpga_1        output_video            5.305        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.247        0.000                      0                 1422        0.297        0.000                      0                 1422  
**async_default**  clk_fpga_1         clk_fpga_1               2.008        0.000                      0                  860        0.346        0.000                      0                  860  
**async_default**  clk_fpga_2         clk_fpga_2               3.312        0.000                      0                    3        0.463        0.000                      0                    3  
**async_default**  clk_fpga_3         clk_fpga_3              15.962        0.000                      0                12657        0.395        0.000                      0                12657  
**async_default**  hdmi_in_PixelClk   hdmi_in_PixelClk         5.949        0.000                      0                    7        0.543        0.000                      0                    7  
**async_default**  output_video       output_video             4.087        0.000                      0                    4        0.436        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.242ns (24.957%)  route 6.741ns (75.043%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.830     9.459    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X29Y101        LUT6 (Prop_lut6_I2_O)        0.319     9.778 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0/O
                         net (fo=1, routed)           0.000     9.778    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0_n_1
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.328 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_3__0/CO[3]
                         net (fo=1, routed)           1.057    11.385    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out
    SLICE_X29Y94         LUT4 (Prop_lut4_I2_O)        0.124    11.509 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.646    12.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_19
    SLICE_X27Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.520    12.699    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.469    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.242ns (24.957%)  route 6.741ns (75.043%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.830     9.459    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X29Y101        LUT6 (Prop_lut6_I2_O)        0.319     9.778 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0/O
                         net (fo=1, routed)           0.000     9.778    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0_n_1
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.328 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_3__0/CO[3]
                         net (fo=1, routed)           1.057    11.385    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out
    SLICE_X29Y94         LUT4 (Prop_lut4_I2_O)        0.124    11.509 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.646    12.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_19
    SLICE_X27Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.520    12.699    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.469    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.242ns (24.957%)  route 6.741ns (75.043%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.830     9.459    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X29Y101        LUT6 (Prop_lut6_I2_O)        0.319     9.778 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0/O
                         net (fo=1, routed)           0.000     9.778    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_6__0_n_1
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.328 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]_i_3__0/CO[3]
                         net (fo=1, routed)           1.057    11.385    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out
    SLICE_X29Y94         LUT4 (Prop_lut4_I2_O)        0.124    11.509 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0/O
                         net (fo=4, routed)           0.646    12.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_19
    SLICE_X27Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.520    12.699    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X27Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.469    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.225ns (24.890%)  route 6.714ns (75.110%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.993     9.622    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X26Y96         LUT6 (Prop_lut6_I2_O)        0.319     9.941 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0/O
                         net (fo=1, routed)           0.000     9.941    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0_n_1
    SLICE_X26Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.474 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           1.038    11.512    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.636 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.475    12.111    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_22
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.519    12.698    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.468    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.225ns (24.890%)  route 6.714ns (75.110%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.993     9.622    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X26Y96         LUT6 (Prop_lut6_I2_O)        0.319     9.941 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0/O
                         net (fo=1, routed)           0.000     9.941    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0_n_1
    SLICE_X26Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.474 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           1.038    11.512    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.636 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.475    12.111    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_22
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.519    12.698    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.468    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.225ns (24.890%)  route 6.714ns (75.110%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.993     9.622    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X26Y96         LUT6 (Prop_lut6_I2_O)        0.319     9.941 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0/O
                         net (fo=1, routed)           0.000     9.941    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0_n_1
    SLICE_X26Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.474 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           1.038    11.512    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.636 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.475    12.111    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_22
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.519    12.698    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.468    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.225ns (24.890%)  route 6.714ns (75.110%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.993     9.622    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X26Y96         LUT6 (Prop_lut6_I2_O)        0.319     9.941 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0/O
                         net (fo=1, routed)           0.000     9.941    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_7__0_n_1
    SLICE_X26Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.474 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           1.038    11.512    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_2_out
    SLICE_X26Y93         LUT4 (Prop_lut4_I3_O)        0.124    11.636 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.475    12.111    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_22
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.519    12.698    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X27Y90         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X27Y90         FDRE (Setup_fdre_C_CE)      -0.205    12.468    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 2.242ns (25.360%)  route 6.599ns (74.640%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.932     9.561    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X27Y98         LUT6 (Prop_lut6_I2_O)        0.319     9.880 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0/O
                         net (fo=1, routed)           0.000     9.880    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0_n_1
    SLICE_X27Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.430 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_3__0/CO[3]
                         net (fo=1, routed)           0.816    11.246    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_6_out
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.370 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.643    12.013    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X31Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.524    12.703    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X31Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X31Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.473    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 2.242ns (25.360%)  route 6.599ns (74.640%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.932     9.561    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X27Y98         LUT6 (Prop_lut6_I2_O)        0.319     9.880 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0/O
                         net (fo=1, routed)           0.000     9.880    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0_n_1
    SLICE_X27Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.430 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_3__0/CO[3]
                         net (fo=1, routed)           0.816    11.246    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_6_out
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.370 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.643    12.013    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X31Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.524    12.703    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X31Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X31Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.473    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 2.242ns (25.360%)  route 6.599ns (74.640%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.878     3.172    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X29Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_fdre_C_Q)         0.456     3.628 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]/Q
                         net (fo=4, routed)           1.103     4.731    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg[3]
    SLICE_X31Y131        LUT6 (Prop_lut6_I5_O)        0.124     4.855 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0/O
                         net (fo=1, routed)           0.497     5.352    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_4__0_n_1
    SLICE_X33Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.476 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_mux_9_12[11].muxf_s3_inst_i_3__0/O
                         net (fo=42, routed)          0.887     6.363    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_valid_i_reg_1
    SLICE_X36Y136        LUT3 (Prop_lut3_I1_O)        0.124     6.487 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/gen_fpga.gen_mux_9_12[5].muxf_s3_inst_i_1__0/O
                         net (fo=1, routed)           0.722     7.208    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/hh[5]
    SLICE_X36Y133        MUXF8 (Prop_muxf8_I1_O)      0.421     7.629 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_9_12[5].muxf_s3_inst/O
                         net (fo=9, routed)           1.932     9.561    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_id_reg[95]_4
    SLICE_X27Y98         LUT6 (Prop_lut6_I2_O)        0.319     9.880 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0/O
                         net (fo=1, routed)           0.000     9.880    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_6__0_n_1
    SLICE_X27Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.430 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]_i_3__0/CO[3]
                         net (fo=1, routed)           0.816    11.246    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_6_out
    SLICE_X26Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.370 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0/O
                         net (fo=4, routed)           0.643    12.013    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X31Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.524    12.703    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X31Y91         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X31Y91         FDRE (Setup_fdre_C_CE)      -0.205    12.473    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  0.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_MEM/mem_reg[0][42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.702%)  route 0.220ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.556     0.892    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_MEM/clk
    SLICE_X32Y60         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_MEM/mem_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_MEM/mem_reg[0][42]/Q
                         net (fo=1, routed)           0.220     1.276    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.862     1.228    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     1.243    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.659     0.995    system_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X65Y110        FDRE                                         r  system_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/video/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.115     1.251    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X62Y109        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.933     1.299    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y109        SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.268     1.031    
    SLICE_X62Y109        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.214    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.327%)  route 0.227ns (61.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.636     0.972    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X48Y107        FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[3]/Q
                         net (fo=2, routed)           0.227     1.340    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[3]
    SLICE_X51Y105        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.906     1.272    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X51Y105        FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.066     1.299    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.765%)  route 0.187ns (53.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.636     0.972    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X46Y111        FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y111        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.187     1.323    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[64][26]
    SLICE_X52Y110        FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.904     1.270    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X52Y110        FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X52Y110        FDRE (Hold_fdre_C_D)         0.047     1.278    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.550%)  route 0.245ns (63.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.638     0.974    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y147        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y147        FDPE (Prop_fdpe_C_Q)         0.141     1.115 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.245     1.360    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_asreg
    SLICE_X53Y147        FDRE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.907     1.273    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X53Y147        FDRE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y147        FDRE (Hold_fdre_C_D)         0.075     1.309    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.350%)  route 0.228ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.548     0.884    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/clk
    SLICE_X34Y78         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.148     1.032 r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/Y_reg[2]/Q
                         net (fo=1, routed)           0.228     1.260    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X2Y15         RAMB36E1                                     r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.852     1.218    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y15         RAMB36E1                                     r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.954    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.197    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.648%)  route 0.177ns (41.352%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.636     0.972    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X49Y140        FDRE                                         r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y140        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=19, routed)          0.177     1.290    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/sel_first
    SLICE_X51Y140        LUT5 (Prop_lut5_I3_O)        0.045     1.335 r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9/O
                         net (fo=1, routed)           0.000     1.335    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9_n_1
    SLICE_X51Y140        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.400 r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.400    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[1]
    SLICE_X51Y140        FDRE                                         r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.905     1.271    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X51Y140        FDRE                                         r  system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y140        FDRE (Hold_fdre_C_D)         0.105     1.337    system_i/processing_system7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.814%)  route 0.211ns (50.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.625     0.961    system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X50Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.211     1.336    system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_1_[39]
    SLICE_X45Y129        LUT3 (Prop_lut3_I2_O)        0.045     1.381 r  system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.381    system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[39]_i_1__0_n_1
    SLICE_X45Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.899     1.265    system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X45Y129        FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X45Y129        FDRE (Hold_fdre_C_D)         0.091     1.317    system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.291%)  route 0.229ns (60.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.548     0.884    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/clk
    SLICE_X34Y78         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.148     1.032 r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/Y_reg[4]/Q
                         net (fo=1, routed)           0.229     1.260    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X2Y15         RAMB36E1                                     r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.852     1.218    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y15         RAMB36E1                                     r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism             -0.264     0.954    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.196    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.hw_intr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.462%)  route 0.263ns (58.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.624     0.960    system_i/system_interrupts/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X53Y122        FDRE                                         r  system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=1, routed)           0.263     1.364    system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg_n_1_[1]
    SLICE_X46Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.409 r  system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.hw_intr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.409    system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.hw_intr[1]_i_1_n_1
    SLICE_X46Y125        FDRE                                         r  system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.hw_intr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.894     1.260    system_i/system_interrupts/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X46Y125        FDRE                                         r  system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.hw_intr_reg[1]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X46Y125        FDRE (Hold_fdre_C_D)         0.121     1.342    system_i/system_interrupts/U0/INTC_CORE_I/INTR_DETECT_GEN[1].LVL_DETECT_GEN.hw_intr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_uv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_uv/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15     system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_y/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y111   system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y111   system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y111   system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y111   system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y111   system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y111   system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y146    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y146    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y146    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y146    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y146    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y146    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I_1
  To Clock:  I_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X1Y9       system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X1Y9        system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 3.017ns (45.076%)  route 3.676ns (54.924%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 9.702 - 7.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.699     2.993    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X29Y56         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2]/Q
                         net (fo=4, routed)           0.833     4.282    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_max_first_increment_reg[2]
    SLICE_X30Y56         LUT3 (Prop_lut3_I2_O)        0.124     4.406 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.406    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_10
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.939 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.939    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_1
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.056 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.036     6.092    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X31Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.216 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.216    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_1
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.766 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.766    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_1
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.880    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_1
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.994    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_1
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.328 f  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=2, routed)           0.675     8.003    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.303     8.306 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.591     8.898    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5_n_1
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.022 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.541     9.562    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2_n_1
    SLICE_X30Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.686 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.686    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_1
    SLICE_X30Y60         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.523     9.702    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X30Y60         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.264     9.966    
                         clock uncertainty           -0.111     9.855    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)        0.077     9.932    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.093ns (34.324%)  route 4.005ns (65.676%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.807     7.689    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.116     7.805 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.499     8.304    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_151_out__2
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.328     8.632 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.580     9.212    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.093ns (34.324%)  route 4.005ns (65.676%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.807     7.689    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.116     7.805 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.499     8.304    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_151_out__2
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.328     8.632 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.580     9.212    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.093ns (34.324%)  route 4.005ns (65.676%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.807     7.689    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.116     7.805 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.499     8.304    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_151_out__2
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.328     8.632 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.580     9.212    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 2.093ns (34.324%)  route 4.005ns (65.676%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.807     7.689    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.116     7.805 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_3/O
                         net (fo=9, routed)           0.499     8.304    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_151_out__2
    SLICE_X16Y44         LUT4 (Prop_lut4_I0_O)        0.328     8.632 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1/O
                         net (fo=8, routed)           0.580     9.212    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y44         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y44         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.102ns (32.335%)  route 4.399ns (67.666%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 9.657 - 7.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.650     2.944    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X46Y58         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=10, routed)          0.913     4.335    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X42Y55         LUT4 (Prop_lut4_I3_O)        0.301     4.636 f  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_5/O
                         net (fo=1, routed)           0.162     4.798    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_5_n_1
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.922 f  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]_i_3/O
                         net (fo=23, routed)          0.781     5.703    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_addr_aligned__5
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124     5.827 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_3/O
                         net (fo=1, routed)           0.612     6.439    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_3_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.946 f  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=2, routed)           0.861     7.807    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X41Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.931 f  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_2/O
                         net (fo=13, routed)          0.610     8.541    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.116     8.657 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_2/O
                         net (fo=2, routed)           0.460     9.117    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_pop_input_cmd_i_2_n_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I2_O)        0.328     9.445 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.445    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_ns[2]
    SLICE_X43Y58         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.478     9.657    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y58         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]/C
                         clock pessimism              0.229     9.886    
                         clock uncertainty           -0.111     9.775    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)        0.031     9.806    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.897ns (31.333%)  route 4.157ns (68.667%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.818     7.700    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.640     8.464    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out__2
    SLICE_X16Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.588 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.580     9.169    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.897ns (31.333%)  route 4.157ns (68.667%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.818     7.700    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.640     8.464    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out__2
    SLICE_X16Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.588 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.580     9.169    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.897ns (31.333%)  route 4.157ns (68.667%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.818     7.700    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.640     8.464    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out__2
    SLICE_X16Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.588 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.580     9.169    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.897ns (31.333%)  route 4.157ns (68.667%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 9.759 - 7.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.820     3.114    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.397     5.789    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.124     5.913 r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.316     6.229    system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.353 r  system_i/video/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=15, routed)          0.406     6.758    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.882 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_3/O
                         net (fo=16, routed)          0.818     7.700    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.124     7.824 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.640     8.464    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_31_out__2
    SLICE_X16Y43         LUT4 (Prop_lut4_I0_O)        0.124     8.588 r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.580     9.169    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.580     9.759    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X17Y43         FDRE                                         r  system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/C
                         clock pessimism              0.115     9.874    
                         clock uncertainty           -0.111     9.764    
    SLICE_X17Y43         FDRE (Setup_fdre_C_CE)      -0.205     9.559    system_i/video/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  0.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.825%)  route 0.213ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.550     0.886    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X48Y66         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]/Q
                         net (fo=2, routed)           0.213     1.240    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15][13]
    SLICE_X53Y65         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.814     1.180    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X53Y65         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[13]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.071     1.216    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.552     0.888    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y55         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.214     1.266    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[23]
    SLICE_X47Y55         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.824     1.190    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y55         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.078     1.233    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.540%)  route 0.177ns (54.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.552     0.888    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y56         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.177     1.213    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[21]
    SLICE_X47Y55         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.824     1.190    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y55         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y55         FDRE (Hold_fdre_C_D)         0.023     1.178    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.407%)  route 0.226ns (61.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.547     0.883    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X51Y66         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/introut_reg/Q
                         net (fo=1, routed)           0.226     1.250    system_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/s2mm_ip2axi_introut
    SLICE_X49Y71         FDRE                                         r  system_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.812     1.178    system_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/m_axi_s2mm_aclk
    SLICE_X49Y71         FDRE                                         r  system_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.070     1.213    system_i/video/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/color_convert/inst/bias_c1_V_0_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/color_convert/inst/ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter4_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.688     1.024    system_i/video/hdmi_out/color_convert/inst/ap_clk
    SLICE_X103Y138       FDRE                                         r  system_i/video/hdmi_out/color_convert/inst/bias_c1_V_0_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y138       FDRE (Prop_fdre_C_Q)         0.141     1.165 r  system_i/video/hdmi_out/color_convert/inst/bias_c1_V_0_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.117     1.282    system_i/video/hdmi_out/color_convert/inst/bias_c1_V_0_data_reg[7]
    SLICE_X104Y138       SRL16E                                       r  system_i/video/hdmi_out/color_convert/inst/ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter4_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.963     1.329    system_i/video/hdmi_out/color_convert/inst/ap_clk
    SLICE_X104Y138       SRL16E                                       r  system_i/video/hdmi_out/color_convert/inst/ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter4_reg[7]_srl4/CLK
                         clock pessimism             -0.268     1.061    
    SLICE_X104Y138       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.244    system_i/video/hdmi_out/color_convert/inst/ap_reg_ppstg_bias_c1_V_read_reg_934_pp0_iter4_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.299ns (67.768%)  route 0.142ns (32.232%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.553     0.889    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X48Y60         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[0]/Q
                         net (fo=3, routed)           0.142     1.172    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg__0__0[0]
    SLICE_X50Y60         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.330 r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.330    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[4]_i_1__0_n_8
    SLICE_X50Y60         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.818     1.184    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X50Y60         FDRE                                         r  system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.134     1.283    system_i/video/axi_vdma/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.556     0.892    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y54         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[5]/Q
                         net (fo=2, routed)           0.127     1.160    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_eop_reg_reg[5]
    SLICE_X46Y54         SRL16E                                       r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.824     1.190    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y54         SRL16E                                       r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X46Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.563     0.899    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y48         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.150    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y47         SRL16E                                       r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.830     1.196    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y47         SRL16E                                       r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.915    
    SLICE_X38Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.098    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.252ns (55.420%)  route 0.203ns (44.580%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.552     0.888    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y53         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.203     1.231    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[1]
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.276 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_6/O
                         net (fo=1, routed)           0.000     1.276    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_6_n_1
    SLICE_X46Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.342 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.342    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2_n_7
    SLICE_X46Y50         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.825     1.191    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X46Y50         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.290    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.849%)  route 0.210ns (56.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.552     0.888    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y55         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/Q
                         net (fo=1, routed)           0.210     1.262    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[25]
    SLICE_X48Y54         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.824     1.190    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y54         FDRE                                         r  system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.046     1.201    system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X4Y44    system_i/video/hdmi_in/color_convert/inst/p_Val2_2_reg_1021_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X3Y54    system_i/video/hdmi_out/color_convert/inst/p_Val2_19_reg_1031_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X4Y54    system_i/video/hdmi_out/color_convert/inst/p_Val2_2_reg_1021_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X4Y49    system_i/video/hdmi_in/color_convert/inst/p_Val2_11_reg_1026_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X4Y51    system_i/video/hdmi_in/color_convert/inst/p_Val2_19_reg_1031_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.000       3.116      DSP48_X4Y56    system_i/video/hdmi_out/color_convert/inst/p_Val2_11_reg_1026_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB18_X1Y14   system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB18_X1Y14   system_i/video/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X4Y16   system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB36_X4Y15   system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y145  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y145  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y145  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y145  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y134  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y134  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y134  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y134  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y134  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X82Y134  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y135  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y136  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X66Y136  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.907ns (24.557%)  route 2.786ns (75.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     6.843    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X111Y110       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.907ns (24.557%)  route 2.786ns (75.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     6.843    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X111Y110       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.907ns (24.557%)  route 2.786ns (75.443%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.593     6.843    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X111Y110       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.907ns (25.230%)  route 2.688ns (74.770%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.495     6.745    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X111Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X111Y109       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.123ns (29.194%)  route 2.724ns (70.806%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         2.055     3.349    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.518     3.867 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=19, routed)          1.078     4.945    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X111Y111       LUT2 (Prop_lut2_I0_O)        0.154     5.099 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_6/O
                         net (fo=10, routed)          1.036     6.135    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_6_n_1
    SLICE_X111Y109       LUT6 (Prop_lut6_I5_O)        0.327     6.462 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_2/O
                         net (fo=1, routed)           0.610     7.072    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_2_n_1
    SLICE_X112Y109       LUT6 (Prop_lut6_I0_O)        0.124     7.196 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.196    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_1
    SLICE_X112Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.312     8.349    
                         clock uncertainty           -0.083     8.266    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.081     8.347    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -7.196    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.907ns (26.253%)  route 2.548ns (73.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.355     6.605    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X110Y109       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.907ns (26.253%)  route 2.548ns (73.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.355     6.605    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X110Y109       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.907ns (26.253%)  route 2.548ns (73.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.355     6.605    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X110Y109       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.907ns (26.253%)  route 2.548ns (73.747%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.119     5.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=14, routed)          0.636     5.918    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.332     6.250 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.355     6.605    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_1
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X110Y109       FDRE (Setup_fdre_C_CE)      -0.205     7.878    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          7.878    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.303%)  route 2.885ns (77.697%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.856     3.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X113Y82        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=10, routed)          1.557     5.163    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_0_in_0[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I0_O)        0.124     5.287 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=3, routed)           0.445     5.732    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X112Y108       LUT6 (Prop_lut6_I1_O)        0.124     5.856 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.883     6.739    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X112Y109       LUT6 (Prop_lut6_I3_O)        0.124     6.863 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.863    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_1
    SLICE_X112Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.858     8.037    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y109       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.129     8.166    
                         clock uncertainty           -0.083     8.083    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.079     8.162    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  1.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.635     0.971    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y59        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.167    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y59        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.907     1.273    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y59        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.302     0.971    
    SLICE_X113Y59        FDRE (Hold_fdre_C_D)         0.075     1.046    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.624     0.960    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.141     1.101 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.156    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y76        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.893     1.259    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.960    
    SLICE_X113Y76        FDPE (Hold_fdpe_C_D)         0.075     1.035    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.715     1.051    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X109Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/Q
                         net (fo=5, routed)           0.109     1.301    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[6][1]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.045     1.346 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000     1.346    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_10
    SLICE_X108Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.989     1.355    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X108Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
                         clock pessimism             -0.291     1.064    
    SLICE_X108Y110       FDRE (Hold_fdre_C_D)         0.120     1.184    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.152%)  route 0.113ns (37.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.717     1.053    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X110Y108       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141     1.194 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[6]/Q
                         net (fo=1, routed)           0.113     1.307    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[6]
    SLICE_X111Y110       LUT6 (Prop_lut6_I0_O)        0.045     1.352 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.352    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_1_in[6]
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.992     1.358    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y110       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.290     1.068    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092     1.160    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.075%)  route 0.164ns (46.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.716     1.052    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y111       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.164     1.357    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[0]
    SLICE_X112Y111       LUT6 (Prop_lut6_I2_O)        0.045     1.402 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.402    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1_n_1
    SLICE_X112Y111       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.992     1.358    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y111       FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                         clock pessimism             -0.290     1.068    
    SLICE_X112Y111       FDRE (Hold_fdre_C_D)         0.120     1.188    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.623     0.959    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.128     1.087 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.084     1.170    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X113Y75        LUT2 (Prop_lut2_I1_O)        0.099     1.269 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000     1.269    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_2
    SLICE_X113Y75        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.892     1.258    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.299     0.959    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.092     1.051    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.624     0.960    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.141     1.101 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.136     1.237    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.282    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_1
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.893     1.259    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.299     0.960    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.092     1.052    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.626     0.962    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X113Y78        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.128     1.090 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.101     1.190    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_0
    SLICE_X113Y78        LUT6 (Prop_lut6_I0_O)        0.098     1.288 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.288    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_1
    SLICE_X113Y78        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.896     1.262    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X113Y78        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.300     0.962    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.091     1.053    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.627     0.963    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y79        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.274    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X112Y79        FDCE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.897     1.263    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y79        FDCE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.287     0.976    
    SLICE_X112Y79        FDCE (Hold_fdce_C_D)         0.059     1.035    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.623     0.959    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X112Y75        FDSE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDSE (Prop_fdse_C_Q)         0.164     1.123 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.136     1.259    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X113Y75        LUT6 (Prop_lut6_I3_O)        0.045     1.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000     1.304    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_1
    SLICE_X113Y75        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.892     1.258    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X113Y75        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.286     0.972    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.091     1.063    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X109Y67    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y63    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y65    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X111Y108   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y108   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X112Y79    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X113Y79    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X109Y67    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y65    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X108Y66    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[31][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        32.328ns  (logic 6.923ns (21.415%)  route 25.405ns (78.585%))
  Logic Levels:           33  (CARRY4=3 LUT3=2 LUT4=6 LUT5=10 LUT6=12)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 35.820 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.696    21.291    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_63
    SLICE_X107Y56        LUT6 (Prop_lut6_I2_O)        0.124    21.415 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_47/O
                         net (fo=4, routed)           0.826    22.241    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0]_40
    SLICE_X106Y58        LUT5 (Prop_lut5_I1_O)        0.152    22.393 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32/O
                         net (fo=4, routed)           0.814    23.208    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32_n_1
    SLICE_X103Y58        LUT5 (Prop_lut5_I4_O)        0.332    23.540 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][7]_i_490/O
                         net (fo=3, routed)           0.674    24.213    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_19
    SLICE_X102Y58        LUT4 (Prop_lut4_I3_O)        0.124    24.337 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_128/O
                         net (fo=1, routed)           0.457    24.795    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_40
    SLICE_X99Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.919 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][6]_i_80/O
                         net (fo=7, routed)           1.083    26.001    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[20]
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.125 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35/O
                         net (fo=4, routed)           0.678    26.803    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35_n_1
    SLICE_X96Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.927 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[0][7]_i_306/O
                         net (fo=2, routed)           0.796    27.724    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_15
    SLICE_X96Y64         LUT3 (Prop_lut3_I0_O)        0.150    27.874 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_189/O
                         net (fo=2, routed)           0.753    28.627    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/codebit21[53]
    SLICE_X96Y67         LUT6 (Prop_lut6_I0_O)        0.328    28.955 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118/O
                         net (fo=1, routed)           0.551    29.506    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118_n_1
    SLICE_X95Y68         LUT5 (Prop_lut5_I0_O)        0.124    29.630 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_63/O
                         net (fo=6, routed)           0.958    30.588    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/data8__0[46]
    SLICE_X93Y72         LUT4 (Prop_lut4_I3_O)        0.124    30.712 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[74][2]_i_7/O
                         net (fo=1, routed)           0.798    31.509    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[74][2]_i_7_n_1
    SLICE_X92Y74         LUT5 (Prop_lut5_I0_O)        0.124    31.633 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[74][2]_i_4/O
                         net (fo=129, routed)         2.080    33.714    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[34]
    SLICE_X52Y99         LUT6 (Prop_lut6_I0_O)        0.124    33.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[31][2]_i_5/O
                         net (fo=1, routed)           0.564    34.402    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_cnt_w_reg[0]_rep__1_42
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.526 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[31][2]_i_3/O
                         net (fo=1, routed)           0.776    35.302    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[31][2]_i_3_n_1
    SLICE_X51Y102        LUT5 (Prop_lut5_I3_O)        0.124    35.426 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[31][2]_i_1/O
                         net (fo=1, routed)           0.000    35.426    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[5]_rep__0_7[2]
    SLICE_X51Y102        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.641    35.820    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X51Y102        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[31][2]/C
                         clock pessimism              0.115    35.935    
                         clock uncertainty           -0.496    35.439    
    SLICE_X51Y102        FDCE (Setup_fdce_C_D)        0.029    35.468    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[31][2]
  -------------------------------------------------------------------
                         required time                         35.468    
                         arrival time                         -35.426    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[34][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        31.994ns  (logic 7.035ns (21.989%)  route 24.959ns (78.011%))
  Logic Levels:           32  (CARRY4=3 LUT3=2 LUT4=7 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 35.657 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.696    21.291    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_63
    SLICE_X107Y56        LUT6 (Prop_lut6_I2_O)        0.124    21.415 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_47/O
                         net (fo=4, routed)           0.826    22.241    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0]_40
    SLICE_X106Y58        LUT5 (Prop_lut5_I1_O)        0.152    22.393 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32/O
                         net (fo=4, routed)           0.814    23.208    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32_n_1
    SLICE_X103Y58        LUT5 (Prop_lut5_I4_O)        0.332    23.540 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][7]_i_490/O
                         net (fo=3, routed)           0.674    24.213    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_19
    SLICE_X102Y58        LUT4 (Prop_lut4_I3_O)        0.124    24.337 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_128/O
                         net (fo=1, routed)           0.457    24.795    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_40
    SLICE_X99Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.919 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][6]_i_80/O
                         net (fo=7, routed)           1.083    26.001    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[20]
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.125 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35/O
                         net (fo=4, routed)           0.678    26.803    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35_n_1
    SLICE_X96Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.927 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[0][7]_i_306/O
                         net (fo=2, routed)           0.796    27.724    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_15
    SLICE_X96Y64         LUT3 (Prop_lut3_I0_O)        0.150    27.874 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_189/O
                         net (fo=2, routed)           0.753    28.627    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/codebit21[53]
    SLICE_X96Y67         LUT6 (Prop_lut6_I0_O)        0.328    28.955 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118/O
                         net (fo=1, routed)           0.551    29.506    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118_n_1
    SLICE_X95Y68         LUT5 (Prop_lut5_I0_O)        0.124    29.630 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_63/O
                         net (fo=6, routed)           0.958    30.588    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/data8__0[46]
    SLICE_X93Y72         LUT4 (Prop_lut4_I1_O)        0.152    30.740 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_6/O
                         net (fo=1, routed)           0.647    31.387    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_6_n_1
    SLICE_X93Y74         LUT5 (Prop_lut5_I0_O)        0.332    31.719 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_2/O
                         net (fo=129, routed)         2.091    33.810    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r_reg[117][2]
    SLICE_X55Y95         LUT6 (Prop_lut6_I5_O)        0.124    33.934 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[34][2]_i_3/O
                         net (fo=1, routed)           1.034    34.968    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[34][2]_i_3_n_1
    SLICE_X48Y97         LUT4 (Prop_lut4_I1_O)        0.124    35.092 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[34][2]_i_1/O
                         net (fo=1, routed)           0.000    35.092    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[2]_rep__2_12[2]
    SLICE_X48Y97         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[34][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.478    35.657    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X48Y97         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[34][2]/C
                         clock pessimism              0.115    35.772    
                         clock uncertainty           -0.496    35.275    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.031    35.306    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[34][2]
  -------------------------------------------------------------------
                         required time                         35.306    
                         arrival time                         -35.092    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[33][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        32.083ns  (logic 7.035ns (21.927%)  route 25.048ns (78.073%))
  Logic Levels:           32  (CARRY4=3 LUT3=2 LUT4=7 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 35.831 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.696    21.291    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_63
    SLICE_X107Y56        LUT6 (Prop_lut6_I2_O)        0.124    21.415 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_47/O
                         net (fo=4, routed)           0.826    22.241    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0]_40
    SLICE_X106Y58        LUT5 (Prop_lut5_I1_O)        0.152    22.393 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32/O
                         net (fo=4, routed)           0.814    23.208    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32_n_1
    SLICE_X103Y58        LUT5 (Prop_lut5_I4_O)        0.332    23.540 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][7]_i_490/O
                         net (fo=3, routed)           0.674    24.213    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_19
    SLICE_X102Y58        LUT4 (Prop_lut4_I3_O)        0.124    24.337 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_128/O
                         net (fo=1, routed)           0.457    24.795    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_40
    SLICE_X99Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.919 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][6]_i_80/O
                         net (fo=7, routed)           1.083    26.001    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[20]
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.125 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35/O
                         net (fo=4, routed)           0.678    26.803    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35_n_1
    SLICE_X96Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.927 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[0][7]_i_306/O
                         net (fo=2, routed)           0.796    27.724    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_15
    SLICE_X96Y64         LUT3 (Prop_lut3_I0_O)        0.150    27.874 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_189/O
                         net (fo=2, routed)           0.753    28.627    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/codebit21[53]
    SLICE_X96Y67         LUT6 (Prop_lut6_I0_O)        0.328    28.955 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118/O
                         net (fo=1, routed)           0.551    29.506    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118_n_1
    SLICE_X95Y68         LUT5 (Prop_lut5_I0_O)        0.124    29.630 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_63/O
                         net (fo=6, routed)           0.958    30.588    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/data8__0[46]
    SLICE_X93Y72         LUT4 (Prop_lut4_I1_O)        0.152    30.740 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_6/O
                         net (fo=1, routed)           0.647    31.387    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_6_n_1
    SLICE_X93Y74         LUT5 (Prop_lut5_I0_O)        0.332    31.719 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_2/O
                         net (fo=129, routed)         2.567    34.286    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r_reg[117][2]
    SLICE_X47Y100        LUT6 (Prop_lut6_I5_O)        0.124    34.410 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[33][2]_i_3/O
                         net (fo=1, routed)           0.647    35.057    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[33][2]_i_3_n_1
    SLICE_X49Y101        LUT4 (Prop_lut4_I1_O)        0.124    35.181 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[33][2]_i_1/O
                         net (fo=1, routed)           0.000    35.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[1]_rep__0_17[2]
    SLICE_X49Y101        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[33][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.652    35.831    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X49Y101        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[33][2]/C
                         clock pessimism              0.115    35.946    
                         clock uncertainty           -0.496    35.450    
    SLICE_X49Y101        FDCE (Setup_fdce_C_D)        0.031    35.481    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[33][2]
  -------------------------------------------------------------------
                         required time                         35.481    
                         arrival time                         -35.181    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        32.136ns  (logic 6.973ns (21.699%)  route 25.163ns (78.301%))
  Logic Levels:           34  (CARRY4=3 LUT3=3 LUT4=4 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 35.893 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.667    21.262    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_6
    SLICE_X105Y56        LUT6 (Prop_lut6_I4_O)        0.124    21.386 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][1]_i_42/O
                         net (fo=4, routed)           0.603    21.989    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_70
    SLICE_X104Y57        LUT5 (Prop_lut5_I4_O)        0.124    22.113 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_530/O
                         net (fo=4, routed)           0.597    22.710    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[81][7]_1
    SLICE_X104Y58        LUT5 (Prop_lut5_I0_O)        0.124    22.834 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_429/O
                         net (fo=3, routed)           0.332    23.165    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_429_n_1
    SLICE_X102Y58        LUT5 (Prop_lut5_I4_O)        0.124    23.289 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_287/O
                         net (fo=5, routed)           0.601    23.890    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[102][7]_1
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.118    24.008 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[13][7]_i_41/O
                         net (fo=1, routed)           0.789    24.797    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_26
    SLICE_X94Y59         LUT6 (Prop_lut6_I3_O)        0.326    25.123 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[13][7]_i_27/O
                         net (fo=8, routed)           0.633    25.756    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[33]
    SLICE_X95Y60         LUT5 (Prop_lut5_I0_O)        0.118    25.874 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][7]_i_154/O
                         net (fo=3, routed)           1.010    26.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r_reg[119][0]_0
    SLICE_X93Y62         LUT6 (Prop_lut6_I5_O)        0.326    27.209 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][7]_i_135/O
                         net (fo=2, routed)           0.445    27.654    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_14
    SLICE_X93Y62         LUT3 (Prop_lut3_I2_O)        0.124    27.778 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_89/O
                         net (fo=2, routed)           0.836    28.614    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/p_1_in[73]
    SLICE_X88Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.738 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_46/O
                         net (fo=1, routed)           0.417    29.156    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_46_n_1
    SLICE_X88Y62         LUT6 (Prop_lut6_I0_O)        0.124    29.280 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_21/O
                         net (fo=7, routed)           1.212    30.492    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/data8__0[73]
    SLICE_X88Y72         LUT6 (Prop_lut6_I5_O)        0.124    30.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[85][5]_i_10/O
                         net (fo=5, routed)           0.699    31.314    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/enc_state_reg[0]_24
    SLICE_X89Y76         LUT5 (Prop_lut5_I2_O)        0.124    31.438 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[119][1]_i_2/O
                         net (fo=156, routed)         2.222    33.660    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[57]
    SLICE_X58Y106        LUT5 (Prop_lut5_I0_O)        0.124    33.784 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[30][1]_i_6/O
                         net (fo=1, routed)           0.652    34.436    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[30][1]_i_6_n_1
    SLICE_X60Y106        LUT6 (Prop_lut6_I3_O)        0.124    34.560 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[30][1]_i_2/O
                         net (fo=1, routed)           0.549    35.110    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_cnt_w_reg[5]_rep__0_1
    SLICE_X63Y106        LUT6 (Prop_lut6_I2_O)        0.124    35.234 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[30][1]_i_1/O
                         net (fo=1, routed)           0.000    35.234    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[0]_rep__1_14[1]
    SLICE_X63Y106        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.714    35.893    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X63Y106        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][1]/C
                         clock pessimism              0.115    36.008    
                         clock uncertainty           -0.496    35.512    
    SLICE_X63Y106        FDCE (Setup_fdce_C_D)        0.031    35.543    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][1]
  -------------------------------------------------------------------
                         required time                         35.543    
                         arrival time                         -35.234    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[32][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        31.860ns  (logic 6.973ns (21.887%)  route 24.887ns (78.113%))
  Logic Levels:           34  (CARRY4=3 LUT2=1 LUT3=2 LUT4=4 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 35.655 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.667    21.262    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_6
    SLICE_X105Y56        LUT6 (Prop_lut6_I4_O)        0.124    21.386 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][1]_i_42/O
                         net (fo=4, routed)           0.603    21.989    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_70
    SLICE_X104Y57        LUT5 (Prop_lut5_I4_O)        0.124    22.113 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_530/O
                         net (fo=4, routed)           0.597    22.710    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[81][7]_1
    SLICE_X104Y58        LUT5 (Prop_lut5_I0_O)        0.124    22.834 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_429/O
                         net (fo=3, routed)           0.332    23.165    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_429_n_1
    SLICE_X102Y58        LUT5 (Prop_lut5_I4_O)        0.124    23.289 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_287/O
                         net (fo=5, routed)           0.601    23.890    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[102][7]_1
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.118    24.008 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[13][7]_i_41/O
                         net (fo=1, routed)           0.789    24.797    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_26
    SLICE_X94Y59         LUT6 (Prop_lut6_I3_O)        0.326    25.123 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[13][7]_i_27/O
                         net (fo=8, routed)           0.842    25.965    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[33]
    SLICE_X94Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.089 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][7]_i_150/O
                         net (fo=3, routed)           0.740    26.829    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_39
    SLICE_X92Y62         LUT2 (Prop_lut2_I1_O)        0.116    26.945 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_103/O
                         net (fo=2, routed)           0.746    27.691    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_103_n_1
    SLICE_X94Y63         LUT5 (Prop_lut5_I3_O)        0.328    28.019 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_56/O
                         net (fo=2, routed)           0.574    28.593    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/p_1_in[68]
    SLICE_X94Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.717 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_26/O
                         net (fo=1, routed)           0.851    29.568    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_26_n_1
    SLICE_X92Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.692 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][7]_i_16/O
                         net (fo=6, routed)           0.904    30.596    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/data8__0[68]
    SLICE_X88Y72         LUT6 (Prop_lut6_I3_O)        0.124    30.720 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[85][5]_i_9/O
                         net (fo=5, routed)           0.586    31.306    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/enc_state_reg[0]_28
    SLICE_X87Y74         LUT5 (Prop_lut5_I4_O)        0.124    31.430 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[32][1]_i_8/O
                         net (fo=97, routed)          1.873    33.303    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[49]
    SLICE_X51Y91         LUT5 (Prop_lut5_I4_O)        0.124    33.427 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[32][1]_i_6/O
                         net (fo=1, routed)           0.622    34.049    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[32][1]_i_6_n_1
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124    34.173 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[32][1]_i_2/O
                         net (fo=1, routed)           0.660    34.834    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[32][1]_i_2_n_1
    SLICE_X48Y92         LUT6 (Prop_lut6_I2_O)        0.124    34.958 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[32][1]_i_1/O
                         net (fo=1, routed)           0.000    34.958    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[32][1]_i_1_n_1
    SLICE_X48Y92         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[32][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.476    35.655    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X48Y92         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[32][1]/C
                         clock pessimism              0.115    35.770    
                         clock uncertainty           -0.496    35.273    
    SLICE_X48Y92         FDCE (Setup_fdce_C_D)        0.029    35.302    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[32][1]
  -------------------------------------------------------------------
                         required time                         35.302    
                         arrival time                         -34.958    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        32.028ns  (logic 6.693ns (20.897%)  route 25.335ns (79.103%))
  Logic Levels:           33  (CARRY4=3 LUT3=3 LUT4=5 LUT5=7 LUT6=15)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 35.781 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.696    21.291    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_63
    SLICE_X107Y56        LUT6 (Prop_lut6_I2_O)        0.124    21.415 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_47/O
                         net (fo=4, routed)           0.826    22.241    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0]_40
    SLICE_X106Y58        LUT5 (Prop_lut5_I1_O)        0.152    22.393 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32/O
                         net (fo=4, routed)           0.814    23.208    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32_n_1
    SLICE_X103Y58        LUT5 (Prop_lut5_I4_O)        0.332    23.540 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][7]_i_490/O
                         net (fo=3, routed)           0.674    24.213    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_19
    SLICE_X102Y58        LUT4 (Prop_lut4_I3_O)        0.124    24.337 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_128/O
                         net (fo=1, routed)           0.457    24.795    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_40
    SLICE_X99Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.919 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][6]_i_80/O
                         net (fo=7, routed)           1.083    26.001    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[20]
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.125 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35/O
                         net (fo=4, routed)           0.656    26.781    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35_n_1
    SLICE_X95Y62         LUT6 (Prop_lut6_I0_O)        0.124    26.905 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_22/O
                         net (fo=2, routed)           0.573    27.478    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_20
    SLICE_X96Y64         LUT3 (Prop_lut3_I2_O)        0.124    27.602 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_14/O
                         net (fo=2, routed)           0.738    28.341    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/p_1_in[74]
    SLICE_X89Y65         LUT6 (Prop_lut6_I3_O)        0.124    28.465 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_11/O
                         net (fo=1, routed)           0.689    29.154    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_11_n_1
    SLICE_X89Y69         LUT6 (Prop_lut6_I2_O)        0.124    29.278 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_7/O
                         net (fo=10, routed)          0.828    30.106    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/data8__0[74]
    SLICE_X81Y71         LUT3 (Prop_lut3_I0_O)        0.124    30.230 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[102][5]_i_8/O
                         net (fo=3, routed)           0.874    31.104    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/enc_state_reg[0]_21
    SLICE_X67Y73         LUT6 (Prop_lut6_I2_O)        0.124    31.228 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][5]_i_14/O
                         net (fo=94, routed)          1.697    32.925    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[61]
    SLICE_X91Y88         LUT6 (Prop_lut6_I0_O)        0.124    33.049 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[10][5]_i_10/O
                         net (fo=1, routed)           0.839    33.888    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[10][5]_i_10_n_1
    SLICE_X83Y87         LUT6 (Prop_lut6_I3_O)        0.124    34.012 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[10][5]_i_3/O
                         net (fo=1, routed)           0.990    35.002    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[10][5]_i_3_n_1
    SLICE_X92Y87         LUT6 (Prop_lut6_I1_O)        0.124    35.126 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[10][5]_i_1/O
                         net (fo=1, routed)           0.000    35.126    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[10][5]_i_1_n_1
    SLICE_X92Y87         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.602    35.781    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X92Y87         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[10][5]/C
                         clock pessimism              0.115    35.896    
                         clock uncertainty           -0.496    35.399    
    SLICE_X92Y87         FDCE (Setup_fdce_C_D)        0.077    35.476    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[10][5]
  -------------------------------------------------------------------
                         required time                         35.476    
                         arrival time                         -35.126    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[45][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        31.833ns  (logic 6.980ns (21.927%)  route 24.853ns (78.073%))
  Logic Levels:           32  (CARRY4=3 LUT2=1 LUT3=1 LUT4=7 LUT5=7 LUT6=13)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 35.649 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.496    20.066    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X105Y55        LUT4 (Prop_lut4_I3_O)        0.295    20.361 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][1]_i_51/O
                         net (fo=8, routed)           0.737    21.099    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_0
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.332    21.431 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][7]_i_542/O
                         net (fo=3, routed)           0.711    22.141    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_5
    SLICE_X105Y57        LUT6 (Prop_lut6_I3_O)        0.124    22.265 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][4]_i_50/O
                         net (fo=5, routed)           0.741    23.007    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_47
    SLICE_X105Y58        LUT5 (Prop_lut5_I2_O)        0.124    23.131 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_451/O
                         net (fo=2, routed)           0.560    23.690    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_451_n_1
    SLICE_X102Y59        LUT4 (Prop_lut4_I3_O)        0.116    23.806 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_118/O
                         net (fo=3, routed)           0.648    24.454    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[81][4]
    SLICE_X104Y60        LUT2 (Prop_lut2_I1_O)        0.328    24.782 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_389/O
                         net (fo=7, routed)           0.875    25.657    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_389_n_1
    SLICE_X104Y61        LUT6 (Prop_lut6_I4_O)        0.124    25.781 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][3]_i_40/O
                         net (fo=4, routed)           0.881    26.662    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][3]_i_40_n_1
    SLICE_X104Y62        LUT6 (Prop_lut6_I3_O)        0.124    26.786 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_519/O
                         net (fo=2, routed)           0.995    27.781    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_519_n_1
    SLICE_X100Y64        LUT3 (Prop_lut3_I2_O)        0.150    27.931 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_400/O
                         net (fo=2, routed)           0.640    28.571    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/codebit21[38]
    SLICE_X100Y70        LUT6 (Prop_lut6_I4_O)        0.348    28.919 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_253/O
                         net (fo=1, routed)           0.552    29.471    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_253_n_1
    SLICE_X99Y71         LUT6 (Prop_lut6_I0_O)        0.124    29.595 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_146/O
                         net (fo=6, routed)           1.075    30.670    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/data8__0[31]
    SLICE_X97Y74         LUT6 (Prop_lut6_I1_O)        0.124    30.794 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][5]_i_22/O
                         net (fo=2, routed)           0.576    31.370    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/enc_state_reg[1]_rep_15
    SLICE_X95Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.494 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][1]_i_12/O
                         net (fo=129, routed)         2.459    33.954    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[17]
    SLICE_X45Y84         LUT6 (Prop_lut6_I1_O)        0.124    34.078 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[45][1]_i_4/O
                         net (fo=1, routed)           0.730    34.807    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_cnt_w_reg[3]_rep__1_28
    SLICE_X49Y83         LUT4 (Prop_lut4_I2_O)        0.124    34.931 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[45][1]_i_1/O
                         net (fo=1, routed)           0.000    34.931    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[2]_rep__0_6[1]
    SLICE_X49Y83         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[45][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.470    35.649    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X49Y83         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[45][1]/C
                         clock pessimism              0.115    35.764    
                         clock uncertainty           -0.496    35.267    
    SLICE_X49Y83         FDCE (Setup_fdce_C_D)        0.029    35.296    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[45][1]
  -------------------------------------------------------------------
                         required time                         35.296    
                         arrival time                         -34.931    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        31.999ns  (logic 7.239ns (22.623%)  route 24.760ns (77.377%))
  Logic Levels:           34  (CARRY4=3 LUT3=3 LUT4=5 LUT5=9 LUT6=14)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 35.820 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.667    21.262    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_6
    SLICE_X105Y56        LUT6 (Prop_lut6_I4_O)        0.124    21.386 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][1]_i_42/O
                         net (fo=4, routed)           0.603    21.989    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_70
    SLICE_X104Y57        LUT5 (Prop_lut5_I4_O)        0.124    22.113 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_530/O
                         net (fo=4, routed)           0.597    22.710    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[81][7]_1
    SLICE_X104Y58        LUT5 (Prop_lut5_I0_O)        0.124    22.834 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_429/O
                         net (fo=3, routed)           0.332    23.165    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_429_n_1
    SLICE_X102Y58        LUT5 (Prop_lut5_I4_O)        0.124    23.289 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_287/O
                         net (fo=5, routed)           0.601    23.890    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[102][7]_1
    SLICE_X99Y59         LUT3 (Prop_lut3_I2_O)        0.118    24.008 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[13][7]_i_41/O
                         net (fo=1, routed)           0.789    24.797    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_26
    SLICE_X94Y59         LUT6 (Prop_lut6_I3_O)        0.326    25.123 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[13][7]_i_27/O
                         net (fo=8, routed)           0.842    25.965    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[33]
    SLICE_X94Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.089 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][7]_i_150/O
                         net (fo=3, routed)           0.757    26.846    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r_reg[7][0]_1
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.150    26.996 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][6]_i_137/O
                         net (fo=1, routed)           0.407    27.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_8
    SLICE_X93Y62         LUT5 (Prop_lut5_I3_O)        0.332    27.735 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_88/O
                         net (fo=2, routed)           0.766    28.501    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/p_1_in[64]
    SLICE_X90Y64         LUT6 (Prop_lut6_I0_O)        0.124    28.625 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_44/O
                         net (fo=1, routed)           0.644    29.269    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_44_n_1
    SLICE_X89Y65         LUT6 (Prop_lut6_I0_O)        0.124    29.393 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_17/O
                         net (fo=6, routed)           0.932    30.325    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/data8__0[64]
    SLICE_X85Y73         LUT4 (Prop_lut4_I3_O)        0.150    30.475 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[47][4]_i_8/O
                         net (fo=2, routed)           0.636    31.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[47][4]_i_8_n_1
    SLICE_X86Y74         LUT5 (Prop_lut5_I0_O)        0.326    31.437 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[47][4]_i_4/O
                         net (fo=125, routed)         2.075    33.512    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[52]
    SLICE_X54Y102        LUT6 (Prop_lut6_I5_O)        0.124    33.636 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[30][4]_i_6/O
                         net (fo=1, routed)           0.808    34.444    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[30][4]_i_6_n_1
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124    34.568 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[30][4]_i_2/O
                         net (fo=1, routed)           0.405    34.973    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_cnt_w_reg[5]_rep__0_5
    SLICE_X53Y101        LUT6 (Prop_lut6_I2_O)        0.124    35.097 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[30][4]_i_1/O
                         net (fo=1, routed)           0.000    35.097    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[0]_rep__1_14[4]
    SLICE_X53Y101        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.641    35.820    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X53Y101        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][4]/C
                         clock pessimism              0.115    35.935    
                         clock uncertainty           -0.496    35.439    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.031    35.470    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[30][4]
  -------------------------------------------------------------------
                         required time                         35.470    
                         arrival time                         -35.097    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[18][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        31.822ns  (logic 7.035ns (22.107%)  route 24.787ns (77.893%))
  Logic Levels:           32  (CARRY4=3 LUT3=2 LUT4=7 LUT5=9 LUT6=11)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 35.656 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.696    21.291    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_63
    SLICE_X107Y56        LUT6 (Prop_lut6_I2_O)        0.124    21.415 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_47/O
                         net (fo=4, routed)           0.826    22.241    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0]_40
    SLICE_X106Y58        LUT5 (Prop_lut5_I1_O)        0.152    22.393 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32/O
                         net (fo=4, routed)           0.814    23.208    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][2]_i_32_n_1
    SLICE_X103Y58        LUT5 (Prop_lut5_I4_O)        0.332    23.540 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][7]_i_490/O
                         net (fo=3, routed)           0.674    24.213    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_19
    SLICE_X102Y58        LUT4 (Prop_lut4_I3_O)        0.124    24.337 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_128/O
                         net (fo=1, routed)           0.457    24.795    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TrailOneNum_reg[0]_40
    SLICE_X99Y58         LUT5 (Prop_lut5_I0_O)        0.124    24.919 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[7][6]_i_80/O
                         net (fo=7, routed)           1.083    26.001    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/TwoLevelCode[20]
    SLICE_X95Y61         LUT6 (Prop_lut6_I5_O)        0.124    26.125 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35/O
                         net (fo=4, routed)           0.678    26.803    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[99][6]_i_35_n_1
    SLICE_X96Y62         LUT6 (Prop_lut6_I5_O)        0.124    26.927 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/bs_buf_r[0][7]_i_306/O
                         net (fo=2, routed)           0.796    27.724    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regCoeffCodeLength_reg[0]_15
    SLICE_X96Y64         LUT3 (Prop_lut3_I0_O)        0.150    27.874 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_189/O
                         net (fo=2, routed)           0.753    28.627    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/codebit21[53]
    SLICE_X96Y67         LUT6 (Prop_lut6_I0_O)        0.328    28.955 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118/O
                         net (fo=1, routed)           0.551    29.506    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_118_n_1
    SLICE_X95Y68         LUT5 (Prop_lut5_I0_O)        0.124    29.630 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_63/O
                         net (fo=6, routed)           0.958    30.588    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/data8__0[46]
    SLICE_X93Y72         LUT4 (Prop_lut4_I1_O)        0.152    30.740 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_6/O
                         net (fo=1, routed)           0.647    31.387    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_6_n_1
    SLICE_X93Y74         LUT5 (Prop_lut5_I0_O)        0.332    31.719 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_2/O
                         net (fo=129, routed)         2.193    33.912    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r_reg[117][2]
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.124    34.036 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[18][2]_i_3/O
                         net (fo=1, routed)           0.760    34.796    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[18][2]_i_3_n_1
    SLICE_X49Y93         LUT4 (Prop_lut4_I1_O)        0.124    34.920 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[18][2]_i_1/O
                         net (fo=1, routed)           0.000    34.920    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_cnt_w_reg[1]_rep_8[2]
    SLICE_X49Y93         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.477    35.656    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X49Y93         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[18][2]/C
                         clock pessimism              0.115    35.771    
                         clock uncertainty           -0.496    35.274    
    SLICE_X49Y93         FDCE (Setup_fdce_C_D)        0.029    35.303    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[18][2]
  -------------------------------------------------------------------
                         required time                         35.303    
                         arrival time                         -34.920    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[14][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        31.997ns  (logic 6.789ns (21.217%)  route 25.208ns (78.783%))
  Logic Levels:           32  (CARRY4=3 LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 35.830 - 33.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.804     3.098    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_clk
    SLICE_X104Y49        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.518     3.616 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state_reg[1]/Q
                         net (fo=81, routed)          1.284     4.900    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/enc_state[1]
    SLICE_X103Y48        LUT4 (Prop_lut4_I1_O)        0.154     5.054 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/regTrailSign[0]_i_3/O
                         net (fo=59, routed)          0.641     5.695    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enc_state_reg[2]
    SLICE_X105Y48        LUT6 (Prop_lut6_I5_O)        0.327     6.022 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regLevelEn0_i_2/O
                         net (fo=45, routed)          0.861     6.883    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/enable[0]
    SLICE_X104Y48        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0[2]_i_7/O
                         net (fo=4, routed)           0.975     7.983    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc0_reg[1]_1
    SLICE_X103Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.107 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/tmpLevel10_inferred__0_i_2/O
                         net (fo=27, routed)          1.005     9.111    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regLevelEn0_reg
    SLICE_X102Y54        LUT5 (Prop_lut5_I0_O)        0.124     9.235 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_LevelRunBuf/regLevel/regvlc1[2]_i_3/O
                         net (fo=4, routed)           0.801    10.036    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/out0_reg[15]
    SLICE_X103Y49        LUT5 (Prop_lut5_I1_O)        0.124    10.160 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1[2]_i_2/O
                         net (fo=19, routed)          1.020    11.181    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/regvlc1_reg[2]
    SLICE_X107Y51        LUT4 (Prop_lut4_I0_O)        0.149    11.330 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_9/O
                         net (fo=21, routed)          0.652    11.982    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/RemainNum_reg[0]_1
    SLICE_X106Y50        LUT6 (Prop_lut6_I1_O)        0.332    12.314 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_TrailingOne_scan/prefix1_inferred__2_carry_i_2/O
                         net (fo=1, routed)           0.564    12.878    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/TrailOneNum_reg[0][2]
    SLICE_X105Y51        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.276 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry_n_1
    SLICE_X105Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.390 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/prefix1_inferred__2_carry__0/CO[3]
                         net (fo=46, routed)          1.044    14.434    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_11[0]
    SLICE_X103Y54        LUT6 (Prop_lut6_I4_O)        0.124    14.558 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_78/O
                         net (fo=14, routed)          1.027    15.585    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/suffixlength1[0]
    SLICE_X105Y53        LUT4 (Prop_lut4_I0_O)        0.154    15.739 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129/O
                         net (fo=2, routed)           0.665    16.403    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_129_n_1
    SLICE_X104Y54        LUT5 (Prop_lut5_I0_O)        0.353    16.756 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_75/O
                         net (fo=4, routed)           0.734    17.490    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/codelength1[0]
    SLICE_X102Y55        LUT5 (Prop_lut5_I4_O)        0.348    17.838 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107/O
                         net (fo=6, routed)           0.591    18.429    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/RemainNum[1]_i_107_n_1
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    18.553 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39/O
                         net (fo=2, routed)           0.313    18.866    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_39_n_1
    SLICE_X103Y56        LUT6 (Prop_lut6_I4_O)        0.124    18.990 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42/O
                         net (fo=1, routed)           0.000    18.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[99][6]_i_42_n_1
    SLICE_X103Y56        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.570 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[99][6]_i_25/O[2]
                         net (fo=12, routed)          0.723    20.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/left_shift00[5]
    SLICE_X104Y56        LUT3 (Prop_lut3_I1_O)        0.302    20.595 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][5]_i_53/O
                         net (fo=7, routed)           0.667    21.262    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_6
    SLICE_X105Y56        LUT6 (Prop_lut6_I4_O)        0.124    21.386 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[0][1]_i_42/O
                         net (fo=4, routed)           0.683    22.069    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r_reg[114][0]_7
    SLICE_X108Y56        LUT6 (Prop_lut6_I0_O)        0.124    22.193 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[7][6]_i_161/O
                         net (fo=1, routed)           0.554    22.747    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[7][6]_i_161_n_1
    SLICE_X107Y57        LUT6 (Prop_lut6_I1_O)        0.124    22.871 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_level_enc/u_CodewordGen1/bs_buf_r[7][6]_i_157/O
                         net (fo=1, routed)           0.630    23.500    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/TrailOneNum_reg[0]_56
    SLICE_X106Y59        LUT6 (Prop_lut6_I5_O)        0.124    23.624 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[7][6]_i_145/O
                         net (fo=2, routed)           0.913    24.537    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r_reg[61][5]
    SLICE_X104Y61        LUT2 (Prop_lut2_I1_O)        0.148    24.685 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_409/O
                         net (fo=7, routed)           0.881    25.566    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_409_n_1
    SLICE_X103Y61        LUT6 (Prop_lut6_I3_O)        0.328    25.894 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_445/O
                         net (fo=4, routed)           1.096    26.990    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_445_n_1
    SLICE_X98Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.114 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_36/O
                         net (fo=2, routed)           0.851    27.966    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][4]_i_36_n_1
    SLICE_X98Y63         LUT3 (Prop_lut3_I0_O)        0.148    28.114 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_372/O
                         net (fo=2, routed)           0.574    28.688    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/u_bitstream_packer/codebit21[31]
    SLICE_X97Y65         LUT6 (Prop_lut6_I4_O)        0.328    29.016 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_232/O
                         net (fo=1, routed)           0.547    29.563    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_232_n_1
    SLICE_X97Y68         LUT6 (Prop_lut6_I0_O)        0.124    29.687 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][7]_i_139/O
                         net (fo=6, routed)           0.881    30.568    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/data8__0[24]
    SLICE_X95Y72         LUT6 (Prop_lut6_I1_O)        0.124    30.692 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_contorol/bs_buf_r[0][6]_i_20/O
                         net (fo=2, routed)           0.766    31.457    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/enc_state_reg[1]_rep_22
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.124    31.581 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[0][2]_i_11/O
                         net (fo=129, routed)         2.618    34.199    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/cavlc_codebit[10]
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    34.323 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r[14][2]_i_4/O
                         net (fo=1, routed)           0.648    34.971    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_cnt_w_reg[3]_rep__0_14
    SLICE_X49Y105        LUT4 (Prop_lut4_I2_O)        0.124    35.095 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_bitstream_packer/bs_buf_r[14][2]_i_1/O
                         net (fo=1, routed)           0.000    35.095    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/regRemain_bit_reg[7]_6[2]
    SLICE_X49Y105        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.651    35.830    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/enc_clk
    SLICE_X49Y105        FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[14][2]/C
                         clock pessimism              0.115    35.945    
                         clock uncertainty           -0.496    35.449    
    SLICE_X49Y105        FDCE (Setup_fdce_C_D)        0.031    35.480    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_bs_buf/bs_buf_r_reg[14][2]
  -------------------------------------------------------------------
                         required time                         35.480    
                         arrival time                         -35.095    
  -------------------------------------------------------------------
                         slack                                  0.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.952%)  route 0.209ns (50.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.584     0.920    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/enc_clk
    SLICE_X58Y49         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[4][0]/Q
                         net (fo=3, routed)           0.209     1.293    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/regCoeff1_reg[4][3][0]
    SLICE_X59Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.338 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/regCoeff1[2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.338    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/mb_x_ec_reg[5]_3[0]
    SLICE_X59Y50         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.848     1.214    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/enc_clk
    SLICE_X59Y50         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[2][0]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.092     1.276    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff1_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.872%)  route 0.237ns (59.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.558     0.894    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/enc_clk
    SLICE_X50Y45         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r_reg/Q
                         net (fo=6, routed)           0.237     1.295    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/tq_i4x4_end
    SLICE_X48Y47         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.830     1.196    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/enc_clk
    SLICE_X48Y47         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r1_reg/C
                         clock pessimism             -0.035     1.161    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.070     1.231    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_ctrl/mode_finish_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/load_done_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_done_flag_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.271ns (58.438%)  route 0.193ns (41.562%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.583     0.919    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/enc_clk
    SLICE_X54Y49         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/load_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDCE (Prop_fdce_C_Q)         0.164     1.083 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/load_done_flag_reg/Q
                         net (fo=7, routed)           0.193     1.275    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/load_done_flag
    SLICE_X54Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.320 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_y_load[7]_i_4/O
                         net (fo=8, routed)           0.000     1.320    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_y_load[7]_i_4_n_1
    SLICE_X54Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.382 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_done_flag_r_reg_i_1/O
                         net (fo=1, routed)           0.000     1.382    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_done_flag
    SLICE_X54Y50         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_done_flag_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.846     1.212    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/enc_clk
    SLICE_X54Y50         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_done_flag_r_reg/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.134     1.316    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_top_ctrl/mb_done_flag_r_reg
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff0_reg[18][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.239%)  route 0.276ns (62.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.579     0.915    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/enc_clk
    SLICE_X62Y55         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff0_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.164     1.079 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff0_reg[18][1]/Q
                         net (fo=8, routed)           0.276     1.355    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/DIADI[1]
    RAMB18_X3Y20         RAMB18E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.888     1.254    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/enc_clk
    RAMB18_X3Y20         RAMB18E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.990    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     1.286    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pred22_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.982%)  route 0.218ns (51.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.577     0.913    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/enc_clk
    SLICE_X54Y16         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pred22_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pred22_o_reg[6]/Q
                         net (fo=1, routed)           0.049     1.126    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/i4_pre22[6]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.171 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/mem_array_reg_0_i_61/O
                         net (fo=1, routed)           0.169     1.339    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/datab_i[46]
    RAMB36_X3Y3          RAMB36E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.885     1.251    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/enc_clk
    RAMB36_X3Y3          RAMB36E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.969    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     1.265    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff0_reg[18][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.691%)  route 0.283ns (63.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.579     0.915    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/enc_clk
    SLICE_X62Y55         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff0_reg[18][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDCE (Prop_fdce_C_Q)         0.164     1.079 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/regCoeff0_reg[18][3]/Q
                         net (fo=3, routed)           0.283     1.362    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/DIADI[3]
    RAMB18_X3Y20         RAMB18E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.888     1.254    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/enc_clk
    RAMB18_X3Y20         RAMB18E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.990    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     1.286    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cavlc_top/u_NC_cmp/u_nonzero_ram/rf_2p_36x120/mem_array_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[29][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[29][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.224%)  route 0.248ns (63.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.559     0.895    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X49Y10         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[29][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[29][2]/Q
                         net (fo=1, routed)           0.248     1.284    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[29]__0[2]
    SLICE_X50Y13         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.820     1.186    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X50Y13         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[29][2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y13         FDCE (Hold_fdce_C_D)         0.052     1.203    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_16x16_chroma_top/u_intra_pe/pixel_pre21_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.247ns (56.458%)  route 0.190ns (43.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.578     0.914    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_16x16_chroma_top/u_intra_pe/enc_clk
    SLICE_X54Y15         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_16x16_chroma_top/u_intra_pe/pixel_pre21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.148     1.062 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_16x16_chroma_top/u_intra_pe/pixel_pre21_reg[4]/Q
                         net (fo=1, routed)           0.084     1.145    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pre21_reg[7][4]
    SLICE_X54Y15         LUT3 (Prop_lut3_I1_O)        0.099     1.244 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/mem_array_reg_0_i_55/O
                         net (fo=1, routed)           0.107     1.351    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/datab_i[52]
    RAMB36_X3Y3          RAMB36E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.885     1.251    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/enc_clk
    RAMB36_X3Y3          RAMB36E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.969    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.296     1.265    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_0
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_ref/i4x4_bm_r_reg[15][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/ec_4x4_bm_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.554%)  route 0.279ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.588     0.924    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_ref/enc_clk
    SLICE_X71Y49         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_ref/i4x4_bm_r_reg[15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_ref/i4x4_bm_r_reg[15][3]/Q
                         net (fo=3, routed)           0.279     1.344    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/intra_4x4_bm[3]
    SLICE_X82Y50         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/ec_4x4_bm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.853     1.219    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/enc_clk
    SLICE_X82Y50         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/ec_4x4_bm_reg[3]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.063     1.252    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/ec_4x4_bm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pred12_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.958%)  route 0.257ns (58.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.574     0.910    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/enc_clk
    SLICE_X55Y19         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pred12_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/pixel_pred12_o_reg[2]/Q
                         net (fo=1, routed)           0.151     1.202    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/i4_pre12[2]
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.247 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_intra_top/u_intra_4x4_top/u_intra_4x4_pe/mem_array_reg_1_i_30/O
                         net (fo=1, routed)           0.106     1.353    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/datab_i[74]
    RAMB36_X3Y4          RAMB36E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.880     1.246    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/enc_clk
    RAMB36_X3Y4          RAMB36E1                                     r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_1/CLKBWRCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X3Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     1.260    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_pred_ram_128x32/rf_2p_128x32/mem_array_reg_1
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y5    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y5    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y4    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y4    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y2    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y2    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y3    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X5Y3    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y4    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X4Y4    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/u_coeff_ram_256x64/ram_2p_256x64/mem_array_reg_4/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X32Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X32Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X32Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X32Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X26Y108  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X26Y106  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X26Y108  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X26Y106  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X26Y106  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X26Y106  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y103  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y104  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y103  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y105  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y105  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y105  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         16.500      15.520     SLICE_X30Y105  system_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.334       91.666     MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.334       7.085      MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.334       91.666     MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.334       205.026    MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y68     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y68     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y67     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y67     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y70     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y70     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y69     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y69     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y72     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.667       0.000      ILOGIC_X1Y72     system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_PixelClk
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][3]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 0.580ns (8.039%)  route 6.635ns (91.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 13.242 - 8.334 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.972     5.370    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=441, routed)         3.851     9.678    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.802 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[20][28]_i_1/O
                         net (fo=26, routed)          2.784    12.585    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]
    SLICE_X84Y83         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.897    13.242    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X84Y83         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][3]/C
                         clock pessimism              0.429    13.671    
                         clock uncertainty           -0.060    13.611    
    SLICE_X84Y83         FDRE (Setup_fdre_C_CE)      -0.205    13.406    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][3]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][4]/CE
                            (rising edge-triggered cell FDSE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 0.580ns (8.039%)  route 6.635ns (91.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 13.242 - 8.334 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.972     5.370    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=441, routed)         3.851     9.678    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.802 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[20][28]_i_1/O
                         net (fo=26, routed)          2.784    12.585    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs_int[20][28]
    SLICE_X84Y83         FDSE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.897    13.242    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X84Y83         FDSE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][4]/C
                         clock pessimism              0.429    13.671    
                         clock uncertainty           -0.060    13.611    
    SLICE_X84Y83         FDSE (Setup_fdse_C_CE)      -0.205    13.406    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][4]
  -------------------------------------------------------------------
                         required time                         13.406    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 0.927ns (12.626%)  route 6.415ns (87.374%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 13.237 - 8.334 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.969     5.367    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X80Y89         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=93, routed)          6.415    12.201    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.299    12.500 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0/O
                         net (fo=1, routed)           0.000    12.500    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_2__0_n_1
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.209    12.709 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_i_1/O
                         net (fo=1, routed)           0.000    12.709    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_58
    SLICE_X82Y78         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.892    13.237    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X82Y78         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]/C
                         clock pessimism              0.387    13.624    
                         clock uncertainty           -0.060    13.564    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)        0.113    13.677    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 0.965ns (13.295%)  route 6.293ns (86.705%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 13.237 - 8.334 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.969     5.367    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X80Y89         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.419     5.786 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]/Q
                         net (fo=93, routed)          6.293    12.080    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0
    SLICE_X82Y78         LUT6 (Prop_lut6_I2_O)        0.299    12.379 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0/O
                         net (fo=1, routed)           0.000    12.379    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_3__0_n_1
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I1_O)      0.247    12.626 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.626    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_26
    SLICE_X82Y78         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.892    13.237    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X82Y78         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]/C
                         clock pessimism              0.387    13.624    
                         clock uncertainty           -0.060    13.564    
    SLICE_X82Y78         FDRE (Setup_fdre_C_D)        0.113    13.677    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 0.604ns (9.184%)  route 5.973ns (90.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 13.162 - 8.334 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.972     5.370    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=441, routed)         3.851     9.678    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.148     9.826 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[16][28]_i_1/O
                         net (fo=26, routed)          2.121    11.947    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]
    SLICE_X91Y81         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.817    13.162    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X91Y81         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]/C
                         clock pessimism              0.387    13.549    
                         clock uncertainty           -0.060    13.489    
    SLICE_X91Y81         FDRE (Setup_fdre_C_CE)      -0.409    13.080    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 0.604ns (9.184%)  route 5.973ns (90.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 13.162 - 8.334 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.972     5.370    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=441, routed)         3.851     9.678    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.148     9.826 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int[16][28]_i_1/O
                         net (fo=26, routed)          2.121    11.947    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/time_control_regs_int[16][28]
    SLICE_X91Y81         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.817    13.162    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X91Y81         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]/C
                         clock pessimism              0.387    13.549    
                         clock uncertainty           -0.060    13.489    
    SLICE_X91Y81         FDRE (Setup_fdre_C_CE)      -0.409    13.080    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][4]
  -------------------------------------------------------------------
                         required time                         13.080    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 0.580ns (8.584%)  route 6.176ns (91.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 13.158 - 8.334 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.972     5.370    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=441, routed)         3.279     9.105    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.229 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[14][26]_i_1/O
                         net (fo=23, routed)          2.898    12.127    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/core_control_regs_int[14][26]
    SLICE_X94Y77         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.813    13.158    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X94Y77         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][3]/C
                         clock pessimism              0.387    13.545    
                         clock uncertainty           -0.060    13.485    
    SLICE_X94Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.316    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][3]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 0.580ns (8.584%)  route 6.176ns (91.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 13.158 - 8.334 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.972     5.370    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=441, routed)         3.279     9.105    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y93         LUT5 (Prop_lut5_I3_O)        0.124     9.229 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int[14][26]_i_1/O
                         net (fo=23, routed)          2.898    12.127    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/core_control_regs_int[14][26]
    SLICE_X94Y77         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.813    13.158    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X94Y77         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]/C
                         clock pessimism              0.387    13.545    
                         clock uncertainty           -0.060    13.485    
    SLICE_X94Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.316    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][6]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.915%)  route 5.926ns (91.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 13.246 - 8.334 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.974     5.372    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X61Y90         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.074     6.902    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.026 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         4.852    11.878    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_1
    SLICE_X88Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.901    13.246    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X88Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][10]/C
                         clock pessimism              0.387    13.633    
                         clock uncertainty           -0.060    13.573    
    SLICE_X88Y96         FDRE (Setup_fdre_C_R)       -0.429    13.144    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][10]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][25]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.580ns (8.915%)  route 5.926ns (91.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 13.246 - 8.334 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.974     5.372    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X61Y90         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          1.074     6.902    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.124     7.026 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=824, routed)         4.852    11.878    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_1
    SLICE_X88Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.901    13.246    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X88Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][25]/C
                         clock pessimism              0.387    13.633    
                         clock uncertainty           -0.060    13.573    
    SLICE_X88Y96         FDRE (Setup_fdre_C_R)       -0.429    13.144    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][25]
  -------------------------------------------------------------------
                         required time                         13.144    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  1.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMS32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMS32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X105Y72        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.993 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.139    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X104Y72        RAMS32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     2.178    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X104Y72        RAMS32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.312     1.865    
    SLICE_X104Y72        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.105    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.725%)  route 0.271ns (62.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.279     1.854    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X96Y78         FDRE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y78         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.271     2.289    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y16         RAMB36E1                                     r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.362     2.228    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y16         RAMB36E1                                     r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.290     1.938    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.234    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.911%)  route 0.188ns (57.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.251     1.826    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/rMMCM_LckdRisingFlag_reg
    SLICE_X107Y73        FDRE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.141     1.967 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.188     2.155    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X108Y74        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.284     2.150    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y74        RAMD32                                       r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.311     1.838    
    SLICE_X108Y74        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.078    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_PixelClk
Waveform(ns):       { 0.000 3.334 }
Period(ns):         8.334
Sources:            { system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X4Y16   system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X4Y15   system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.334       5.758      RAMB36_X4Y14   system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y68   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y70   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.334       5.974      IDELAY_X1Y72   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y68   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y67   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y70   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.334       6.667      ILOGIC_X1Y69   system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y71  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.334       2.084      SLICE_X108Y73  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X104Y72  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.334       2.084      SLICE_X104Y72  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  output_video
  To Clock:  output_video

Setup :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.802 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.853     7.274    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     7.398 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][4]_i_1/O
                         net (fo=1, routed)           0.000     7.398    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[4]
    SLICE_X83Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.902     7.802    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X83Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/C
                         clock pessimism              0.024     7.826    
                         clock uncertainty           -0.035     7.791    
    SLICE_X83Y110        FDRE (Setup_fdre_C_D)        0.031     7.822    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.789ns (12.163%)  route 5.698ns (87.837%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 7.801 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.698     7.119    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]_308
    SLICE_X82Y111        LUT6 (Prop_lut6_I4_O)        0.124     7.243 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0/O
                         net (fo=1, routed)           0.000     7.243    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2__0_n_1
    SLICE_X82Y111        MUXF7 (Prop_muxf7_I0_O)      0.209     7.452 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1__0/O
                         net (fo=1, routed)           0.000     7.452    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_rep_47
    SLICE_X82Y111        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.901     7.801    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X82Y111        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism              0.024     7.825    
                         clock uncertainty           -0.035     7.790    
    SLICE_X82Y111        FDRE (Setup_fdre_C_D)        0.113     7.903    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][16]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][16]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][16]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][18]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][18]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][18]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][19]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][1]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][21]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][2]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]/R
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.456ns (7.870%)  route 5.338ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.799 - 6.900 ) 
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.965     0.965    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.456     1.421 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=359, routed)         5.338     6.759    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[0]
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.899     7.799    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]/C
                         clock pessimism              0.024     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X86Y110        FDRE (Setup_fdre_C_R)       -0.524     7.264    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][4]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.318     0.318    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X59Y115        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.141     0.459 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][16]/Q
                         net (fo=1, routed)           0.054     0.513    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_control_regs[0][12]
    SLICE_X58Y115        LUT3 (Prop_lut3_I1_O)        0.045     0.558 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][16]_i_1/O
                         net (fo=1, routed)           0.000     0.558    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_HAS_IRQ.intr_stat_reg[16]
    SLICE_X58Y115        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.355     0.355    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y115        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]/C
                         clock pessimism             -0.024     0.331    
    SLICE_X58Y115        FDRE (Hold_fdre_C_D)         0.121     0.452    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.312     0.312    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X87Y112        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141     0.453 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][1]/Q
                         net (fo=1, routed)           0.056     0.509    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47]__0[1]
    SLICE_X86Y112        LUT5 (Prop_lut5_I4_O)        0.045     0.554 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000     0.554    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1_n_1
    SLICE_X86Y112        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.350     0.350    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y112        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]/C
                         clock pessimism             -0.025     0.325    
    SLICE_X86Y112        FDRE (Hold_fdre_C_D)         0.120     0.445    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][6]/C
                            (rising edge-triggered cell FDSE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.343ns
    Source Clock Delay      (SCD):    0.308ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.308     0.308    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y121        FDSE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y121        FDSE (Prop_fdse_C_Q)         0.141     0.449 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][6]/Q
                         net (fo=2, routed)           0.066     0.515    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28][6]
    SLICE_X82Y121        LUT3 (Prop_lut3_I1_O)        0.045     0.560 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][6]_i_1/O
                         net (fo=1, routed)           0.000     0.560    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6]
    SLICE_X82Y121        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.343     0.343    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y121        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/C
                         clock pessimism             -0.022     0.321    
    SLICE_X82Y121        FDRE (Hold_fdre_C_D)         0.121     0.442    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][11]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.332%)  route 0.068ns (26.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.339ns
    Source Clock Delay      (SCD):    0.303ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.303     0.303    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X87Y123        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.141     0.444 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][11]/Q
                         net (fo=2, routed)           0.068     0.512    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][28][11]
    SLICE_X86Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.557 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][11]_i_1/O
                         net (fo=1, routed)           0.000     0.557    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][11]
    SLICE_X86Y123        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.339     0.339    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y123        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]/C
                         clock pessimism             -0.023     0.316    
    SLICE_X86Y123        FDRE (Hold_fdre_C_D)         0.121     0.437    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][11]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.276     0.276    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDCE (Prop_fdce_C_Q)         0.141     0.417 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     0.473    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[8]
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.311     0.311    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.035     0.276    
    SLICE_X95Y124        FDCE (Hold_fdce_C_D)         0.076     0.352    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.314     0.314    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y131        FDRE (Prop_fdre_C_Q)         0.141     0.455 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/Q
                         net (fo=1, routed)           0.056     0.511    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[35]
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.350     0.350    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/C
                         clock pessimism             -0.036     0.314    
    SLICE_X61Y131        FDRE (Hold_fdre_C_D)         0.076     0.390    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.314     0.314    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y130        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.141     0.455 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/Q
                         net (fo=1, routed)           0.056     0.511    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[43]
    SLICE_X59Y130        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.351     0.351    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y130        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][43]/C
                         clock pessimism             -0.037     0.314    
    SLICE_X59Y130        FDRE (Hold_fdre_C_D)         0.076     0.390    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][43]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.311     0.311    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X87Y113        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     0.452 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][18]/Q
                         net (fo=2, routed)           0.068     0.520    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][28][15]
    SLICE_X86Y113        LUT3 (Prop_lut3_I1_O)        0.045     0.565 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][18]_i_1/O
                         net (fo=1, routed)           0.000     0.565    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][18]
    SLICE_X86Y113        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.349     0.349    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y113        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]/C
                         clock pessimism             -0.025     0.324    
    SLICE_X86Y113        FDRE (Hold_fdre_C_D)         0.120     0.444    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][18]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.276     0.276    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X97Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDCE (Prop_fdce_C_Q)         0.141     0.417 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     0.473    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[10]
    SLICE_X97Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.311     0.311    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X97Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.035     0.276    
    SLICE_X97Y124        FDCE (Hold_fdce_C_D)         0.075     0.351    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.276     0.276    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDCE (Prop_fdce_C_Q)         0.141     0.417 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     0.473    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[10]_0[4]
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.311     0.311    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.035     0.276    
    SLICE_X95Y124        FDCE (Hold_fdce_C_D)         0.075     0.351    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.351    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         output_video
Waveform(ns):       { 0.000 3.450 }
Period(ns):         6.900
Sources:            { system_i/video/hdmi_out/frontend/axi_dynclk/PXL_CLK_O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.900       4.324      RAMB18_X4Y52   system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.900       4.324      RAMB36_X4Y25   system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y128  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y127  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y126  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y125  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y130  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y129  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y122  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.900       5.233      OLOGIC_X1Y121  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X62Y118  system_i/video/hdmi_out/frontend/vtc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.450       2.470      SLICE_X58Y121  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk
  To Clock:  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.287ns,  Total Violation       -2.296ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 0.690 }
Period(ns):         1.380
Sources:            { system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y128  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y127  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y126  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y125  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y130  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y129  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y122  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.380       -0.287     OLOGIC_X1Y121  system_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.399ns  (logic 0.478ns (34.176%)  route 0.921ns (65.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y111                                    0.000     0.000 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X108Y111       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.921     1.399    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X109Y113       FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X109Y113       FDCE (Setup_fdce_C_D)       -0.274     6.726    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.415ns  (logic 0.478ns (33.769%)  route 0.937ns (66.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y111                                    0.000     0.000 r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X100Y111       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.937     1.415    system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X98Y112        FDCE                                         r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X98Y112        FDCE (Setup_fdce_C_D)       -0.225     6.775    system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.489%)  route 0.948ns (67.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y139                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X87Y139        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.948     1.404    system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y139        FDCE                                         r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X84Y139        FDCE (Setup_fdce_C_D)       -0.105     6.895    system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.217ns  (logic 0.478ns (39.274%)  route 0.739ns (60.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y141                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X92Y141        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.739     1.217    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X90Y142        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X90Y142        FDCE (Setup_fdce_C_D)       -0.219     6.781    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.154%)  route 0.630ns (56.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y131                                    0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X104Y131       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.630     1.108    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X101Y132       FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X101Y132       FDCE (Setup_fdce_C_D)       -0.267     6.733    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y137                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X60Y137        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y136        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X60Y136        FDCE (Setup_fdce_C_D)       -0.268     6.732    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.732    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.728%)  route 0.753ns (62.272%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y137                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X60Y137        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.753     1.209    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y137        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X61Y137        FDCE (Setup_fdce_C_D)       -0.095     6.905    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.042%)  route 0.602ns (58.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X59Y140        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.602     1.021    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y136        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X61Y136        FDCE (Setup_fdce_C_D)       -0.270     6.730    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.319%)  route 0.678ns (56.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y141                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X92Y141        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.678     1.196    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X89Y141        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X89Y141        FDCE (Setup_fdce_C_D)       -0.093     6.907    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.119%)  route 0.600ns (58.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y128                                    0.000     0.000 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X107Y128       FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.600     1.019    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X110Y129       FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X110Y129       FDCE (Setup_fdce_C_D)       -0.266     6.734    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  5.715    





---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_PixelClk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.651ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.590ns  (logic 0.518ns (19.997%)  route 2.072ns (80.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           2.072     2.590    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X81Y108        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X81Y108        FDRE (Setup_fdre_C_D)       -0.093     8.241    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.576ns  (logic 0.456ns (17.699%)  route 2.120ns (82.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           2.120     2.576    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X67Y110        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X67Y110        FDRE (Setup_fdre_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.496ns  (logic 0.518ns (20.750%)  route 1.978ns (79.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.978     2.496    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X83Y109        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X83Y109        FDRE (Setup_fdre_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.966%)  route 1.948ns (81.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           1.948     2.404    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X85Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X85Y96         FDRE (Setup_fdre_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.361ns  (logic 0.518ns (21.938%)  route 1.843ns (78.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.843     2.361    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X67Y111        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X67Y111        FDRE (Setup_fdre_C_D)       -0.093     8.241    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.331ns  (logic 0.456ns (19.559%)  route 1.875ns (80.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           1.875     2.331    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X54Y119        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X54Y119        FDRE (Setup_fdre_C_D)       -0.047     8.287    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.268ns  (logic 0.456ns (20.101%)  route 1.812ns (79.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/Q
                         net (fo=1, routed)           1.812     2.268    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[30]
    SLICE_X56Y120        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X56Y120        FDRE (Setup_fdre_C_D)       -0.103     8.231    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.255ns  (logic 0.518ns (22.968%)  route 1.737ns (77.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.737     2.255    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X85Y87         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X85Y87         FDRE (Setup_fdre_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.070ns  (logic 0.456ns (22.025%)  route 1.614ns (77.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)           1.614     2.070    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X64Y110        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X64Y110        FDRE (Setup_fdre_C_D)       -0.093     8.241    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.770%)  route 1.547ns (77.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.547     2.003    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X52Y108        FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  6.236    





---------------------------------------------------------------------------------------------------
From Clock:  output_video
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.083ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.637%)  route 1.256ns (73.363%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.256     1.712    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X65Y130        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X65Y130        FDRE (Setup_fdre_C_D)       -0.105     6.795    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.646ns  (logic 0.456ns (27.707%)  route 1.190ns (72.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.190     1.646    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X81Y127        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)       -0.093     6.807    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.502%)  route 1.144ns (71.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           1.144     1.600    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X80Y127        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X80Y127        FDRE (Setup_fdre_C_D)       -0.093     6.807    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.600    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.462ns  (logic 0.456ns (31.193%)  route 1.006ns (68.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.006     1.462    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X56Y124        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X56Y124        FDRE (Setup_fdre_C_D)       -0.095     6.805    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          6.805    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.447ns  (logic 0.518ns (35.809%)  route 0.929ns (64.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           0.929     1.447    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X86Y124        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X86Y124        FDRE (Setup_fdre_C_D)       -0.045     6.855    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.599%)  route 0.943ns (67.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.943     1.399    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X80Y121        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X80Y121        FDRE (Setup_fdre_C_D)       -0.071     6.829    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.349ns  (logic 0.518ns (38.408%)  route 0.831ns (61.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y113                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X82Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           0.831     1.349    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X86Y124        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X86Y124        FDRE (Setup_fdre_C_D)       -0.045     6.855    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.284ns  (logic 0.456ns (35.502%)  route 0.828ns (64.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           0.828     1.284    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X57Y127        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.092     6.808    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.323ns  (logic 0.456ns (34.463%)  route 0.867ns (65.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)           0.867     1.323    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X58Y125        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X58Y125        FDRE (Setup_fdre_C_D)       -0.045     6.855    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.074%)  route 0.844ns (64.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y117                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
    SLICE_X52Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/Q
                         net (fo=1, routed)           0.844     1.300    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[27]
    SLICE_X52Y126        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X52Y126        FDRE (Setup_fdre_C_D)       -0.061     6.839    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  5.539    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.516ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.516ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.381ns  (logic 0.518ns (37.504%)  route 0.863ns (62.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113                                    0.000     0.000 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X108Y113       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.863     1.381    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X107Y111       FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y111       FDCE (Setup_fdce_C_D)       -0.103     9.897    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  8.516    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.068ns  (logic 0.478ns (44.762%)  route 0.590ns (55.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X96Y116        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.590     1.068    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X98Y117        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y117        FDCE (Setup_fdce_C_D)       -0.217     9.783    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.356%)  route 0.594ns (58.644%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X84Y135        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y135        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y135        FDCE (Setup_fdce_C_D)       -0.270     9.730    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.967%)  route 0.579ns (58.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y139                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X64Y139        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.579     0.998    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y142        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y142        FDCE (Setup_fdce_C_D)       -0.270     9.730    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.043%)  route 0.578ns (57.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X99Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.578     0.997    system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X99Y122        FDCE                                         r  system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y122        FDCE (Setup_fdce_C_D)       -0.266     9.734    system_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.342%)  route 0.571ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.571     0.990    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X87Y145        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y145        FDCE (Setup_fdce_C_D)       -0.266     9.734    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.989ns  (logic 0.419ns (42.380%)  route 0.570ns (57.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X83Y145        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.570     0.989    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y145        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y145        FDCE (Setup_fdce_C_D)       -0.265     9.735    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.411%)  route 0.623ns (54.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y143                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X66Y143        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.623     1.141    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X67Y146        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y146        FDCE (Setup_fdce_C_D)       -0.095     9.905    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.513%)  route 0.590ns (58.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y147                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X63Y147        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.590     1.009    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y149        FDCE (Setup_fdce_C_D)       -0.222     9.778    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.680%)  route 0.484ns (50.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y148                                     0.000     0.000 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X90Y148        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.484     0.962    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X91Y148        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y148        FDCE (Setup_fdce_C_D)       -0.267     9.733    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  8.771    





---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_PixelClk
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.458ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.781ns  (logic 0.518ns (29.090%)  route 1.263ns (70.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.263     1.781    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X93Y75         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X93Y75         FDCE (Setup_fdce_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.402ns  (logic 0.456ns (32.532%)  route 0.946ns (67.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y70                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X91Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.946     1.402    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X101Y71        FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X101Y71        FDCE (Setup_fdce_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.374ns  (logic 0.456ns (33.195%)  route 0.918ns (66.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X93Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.918     1.374    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X97Y71         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X97Y71         FDCE (Setup_fdce_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.373ns  (logic 0.456ns (33.217%)  route 0.917ns (66.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X91Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.917     1.373    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X93Y75         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X93Y75         FDCE (Setup_fdce_C_D)       -0.093     8.241    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.614%)  route 0.789ns (63.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X93Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.789     1.245    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X97Y71         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X97Y71         FDCE (Setup_fdce_C_D)       -0.093     8.241    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.777%)  route 0.722ns (58.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.722     1.240    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X91Y72         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X91Y72         FDCE (Setup_fdce_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.701%)  route 0.786ns (63.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X91Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.786     1.242    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X96Y72         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X96Y72         FDCE (Setup_fdce_C_D)       -0.047     8.287    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.680%)  route 0.637ns (60.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X91Y73         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.637     1.056    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X94Y73         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X94Y73         FDCE (Setup_fdce_C_D)       -0.203     8.131    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.907%)  route 0.747ns (62.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X91Y73         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.747     1.203    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X96Y72         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X96Y72         FDCE (Setup_fdce_C_D)       -0.043     8.291    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.291    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (MaxDelay Path 8.334ns)
  Data Path Delay:        1.143ns  (logic 0.518ns (45.308%)  route 0.625ns (54.692%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.334ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X90Y72         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.625     1.143    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X97Y72         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.334     8.334    
    SLICE_X97Y72         FDCE (Setup_fdce_C_D)       -0.095     8.239    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  7.096    





---------------------------------------------------------------------------------------------------
From Clock:  output_video
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.545ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.131%)  route 0.806ns (63.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X97Y121        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.806     1.262    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X99Y125        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X99Y125        FDCE (Setup_fdce_C_D)       -0.093     6.807    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.307%)  route 0.675ns (61.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X97Y124        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.675     1.094    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X98Y125        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X98Y125        FDCE (Setup_fdce_C_D)       -0.220     6.680    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.190ns  (logic 0.518ns (43.529%)  route 0.672ns (56.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X92Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.672     1.190    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X99Y126        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X99Y126        FDCE (Setup_fdce_C_D)       -0.095     6.805    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.805    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.162ns  (logic 0.518ns (44.589%)  route 0.644ns (55.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X94Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.644     1.162    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X98Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X98Y124        FDCE (Setup_fdce_C_D)       -0.047     6.853    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.320%)  route 0.648ns (58.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X93Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.648     1.104    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X99Y125        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X99Y125        FDCE (Setup_fdce_C_D)       -0.095     6.805    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.805    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.091%)  route 0.627ns (57.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X93Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.627     1.083    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X99Y126        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X99Y126        FDCE (Setup_fdce_C_D)       -0.093     6.807    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.120ns  (logic 0.456ns (40.723%)  route 0.664ns (59.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X97Y124        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.664     1.120    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X98Y125        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X98Y125        FDCE (Setup_fdce_C_D)       -0.045     6.855    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.137%)  route 0.626ns (57.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X93Y125        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.626     1.082    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X98Y126        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X98Y126        FDCE (Setup_fdce_C_D)       -0.047     6.853    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.005%)  route 0.604ns (56.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X97Y121        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.604     1.060    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X98Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X98Y124        FDCE (Setup_fdce_C_D)       -0.045     6.855    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.900ns  (MaxDelay Path 6.900ns)
  Data Path Delay:        0.982ns  (logic 0.456ns (46.416%)  route 0.526ns (53.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X97Y124        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.526     0.982    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X98Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.900     6.900    
    SLICE_X98Y124        FDCE (Setup_fdce_C_D)       -0.043     6.857    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  5.875    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        7.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.303ns  (logic 0.456ns (19.800%)  route 1.847ns (80.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127                                     0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           1.847     2.303    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][39]
    SLICE_X60Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.041ns  (logic 0.419ns (20.529%)  route 1.622ns (79.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128                                     0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)           1.622     2.041    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][41]
    SLICE_X65Y98         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.878ns  (logic 0.419ns (22.307%)  route 1.459ns (77.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121                                     0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/C
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[42]/Q
                         net (fo=1, routed)           1.459     1.878    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][42]
    SLICE_X80Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)       -0.240     9.760    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][42]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.829ns  (logic 0.419ns (22.905%)  route 1.410ns (77.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100                                     0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           1.410     1.829    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][38]
    SLICE_X60Y96         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)       -0.278     9.722    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.829    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.919ns  (logic 0.456ns (23.763%)  route 1.463ns (76.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           1.463     1.919    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][0]
    SLICE_X66Y86         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y86         FDRE (Setup_fdre_C_D)       -0.028     9.972    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.506%)  route 1.264ns (73.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/Q
                         net (fo=1, routed)           1.264     1.720    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][4]
    SLICE_X93Y81         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y81         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                  8.175    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.712ns  (logic 0.518ns (30.257%)  route 1.194ns (69.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100                                     0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)           1.194     1.712    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][14]
    SLICE_X65Y98         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.632ns  (logic 0.518ns (31.732%)  route 1.114ns (68.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           1.114     1.632    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][16]
    SLICE_X65Y89         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.598ns  (logic 0.456ns (28.534%)  route 1.142ns (71.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y100                                     0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X83Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           1.142     1.598    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X84Y99         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y99         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                  8.309    

Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.573ns  (logic 0.518ns (32.925%)  route 1.055ns (67.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/C
    SLICE_X66Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[28]/Q
                         net (fo=1, routed)           1.055     1.573    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][28]
    SLICE_X64Y94         FDRE                                         r  system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y94         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/video/hdmi_in/frontend/vtc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.573    
  -------------------------------------------------------------------
                         slack                                  8.334    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.724ns  (logic 0.518ns (30.052%)  route 1.206ns (69.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y69                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X90Y69         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           1.206     1.724    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X86Y70         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X86Y70         FDCE (Setup_fdce_C_D)       -0.058     6.942    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -1.724    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.525ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.380ns  (logic 0.518ns (37.531%)  route 0.862ns (62.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X92Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.862     1.380    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X91Y71         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X91Y71         FDCE (Setup_fdce_C_D)       -0.095     6.905    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -1.380    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.392ns  (logic 0.456ns (32.760%)  route 0.936ns (67.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X97Y71         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.936     1.392    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X95Y70         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X95Y70         FDCE (Setup_fdce_C_D)       -0.067     6.933    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.933    
                         arrival time                          -1.392    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.899%)  route 0.587ns (55.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X92Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.587     1.065    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X93Y71         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X93Y71         FDCE (Setup_fdce_C_D)       -0.266     6.734    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.830%)  route 0.661ns (59.170%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.661     1.117    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X92Y73         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X92Y73         FDCE (Setup_fdce_C_D)       -0.043     6.957    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.365%)  route 0.453ns (46.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X92Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.453     0.971    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X91Y70         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X91Y70         FDCE (Setup_fdce_C_D)       -0.095     6.905    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.046%)  route 0.437ns (48.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X91Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.437     0.893    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X91Y73         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X91Y73         FDCE (Setup_fdce_C_D)       -0.095     6.905    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.931ns  (logic 0.456ns (49.005%)  route 0.475ns (50.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.475     0.931    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X92Y73         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X92Y73         FDCE (Setup_fdce_C_D)       -0.047     6.953    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.816ns  (logic 0.518ns (63.503%)  route 0.298ns (36.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X92Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.298     0.816    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X91Y71         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X91Y71         FDCE (Setup_fdce_C_D)       -0.093     6.907    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             hdmi_in_PixelClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.810ns  (logic 0.518ns (63.937%)  route 0.292ns (36.063%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71                                      0.000     0.000 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X92Y71         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.292     0.810    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X93Y71         FDCE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X93Y71         FDCE (Setup_fdce_C_D)       -0.093     6.907    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  6.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  output_video

Setup :            0  Failing Endpoints,  Worst Slack        8.336ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.336ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.060%)  route 1.113ns (70.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y105                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X89Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           1.113     1.569    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][19]
    SLICE_X89Y107        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y107        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                  8.336    

Slack (MET) :             8.384ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.511ns  (logic 0.518ns (34.288%)  route 0.993ns (65.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.993     1.511    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][36]
    SLICE_X61Y129        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  8.384    

Slack (MET) :             8.494ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.226ns  (logic 0.419ns (34.174%)  route 0.807ns (65.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.807     1.226    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][0]
    SLICE_X80Y123        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y123        FDRE (Setup_fdre_C_D)       -0.280     9.720    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  8.494    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.187ns  (logic 0.478ns (40.276%)  route 0.709ns (59.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.709     1.187    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][30]
    SLICE_X53Y118        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y118        FDRE (Setup_fdre_C_D)       -0.232     9.768    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -1.187    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.306ns  (logic 0.518ns (39.678%)  route 0.788ns (60.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y130                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X62Y130        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.788     1.306    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X61Y131        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)       -0.067     9.933    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.102%)  route 0.606ns (55.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X58Y130        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.606     1.084    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][43]
    SLICE_X59Y130        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y130        FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.102%)  route 0.606ns (55.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X58Y129        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.606     1.084    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][8]
    SLICE_X59Y129        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.869%)  route 0.748ns (62.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           0.748     1.204    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][21]
    SLICE_X53Y120        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y120        FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.704%)  route 0.610ns (59.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.610     1.029    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][18]
    SLICE_X61Y110        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y110        FDRE (Setup_fdre_C_D)       -0.267     9.733    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.921%)  route 0.746ns (62.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/Q
                         net (fo=1, routed)           0.746     1.202    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][31]
    SLICE_X53Y120        FDRE                                         r  system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y120        FDRE (Setup_fdre_C_D)       -0.092     9.908    system_i/video/hdmi_out/frontend/vtc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  8.706    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  output_video

Setup :            0  Failing Endpoints,  Worst Slack        5.305ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.641ns  (logic 0.518ns (31.562%)  route 1.123ns (68.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X98Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.123     1.641    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X92Y125        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X92Y125        FDCE (Setup_fdce_C_D)       -0.054     6.946    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.858%)  route 0.481ns (50.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X98Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.481     0.959    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X97Y124        FDCE (Setup_fdce_C_D)       -0.267     6.733    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.936ns  (logic 0.478ns (51.095%)  route 0.458ns (48.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.458     0.936    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X95Y124        FDCE (Setup_fdce_C_D)       -0.270     6.730    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.892%)  route 0.636ns (55.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.636     1.154    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X96Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X96Y124        FDCE (Setup_fdce_C_D)       -0.047     6.953    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        1.016ns  (logic 0.518ns (50.997%)  route 0.498ns (49.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.498     1.016    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X95Y124        FDCE (Setup_fdce_C_D)       -0.093     6.907    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.823%)  route 0.335ns (41.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.335     0.813    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X95Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X95Y124        FDCE (Setup_fdce_C_D)       -0.266     6.734    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.784ns  (logic 0.478ns (60.941%)  route 0.306ns (39.059%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X98Y124        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.306     0.784    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X97Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X97Y124        FDCE (Setup_fdce_C_D)       -0.269     6.731    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.811ns  (logic 0.478ns (58.923%)  route 0.333ns (41.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.333     0.811    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X96Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X96Y124        FDCE (Setup_fdce_C_D)       -0.219     6.781    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.672%)  route 0.465ns (47.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X96Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.465     0.983    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X94Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)       -0.043     6.957    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             output_video
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (MaxDelay Path 7.000ns)
  Data Path Delay:        0.966ns  (logic 0.518ns (53.643%)  route 0.448ns (46.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124                                     0.000     0.000 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X98Y124        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.966    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X94Y124        FDCE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.000     7.000    
    SLICE_X94Y124        FDCE (Setup_fdce_C_D)       -0.047     6.953    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  5.987    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.642ns (8.375%)  route 7.024ns (91.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.616    11.012    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][0]_0
    SLICE_X27Y79         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.510    12.689    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/clk
    SLICE_X27Y79         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][25]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X27Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.259    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][25]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 0.642ns (8.375%)  route 7.024ns (91.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.616    11.012    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][0]_0
    SLICE_X27Y79         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.510    12.689    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/clk
    SLICE_X27Y79         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][41]/C
                         clock pessimism              0.129    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X27Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.259    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][41]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_CTL/word_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 0.642ns (8.368%)  route 7.030ns (91.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.622    11.018    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_CTL/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X27Y61         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_CTL/word_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.518    12.697    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_CTL/clk
    SLICE_X27Y61         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_CTL/word_count_reg[0]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X27Y61         FDCE (Recov_fdce_C_CLR)     -0.405    12.267    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/resp_buffer/U_FIFO_CTL/word_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.642ns (8.374%)  route 7.025ns (91.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.388     9.252    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/rstn
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     9.376 f  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/rgb2ycrcb_top/axi_start_r_i_1/O
                         net (fo=115, routed)         1.637    11.013    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_0
    SLICE_X28Y66         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.518    12.697    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/clk
    SLICE_X28Y66         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][42]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.267    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][42]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 0.642ns (8.402%)  route 6.999ns (91.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.591    10.987    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][0]_0
    SLICE_X27Y76         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.506    12.685    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/clk
    SLICE_X27Y76         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][33]/C
                         clock pessimism              0.129    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X27Y76         FDCE (Recov_fdce_C_CLR)     -0.405    12.255    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][33]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.642ns (8.426%)  route 6.977ns (91.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.569    10.965    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X26Y64         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.516    12.695    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/clk
    SLICE_X26Y64         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][22]/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X26Y64         FDCE (Recov_fdce_C_CLR)     -0.361    12.309    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][22]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.642ns (8.426%)  route 6.977ns (91.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.569    10.965    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X26Y64         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.516    12.695    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/clk
    SLICE_X26Y64         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][3]/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X26Y64         FDCE (Recov_fdce_C_CLR)     -0.361    12.309    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.642ns (8.426%)  route 6.977ns (91.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.569    10.965    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X26Y64         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.516    12.695    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/clk
    SLICE_X26Y64         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][9]/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X26Y64         FDCE (Recov_fdce_C_CLR)     -0.361    12.309    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/req_buffer/U_FIFO_MEM/mem_reg[0][9]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 0.642ns (8.402%)  route 6.999ns (91.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.591    10.987    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][0]_0
    SLICE_X26Y76         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.506    12.685    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/clk
    SLICE_X26Y76         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][13]/C
                         clock pessimism              0.129    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X26Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.341    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 0.642ns (8.402%)  route 6.999ns (91.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        2.052     3.346    system_i/rst_processing_system7_0_fclk0/U0/slowest_sync_clk
    SLICE_X112Y113       FDRE                                         r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y113       FDRE (Prop_fdre_C_Q)         0.518     3.864 r  system_i/rst_processing_system7_0_fclk0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=119, routed)         5.408     9.272    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/rstn
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     9.396 f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem[0][31]_i_2/O
                         net (fo=124, routed)         1.591    10.987    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][0]_0
    SLICE_X26Y76         FDCE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        1.506    12.685    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/clk
    SLICE_X26Y76         FDCE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][31]/C
                         clock pessimism              0.129    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X26Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.341    system_i/h264/rgb2yuv_with_axi_0/inst/gm_1_DW_axi_gm_0/core/wdata_buffer/U_FIFO_MEM/mem_reg[0][31]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  1.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.263%)  route 0.260ns (63.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.549     0.885    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y68         FDPE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDPE (Prop_fdpe_C_Q)         0.148     1.033 f  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.260     1.293    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y65         FDPE                                         f  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.814     1.180    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y65         FDPE                                         r  system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y65         FDPE (Remov_fdpe_C_PRE)     -0.149     0.996    system_i/h264/rgb2yuv_with_axi_0/inst/rgb2yuv_if_0/fifo_rgb/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.390%)  route 0.132ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.686     1.022    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X98Y115        FDPE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.186 f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     1.318    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y115        FDCE                                         f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.957     1.323    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X96Y115        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.268     1.055    
    SLICE_X96Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.988    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.390%)  route 0.132ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.686     1.022    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X98Y115        FDPE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.186 f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     1.318    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y115        FDCE                                         f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.957     1.323    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X96Y115        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.268     1.055    
    SLICE_X96Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.988    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.390%)  route 0.132ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.686     1.022    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X98Y115        FDPE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.186 f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     1.318    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y115        FDCE                                         f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.957     1.323    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/s_aclk
    SLICE_X96Y115        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.268     1.055    
    SLICE_X96Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.988    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.390%)  route 0.132ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.686     1.022    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X98Y115        FDPE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.186 f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     1.318    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y115        FDCE                                         f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.957     1.323    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X96Y115        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.268     1.055    
    SLICE_X96Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.988    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.390%)  route 0.132ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.686     1.022    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X98Y115        FDPE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.186 f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     1.318    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y115        FDCE                                         f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.957     1.323    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X96Y115        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.268     1.055    
    SLICE_X96Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.988    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.390%)  route 0.132ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.686     1.022    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X98Y115        FDPE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDPE (Prop_fdpe_C_Q)         0.164     1.186 f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.132     1.318    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X96Y115        FDCE                                         f  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.957     1.323    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X96Y115        FDCE                                         r  system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.268     1.055    
    SLICE_X96Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.988    system_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.488%)  route 0.133ns (48.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y135        FDPE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.271    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y135        FDCE                                         f  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.933     1.299    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/s_aclk
    SLICE_X83Y135        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.268     1.031    
    SLICE_X83Y135        FDCE (Remov_fdce_C_CLR)     -0.092     0.939    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.488%)  route 0.133ns (48.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y135        FDPE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.271    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y135        FDCE                                         f  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.933     1.299    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/s_aclk
    SLICE_X83Y135        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.268     1.031    
    SLICE_X83Y135        FDCE (Remov_fdce_C_CLR)     -0.092     0.939    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.488%)  route 0.133ns (48.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X80Y135        FDPE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.133     1.271    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X83Y135        FDCE                                         f  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9255, routed)        0.933     1.299    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/s_aclk
    SLICE_X83Y135        FDCE                                         r  system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.268     1.031    
    SLICE_X83Y135        FDCE (Remov_fdce_C_CLR)     -0.092     0.939    system_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.605ns (14.079%)  route 3.692ns (85.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.839 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.582     7.243    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.660     9.839    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.954    
                         clock uncertainty           -0.111     9.844    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.592     9.252    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.605ns (14.079%)  route 3.692ns (85.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.839 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.582     7.243    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.660     9.839    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     9.954    
                         clock uncertainty           -0.111     9.844    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.592     9.252    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.605ns (14.193%)  route 3.658ns (85.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 9.837 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.547     7.209    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y41          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.658     9.837    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y41          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     9.952    
                         clock uncertainty           -0.111     9.842    
    SLICE_X0Y41          FDPE (Recov_fdpe_C_PRE)     -0.592     9.250    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.605ns (14.079%)  route 3.692ns (85.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.839 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.582     7.243    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.660     9.839    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     9.954    
                         clock uncertainty           -0.111     9.844    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.550     9.294    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.605ns (14.079%)  route 3.692ns (85.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 9.839 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.582     7.243    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y47          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.660     9.839    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y47          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     9.954    
                         clock uncertainty           -0.111     9.844    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.550     9.294    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.605ns (14.193%)  route 3.658ns (85.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 9.837 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.547     7.209    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y41          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.658     9.837    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y41          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115     9.952    
                         clock uncertainty           -0.111     9.842    
    SLICE_X0Y41          FDPE (Recov_fdpe_C_PRE)     -0.550     9.292    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.605ns (14.442%)  route 3.584ns (85.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 9.833 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.474     7.135    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y35          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.654     9.833    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y35          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.948    
                         clock uncertainty           -0.111     9.838    
    SLICE_X0Y35          FDPE (Recov_fdpe_C_PRE)     -0.592     9.246    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.605ns (14.442%)  route 3.584ns (85.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 9.833 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         1.474     7.135    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y35          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.654     9.833    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y35          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115     9.948    
                         clock uncertainty           -0.111     9.838    
    SLICE_X0Y35          FDPE (Recov_fdpe_C_PRE)     -0.550     9.288    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.605ns (16.884%)  route 2.978ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         0.868     6.529    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y36          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.575     9.754    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y36          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X8Y36          FDPE (Recov_fdpe_C_PRE)     -0.592     9.167    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.605ns (16.884%)  route 2.978ns (83.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 9.754 - 7.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.652     2.946    system_i/proc_sys_reset_fclk1/U0/slowest_sync_clk
    SLICE_X39Y55         FDRE                                         r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  system_i/proc_sys_reset_fclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=10, routed)          2.110     5.512    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y36         LUT1 (Prop_lut1_I0_O)        0.149     5.661 f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=273, routed)         0.868     6.529    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y36          FDPE                                         f  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        1.575     9.754    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y36          FDPE                                         r  system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115     9.869    
                         clock uncertainty           -0.111     9.759    
    SLICE_X8Y36          FDPE (Recov_fdpe_C_PRE)     -0.592     9.167    system_i/video/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  2.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.658     0.994    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X59Y141        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.129     1.264    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y140        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.932     1.298    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X59Y140        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.288     1.010    
    SLICE_X59Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.658     0.994    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X59Y141        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.129     1.264    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y140        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.932     1.298    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X59Y140        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.288     1.010    
    SLICE_X59Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.658     0.994    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X59Y141        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.129     1.264    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y140        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.932     1.298    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X59Y140        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.288     1.010    
    SLICE_X59Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.658     0.994    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X59Y141        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.135 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.129     1.264    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X59Y140        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.932     1.298    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X59Y140        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.288     1.010    
    SLICE_X59Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.918    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.456%)  route 0.156ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y146        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.156     1.294    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X64Y149        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.935     1.301    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X64Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.268     1.033    
    SLICE_X64Y149        FDCE (Remov_fdce_C_CLR)     -0.092     0.941    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.456%)  route 0.156ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y146        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.156     1.294    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X64Y149        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.935     1.301    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X64Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.268     1.033    
    SLICE_X64Y149        FDCE (Remov_fdce_C_CLR)     -0.092     0.941    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.456%)  route 0.156ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y146        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.156     1.294    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X64Y149        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.935     1.301    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X64Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.268     1.033    
    SLICE_X64Y149        FDCE (Remov_fdce_C_CLR)     -0.092     0.941    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.456%)  route 0.156ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y146        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.156     1.294    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X64Y149        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.935     1.301    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X64Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.268     1.033    
    SLICE_X64Y149        FDCE (Remov_fdce_C_CLR)     -0.092     0.941    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.456%)  route 0.156ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y146        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.156     1.294    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X64Y149        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.935     1.301    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/m_aclk
    SLICE_X64Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.268     1.033    
    SLICE_X64Y149        FDCE (Remov_fdce_C_CLR)     -0.092     0.941    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.456%)  route 0.156ns (52.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.661     0.997    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X60Y146        FDPE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y146        FDPE (Prop_fdpe_C_Q)         0.141     1.138 f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.156     1.294    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X64Y149        FDCE                                         f  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8604, routed)        0.935     1.301    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/m_aclk
    SLICE_X64Y149        FDCE                                         r  system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.268     1.033    
    SLICE_X64Y149        FDCE (Remov_fdce_C_CLR)     -0.092     0.941    system_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.328%)  route 0.674ns (61.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 7.854 - 5.000 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.847     3.141    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.419     3.560 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.674     4.234    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X112Y79        FDCE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.675     7.854    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y79        FDCE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.269     8.123    
                         clock uncertainty           -0.083     8.040    
    SLICE_X112Y79        FDCE (Recov_fdce_C_CLR)     -0.494     7.546    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.323%)  route 0.571ns (57.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.848     3.142    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y72        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDPE (Prop_fdpe_C_Q)         0.419     3.561 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.571     4.132    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.671     7.850    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.269     8.119    
                         clock uncertainty           -0.083     8.036    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.531     7.505    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.419ns (42.323%)  route 0.571ns (57.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.848     3.142    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y72        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDPE (Prop_fdpe_C_Q)         0.419     3.561 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.571     4.132    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         1.671     7.850    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.269     8.119    
                         clock uncertainty           -0.083     8.036    
    SLICE_X113Y73        FDPE (Recov_fdpe_C_PRE)     -0.531     7.505    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.505    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  3.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.265%)  route 0.198ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.626     0.962    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y72        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDPE (Prop_fdpe_C_Q)         0.128     1.090 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198     1.288    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.893     1.259    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.286     0.973    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.148     0.825    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.265%)  route 0.198ns (60.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.626     0.962    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X110Y72        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDPE (Prop_fdpe_C_Q)         0.128     1.090 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198     1.288    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y73        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.893     1.259    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y73        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.286     0.973    
    SLICE_X113Y73        FDPE (Remov_fdpe_C_PRE)     -0.148     0.825    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.051%)  route 0.237ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.624     0.960    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.237     1.325    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X112Y79        FDCE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=162, routed)         0.897     1.263    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y79        FDCE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.286     0.977    
    SLICE_X112Y79        FDCE (Remov_fdce_C_CLR)     -0.121     0.856    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack       15.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[13][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.880ns  (logic 0.609ns (3.835%)  route 15.271ns (96.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 35.759 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.528    18.909    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y3          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.580    35.759    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X16Y3          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[13][2]/C
                         clock pessimism              0.129    35.888    
                         clock uncertainty           -0.496    35.392    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.522    34.870    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[13][2]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[34][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.880ns  (logic 0.609ns (3.835%)  route 15.271ns (96.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 35.759 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.528    18.909    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y3          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[34][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.580    35.759    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X16Y3          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[34][2]/C
                         clock pessimism              0.129    35.888    
                         clock uncertainty           -0.496    35.392    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.522    34.870    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_u_s0_reg[34][2]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_v_s0_reg[33][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.880ns  (logic 0.609ns (3.835%)  route 15.271ns (96.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 35.759 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.528    18.909    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y3          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_v_s0_reg[33][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.580    35.759    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X16Y3          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_v_s0_reg[33][3]/C
                         clock pessimism              0.129    35.888    
                         clock uncertainty           -0.496    35.392    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.522    34.870    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_v_s0_reg[33][3]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[246][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.880ns  (logic 0.609ns (3.835%)  route 15.271ns (96.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 35.759 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.528    18.909    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y3          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[246][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.580    35.759    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X16Y3          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[246][3]/C
                         clock pessimism              0.129    35.888    
                         clock uncertainty           -0.496    35.392    
    SLICE_X16Y3          FDCE (Recov_fdce_C_CLR)     -0.522    34.870    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[246][3]
  -------------------------------------------------------------------
                         required time                         34.870    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[48][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.597ns  (logic 0.609ns (3.904%)  route 14.988ns (96.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 35.758 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.246    18.626    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y7          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[48][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.579    35.758    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X16Y7          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[48][1]/C
                         clock pessimism              0.129    35.887    
                         clock uncertainty           -0.496    35.391    
    SLICE_X16Y7          FDCE (Recov_fdce_C_CLR)     -0.522    34.869    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_s0_reg[48][1]
  -------------------------------------------------------------------
                         required time                         34.869    
                         arrival time                         -18.626    
  -------------------------------------------------------------------
                         slack                                 16.243    

Slack (MET) :             16.259ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[34][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.607ns  (logic 0.609ns (3.902%)  route 14.998ns (96.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 35.826 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.255    18.636    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X6Y19          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[34][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.647    35.826    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X6Y19          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[34][2]/C
                         clock pessimism              0.129    35.955    
                         clock uncertainty           -0.496    35.459    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.564    34.895    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[34][2]
  -------------------------------------------------------------------
                         required time                         34.895    
                         arrival time                         -18.636    
  -------------------------------------------------------------------
                         slack                                 16.259    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[32][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.607ns  (logic 0.609ns (3.902%)  route 14.998ns (96.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 35.826 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      12.255    18.636    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X6Y19          FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[32][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.647    35.826    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/enc_clk
    SLICE_X6Y19          FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[32][2]/C
                         clock pessimism              0.129    35.955    
                         clock uncertainty           -0.496    35.459    
    SLICE_X6Y19          FDCE (Recov_fdce_C_CLR)     -0.522    34.937    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_cur_mb/cur_y_reg[32][2]
  -------------------------------------------------------------------
                         required time                         34.937    
                         arrival time                         -18.636    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 0.609ns (3.996%)  route 14.630ns (96.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      11.888    18.268    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X19Y15         FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.574    35.754    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/enc_clk
    SLICE_X19Y15         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[4]/C
                         clock pessimism              0.129    35.882    
                         clock uncertainty           -0.496    35.386    
    SLICE_X19Y15         FDCE (Recov_fdce_C_CLR)     -0.608    34.778    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         34.778    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 0.609ns (3.996%)  route 14.630ns (96.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      11.888    18.268    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X19Y15         FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.574    35.754    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/enc_clk
    SLICE_X19Y15         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[5]/C
                         clock pessimism              0.129    35.882    
                         clock uncertainty           -0.496    35.386    
    SLICE_X19Y15         FDCE (Recov_fdce_C_CLR)     -0.608    34.778    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         34.778    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 16.510    

Slack (MET) :             16.510ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_3 rise@33.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        15.239ns  (logic 0.609ns (3.996%)  route 14.630ns (96.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 35.754 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.735     3.029    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y47         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=42, routed)          2.742     6.227    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/enc_rstn
    SLICE_X41Y100        LUT1 (Prop_lut1_I0_O)        0.153     6.380 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0__1/O
                         net (fo=11758, routed)      11.888    18.268    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X19Y15         FDCE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.088    34.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       1.574    35.754    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/enc_clk
    SLICE_X19Y15         FDCE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[6]/C
                         clock pessimism              0.129    35.882    
                         clock uncertainty           -0.496    35.386    
    SLICE_X19Y15         FDCE (Recov_fdce_C_CLR)     -0.608    34.778    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_top0/u_tq_top/dct_d32_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         34.778    
                         arrival time                         -18.268    
  -------------------------------------------------------------------
                         slack                                 16.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.571     0.907    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y83         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.133     1.168    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X31Y84         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.838     1.204    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y84         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     0.922    
    SLICE_X31Y84         FDPE (Remov_fdpe_C_PRE)     -0.149     0.773    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.973%)  route 0.163ns (56.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.571     0.907    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y83         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.198    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y81         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.835     1.201    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y81         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.282     0.919    
    SLICE_X29Y81         FDPE (Remov_fdpe_C_PRE)     -0.148     0.771    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.207%)  route 0.183ns (58.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.571     0.907    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y83         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.217    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X31Y82         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.836     1.202    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y82         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.282     0.920    
    SLICE_X31Y82         FDPE (Remov_fdpe_C_PRE)     -0.148     0.772    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.724%)  route 0.303ns (70.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.592     0.928    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y48         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.056 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.303     1.358    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X28Y41         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.857     1.223    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y41         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.263     0.960    
    SLICE_X28Y41         FDPE (Remov_fdpe_C_PRE)     -0.148     0.812    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.425%)  route 0.322ns (71.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.592     0.928    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.056 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.322     1.378    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y42         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.858     1.224    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X26Y42         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X26Y42         FDPE (Remov_fdpe_C_PRE)     -0.124     0.817    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.128%)  route 0.343ns (64.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.551     0.887    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y81         FDRE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     1.167    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.212 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.204     1.416    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X32Y81         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.816     1.182    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y81         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X32Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     0.829    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.128%)  route 0.343ns (64.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.551     0.887    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y81         FDRE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     1.167    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.212 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.204     1.416    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X32Y81         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.816     1.182    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y81         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X32Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     0.829    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.128%)  route 0.343ns (64.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.551     0.887    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X33Y81         FDRE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.139     1.167    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X32Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.212 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.204     1.416    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X32Y81         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.816     1.182    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X32Y81         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.282     0.900    
    SLICE_X32Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     0.829    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_bs0/my_fifo_bs/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.715%)  route 0.412ns (76.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.592     0.928    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y48         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.056 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.412     1.467    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X21Y46         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.864     1.230    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X21Y46         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X21Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     0.818    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.682%)  route 0.420ns (69.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.590     0.926    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y41         FDRE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.191     1.258    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X26Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.303 f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.229     1.532    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_1
    SLICE_X24Y43         FDPE                                         f  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=13854, routed)       0.859     1.225    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y43         FDPE                                         r  system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X24Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    system_i/h264/h264enc_with_axi_0/inst/h264enc_with_gm_0/h264enc_axi_if0/fifo_pixel/my_fifo_pixel/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.684    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmi_in_PixelClk
  To Clock:  hdmi_in_PixelClk

Setup :            0  Failing Endpoints,  Worst Slack        5.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.419ns (23.582%)  route 1.358ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.803     5.201    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y74        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.419     5.620 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.358     6.978    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/out[0]
    SLICE_X112Y68        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.752    13.097    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y68        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.423    13.520    
                         clock uncertainty           -0.060    13.460    
    SLICE_X112Y68        FDPE (Recov_fdpe_C_PRE)     -0.533    12.927    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.419ns (23.582%)  route 1.358ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.803     5.201    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y74        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.419     5.620 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.358     6.978    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/out[0]
    SLICE_X112Y68        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.752    13.097    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y68        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.423    13.520    
                         clock uncertainty           -0.060    13.460    
    SLICE_X112Y68        FDPE (Recov_fdpe_C_PRE)     -0.533    12.927    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.419ns (23.582%)  route 1.358ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 13.097 - 8.334 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.803     5.201    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y74        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.419     5.620 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.358     6.978    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X112Y68        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.752    13.097    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y68        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.423    13.520    
                         clock uncertainty           -0.060    13.460    
    SLICE_X112Y68        FDPE (Recov_fdpe_C_PRE)     -0.533    12.927    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.580ns (32.441%)  route 1.208ns (67.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 13.241 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.963     5.361    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y66         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.817 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.659     6.476    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.600 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.549     7.149    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1
    SLICE_X84Y67         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.896    13.241    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y67         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.429    13.670    
                         clock uncertainty           -0.060    13.610    
    SLICE_X84Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    13.251    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.580ns (32.441%)  route 1.208ns (67.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 13.241 - 8.334 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.963     5.361    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y66         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.817 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.659     6.476    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X83Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.600 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.549     7.149    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1
    SLICE_X84Y67         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.896    13.241    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y67         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.429    13.670    
                         clock uncertainty           -0.060    13.610    
    SLICE_X84Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    13.251    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.478ns (34.049%)  route 0.926ns (65.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 13.231 - 8.334 ) 
    Source Clock Delay      (SCD):    5.271ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.873     5.271    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y73         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDPE (Prop_fdpe_C_Q)         0.478     5.749 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.926     6.675    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y73         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.886    13.231    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y73         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.387    13.618    
                         clock uncertainty           -0.060    13.558    
    SLICE_X88Y73         FDPE (Recov_fdpe_C_PRE)     -0.530    13.028    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.334ns  (hdmi_in_PixelClk rise@8.334ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.419ns (31.784%)  route 0.899ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 13.242 - 8.334 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.959     5.357    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y69         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDPE (Prop_fdpe_C_Q)         0.419     5.776 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.899     6.676    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y66         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      8.334     8.334 r  
    N18                                               0.000     8.334 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.334    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     9.221 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.383    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.467 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.427    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.345 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.897    13.242    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y66         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.429    13.671    
                         clock uncertainty           -0.060    13.611    
    SLICE_X83Y66         FDPE (Recov_fdpe_C_PRE)     -0.534    13.077    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  6.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.476%)  route 0.297ns (61.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     1.887    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y68         FDRE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.141     2.028 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.109     2.138    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X83Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.183 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.188     2.371    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1
    SLICE_X84Y67         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.347     2.213    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y67         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.290     1.922    
    SLICE_X84Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.827    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.476%)  route 0.297ns (61.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.312     1.887    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y68         FDRE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y68         FDRE (Prop_fdre_C_Q)         0.141     2.028 r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.109     2.138    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X83Y67         LUT2 (Prop_lut2_I1_O)        0.045     2.183 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.188     2.371    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_1
    SLICE_X84Y67         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.347     2.213    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y67         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.290     1.922    
    SLICE_X84Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.827    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.148ns (28.092%)  route 0.379ns (71.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.277     1.852    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y73         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y73         FDPE (Prop_fdpe_C_Q)         0.148     2.000 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.379     2.379    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X88Y73         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.339     2.205    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X88Y73         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.290     1.914    
    SLICE_X88Y73         FDPE (Remov_fdpe_C_PRE)     -0.148     1.766    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.128ns (22.846%)  route 0.432ns (77.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.310     1.885    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y69         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDPE (Prop_fdpe_C_Q)         0.128     2.013 f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.432     2.446    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y66         FDPE                                         f  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.348     2.214    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y66         FDPE                                         r  system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.311     1.902    
    SLICE_X83Y66         FDPE (Remov_fdpe_C_PRE)     -0.149     1.753    system_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.542%)  route 0.646ns (83.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.250     1.825    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y74        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.646     2.599    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/out[0]
    SLICE_X112Y68        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.291     2.157    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y68        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.845    
    SLICE_X112Y68        FDPE (Remov_fdpe_C_PRE)     -0.124     1.721    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.542%)  route 0.646ns (83.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.250     1.825    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y74        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.646     2.599    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/out[0]
    SLICE_X112Y68        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.291     2.157    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y68        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.845    
    SLICE_X112Y68        FDPE (Remov_fdpe_C_PRE)     -0.124     1.721    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Destination:            system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock hdmi_in_PixelClk  {rise@0.000ns fall@3.334ns period=8.334ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in_PixelClk rise@0.000ns - hdmi_in_PixelClk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.128ns (16.542%)  route 0.646ns (83.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.250     1.825    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X111Y74        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDPE (Prop_fdpe_C_Q)         0.128     1.953 f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.646     2.599    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X112Y68        FDPE                                         f  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in_PixelClk rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=2555, routed)        0.291     2.157    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rMMCM_LckdRisingFlag_reg
    SLICE_X112Y68        FDPE                                         r  system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.845    
    SLICE_X112Y68        FDPE (Remov_fdpe_C_PRE)     -0.124     1.721    system_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  output_video
  To Clock:  output_video

Setup :            0  Failing Endpoints,  Worst Slack        4.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.941%)  route 1.741ns (73.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 7.713 - 6.900 ) 
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.871     0.871    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y125        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y125        FDPE (Prop_fdpe_C_Q)         0.518     1.389 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.834     2.223    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X95Y126        LUT2 (Prop_lut2_I0_O)        0.124     2.347 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.907     3.254    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X96Y122        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.813     7.713    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y122        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.024     7.737    
                         clock uncertainty           -0.035     7.702    
    SLICE_X96Y122        FDPE (Recov_fdpe_C_PRE)     -0.361     7.341    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.941%)  route 1.741ns (73.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 7.713 - 6.900 ) 
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.871     0.871    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y125        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y125        FDPE (Prop_fdpe_C_Q)         0.518     1.389 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.834     2.223    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X95Y126        LUT2 (Prop_lut2_I0_O)        0.124     2.347 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.907     3.254    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X96Y122        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.813     7.713    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y122        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.024     7.737    
                         clock uncertainty           -0.035     7.702    
    SLICE_X96Y122        FDPE (Recov_fdpe_C_PRE)     -0.361     7.341    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.642ns (26.941%)  route 1.741ns (73.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 7.713 - 6.900 ) 
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.871     0.871    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y125        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y125        FDPE (Prop_fdpe_C_Q)         0.518     1.389 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.834     2.223    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X95Y126        LUT2 (Prop_lut2_I0_O)        0.124     2.347 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.907     3.254    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X96Y122        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.813     7.713    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y122        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.024     7.737    
                         clock uncertainty           -0.035     7.702    
    SLICE_X96Y122        FDPE (Recov_fdpe_C_PRE)     -0.361     7.341    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.900ns  (output_video rise@6.900ns - output_video rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.419ns (45.040%)  route 0.511ns (54.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.810ns = ( 7.710 - 6.900 ) 
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.873     0.873    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y123        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDPE (Prop_fdpe_C_Q)         0.419     1.292 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.511     1.803    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y125        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      6.900     6.900 r  
    BUFR_X1Y9            BUFR                         0.000     6.900 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.810     7.710    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y125        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.024     7.734    
                         clock uncertainty           -0.035     7.699    
    SLICE_X94Y125        FDPE (Recov_fdpe_C_PRE)     -0.536     7.163    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  5.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.755%)  route 0.202ns (61.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    0.277ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.277     0.277    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y123        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y123        FDPE (Prop_fdpe_C_Q)         0.128     0.405 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.202     0.607    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X94Y125        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.311     0.311    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y125        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.015     0.296    
    SLICE_X94Y125        FDPE (Remov_fdpe_C_PRE)     -0.125     0.171    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.602%)  route 0.570ns (75.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.279     0.279    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y127        FDRE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDRE (Prop_fdre_C_Q)         0.141     0.420 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.194     0.614    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X95Y126        LUT2 (Prop_lut2_I1_O)        0.045     0.659 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.376     1.035    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X96Y122        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.314     0.314    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y122        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.015     0.299    
    SLICE_X96Y122        FDPE (Remov_fdpe_C_PRE)     -0.071     0.228    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.602%)  route 0.570ns (75.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.279     0.279    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y127        FDRE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDRE (Prop_fdre_C_Q)         0.141     0.420 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.194     0.614    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X95Y126        LUT2 (Prop_lut2_I1_O)        0.045     0.659 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.376     1.035    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X96Y122        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.314     0.314    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y122        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.015     0.299    
    SLICE_X96Y122        FDPE (Remov_fdpe_C_PRE)     -0.071     0.228    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Destination:            system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock output_video  {rise@0.000ns fall@3.450ns period=6.900ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (output_video rise@0.000ns - output_video rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.602%)  route 0.570ns (75.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.279     0.279    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y127        FDRE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y127        FDRE (Prop_fdre_C_Q)         0.141     0.420 r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.194     0.614    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X95Y126        LUT2 (Prop_lut2_I1_O)        0.045     0.659 f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.376     1.035    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_1
    SLICE_X96Y122        FDPE                                         f  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock output_video rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  system_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst/O
                         net (fo=2137, routed)        0.314     0.314    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y122        FDPE                                         r  system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.015     0.299    
    SLICE_X96Y122        FDPE (Remov_fdpe_C_PRE)     -0.071     0.228    system_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.807    





