<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — delay stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="time.html">time</a></span> (75)
<br/><span class="tag"><a href="model.html">model</a></span> (71)
<br/><span class="tag"><a href="test.html">test</a></span> (65)
<br/><span class="tag"><a href="fault.html">fault</a></span> (64)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (55)
</div>
<h2><span class="ttl">Stem</span> delay$ (<a href="../words.html">all stems</a>)</h2>
<h3>455 papers:</h3>
<dl class="toc"><dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2015-KimCLJ.html">CASE-2015-KimCLJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design of pitch controller for wind turbines using time-delay estimation (<abbr title="Jinwook Kim">JK</abbr>, <abbr title="Jongmin Cheon">JC</abbr>, <abbr title="Joohoon Lee">JL</abbr>, <abbr title="Maolin Jin">MJ</abbr>), pp. 1131–1136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2015-SrinivasanBSSR.html">CASE-2015-SrinivasanBSSR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Modelling time-varying delays in networked automation systems with heterogeneous networks using machine learning techniques (<abbr title="Seshadhri Srinivasan">SS</abbr>, <abbr title="Furio Buonopane">FB</abbr>, <abbr title="G. Saravanakumar">GS</abbr>, <abbr title="B. Subathra">BS</abbr>, <abbr title="Srini Ramaswamy">SR</abbr>), pp. 362–368.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-BockHKS.html">DAC-2015-BockHKS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Local search algorithms for timing-driven placement under arbitrary delay models (<abbr title="Adrian Bock">AB</abbr>, <abbr title="Stephan Held">SH</abbr>, <abbr title="Nicolas Kämmerling">NK</abbr>, <abbr title="Ulrike Schorr">US</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2015-XuLP.html">DAC-2015-XuLP</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models (<abbr title="Teng Xu">TX</abbr>, <abbr title="Dongfang Li">DL</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-CasuG.html">DATE-2015-CasuG</a></dt><dd>Rate-based vs delay-based control for DVFS in NoC (<abbr title="Mario R. Casu">MRC</abbr>, <abbr title="Paolo Giaccone">PG</abbr>), pp. 1096–1101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-GuanTW0.html">DATE-2015-GuanTW0</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Delay analysis of structural real-time workload (<abbr title="Nan Guan">NG</abbr>, <abbr title="Yue Tang">YT</abbr>, <abbr title="Yang Wang">YW</abbr>, <abbr title="Wang Yi">WY</abbr>), pp. 223–228.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HuangTTC.html">DATE-2015-HuangTTC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Feedback-bus oscillation ring: a general architecture for delay characterization and test of interconnects (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Meng-Ting Tsai">MTT</abbr>, <abbr title="Kun-Han Hans Tsai">KHHT</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 924–927.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-IbrahimHBAABM.html">DATE-2015-IbrahimHBAABM</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span></dt><dd>Tackling the bottleneck of delay tables in 3D ultrasound imaging (<abbr title="A. Ibrahim">AI</abbr>, <abbr title="Pascal Hager">PH</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Federico Angiolini">FA</abbr>, <abbr title="M. Arditi">MA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1683–1688.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LiDC.html">DATE-2015-LiDC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/power%20of.html" title="power of">#power of</a></span></dt><dd>A scan partitioning algorithm for reducing capture power of delay-fault LBIST (<abbr title="Nan Li">NL</abbr>, <abbr title="Elena Dubrova">ED</abbr>, <abbr title="Gunnar Carlsson">GC</abbr>), pp. 842–847.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-NgoEBDGNRR.html">DATE-2015-NgoEBDGNRR</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Hardware trojan detection by delay and electromagnetic measurements (<abbr title="Xuan Thuy Ngo">XTN</abbr>, <abbr title="Ingrid Exurville">IE</abbr>, <abbr title="Shivam Bhasin">SB</abbr>, <abbr title="Jean-Luc Danger">JLD</abbr>, <abbr title="Sylvain Guilley">SG</abbr>, <abbr title="Zakaria Najm">ZN</abbr>, <abbr title="Jean-Baptiste Rigaud">JBR</abbr>, <abbr title="Bruno Robisson">BR</abbr>), pp. 782–787.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SchneiderHKWW.html">DATE-2015-SchneiderHKWW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>GPU-accelerated small delay fault simulation (<abbr title="Eric Schneider">ES</abbr>, <abbr title="Stefan Holst">SH</abbr>, <abbr title="Michael A. Kochte">MAK</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 1174–1179.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-SeylerSGNT.html">DATE-2015-SeylerSGNT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Formal analysis of the startup delay of SOME/IP service discovery (<abbr title="Jan R. Seyler">JRS</abbr>, <abbr title="Thilo Streichert">TS</abbr>, <abbr title="Michael Glaß">MG</abbr>, <abbr title="Nicolas Navet">NN</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ZhangPJLF.html">DATE-2015-ZhangPJLF</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Temperature-aware software-based self-testing for delay faults (<abbr title="Ying Zhang">YZ</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Jianhui Jiang">JJ</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 423–428.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2015-LaseckiRMB.html">CHI-2015-LaseckiRMB</a> <span class="tag"><a href="../tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>The Effects of Sequence and Delay on Crowd Work (<abbr title="Walter S. Lasecki">WSL</abbr>, <abbr title="Jeffrey M. Rzeszotarski">JMR</abbr>, <abbr title="Adam Marcus">AM</abbr>, <abbr title="Jeffrey P. Bigham">JPB</abbr>), pp. 1375–1378.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2015-PatilHSKL.html">CHI-2015-PatilHSKL</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/privacy.html" title="privacy">#privacy</a></span></dt><dd>Interrupt Now or Inform Later?: Comparing Immediate and Delayed Privacy Feedback (<abbr title="Sameer Patil">SP</abbr>, <abbr title="Roberto Hoyle">RH</abbr>, <abbr title="Roman Schlegel">RS</abbr>, <abbr title="Apu Kapadia">AK</abbr>, <abbr title="Adam J. Lee">AJL</abbr>), pp. 1415–1418.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2015-CrescenziKA.html">SIGIR-2015-CrescenziKA</a> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span></dt><dd>Time Pressure and System Delays in Information Search (<abbr title="Anita Crescenzi">AC</abbr>, <abbr title="Diane Kelly">DK</abbr>, <abbr title="Leif Azzopardi">LA</abbr>), pp. 767–770.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2015-ZouFZM.html">CAV-2015-ZouFZM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Verification of Stability and Safety for Delay Differential Equations (<abbr title="Liang Zou">LZ</abbr>, <abbr title="Martin Fränzle">MF</abbr>, <abbr title="Naijun Zhan">NZ</abbr>, <abbr title="Peter Nazier Mosaad">PNM</abbr>), pp. 338–355.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2015-Klein0.html">CSL-2015-Klein0</a> <span class="tag"><a href="../tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="../tag/lookahead.html" title="lookahead">#lookahead</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What are Strategies in Delay Games? Borel Determinacy for Games with Lookahead (<abbr title="Felix Klein">FK</abbr>, <abbr title="Martin Zimmermann">MZ</abbr>), pp. 519–533.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2014-MaezawaNWH.html">ASE-2014-MaezawaNWH</a> <span class="tag"><a href="../tag/ajax.html" title="ajax">#ajax</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validating ajax applications using a delay-based mutation technique (<abbr title="Yuta Maezawa">YM</abbr>, <abbr title="Kazuki Nishiura">KN</abbr>, <abbr title="Hironori Washizaki">HW</abbr>, <abbr title="Shinichi Honiden">SH</abbr>), pp. 491–502.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-LiCW.html">CASE-2014-LiCW</a> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A robust (r, Q) policy for a simple VMI system with inventory inaccuracy and time-delay (<abbr title="Ming Li">ML</abbr>, <abbr title="Felix T. S. Chan">FTSC</abbr>, <abbr title="Zheng Wang">ZW</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-LiuK.html">CASE-2014-LiuK</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>Passivity-based teleoperation system for robots with parametric uncertainty and communication delay (<abbr title="Yen-Chen Liu">YCL</abbr>, <abbr title="Mun-Hooi Khong">MHK</abbr>), pp. 271–276.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-LuXJ.html">CASE-2014-LuXJ</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A Markov Decision Process model for elective inpatient admission with delay announcement (<abbr title="Yuwei Lu">YL</abbr>, <abbr title="Xiaolan Xie">XX</abbr>, <abbr title="Zhibin Jiang">ZJ</abbr>), pp. 552–557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-XueL.html">CASE-2014-XueL</a> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>Input-output finite-time stability of time-delay systems and its application to active vibration control (<abbr title="Wenping Xue">WX</abbr>, <abbr title="Kangji Li">KL</abbr>), pp. 878–882.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-ChuangLJ.html">DAC-2014-ChuangLJ</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits (<abbr title="Chi-Chuan Chuang">CCC</abbr>, <abbr title="Yi-Hsiang Lai">YHL</abbr>, <abbr title="Jie-Hong R. Jiang">JHRJ</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ChenCT.html">DATE-2014-ChenCT</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An activity-sensitive contention delay model for highly efficient deterministic full-system simulations (<abbr title="Shu-Yung Chen">SYC</abbr>, <abbr title="Chien-Hao Chen">CHC</abbr>, <abbr title="Ren-Song Tsay">RST</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LeeA.html">DATE-2014-LeeA</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A novel low power 11-bit hybrid ADC using flash and delay line architectures (<abbr title="Hsun-Cheng Lee">HCL</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LongLY.html">DATE-2014-LongLY</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Analysis and evaluation of per-flow delay bound for multiplexing models (<abbr title="Yanchen Long">YL</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Xiaolang Yan">XY</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ParkKK.html">DATE-2014-ParkKK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs (<abbr title="Kitae Park">KP</abbr>, <abbr title="Geunho Kim">GK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-Pomeranz14a.html">DATE-2014-Pomeranz14a</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Substituting transition faults with path delay faults as a basic delay fault model (<abbr title="Irith Pomeranz">IP</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-RiefertCSBRB.html">DATE-2014-RiefertCSBRB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An effective approach to automatic functional processor test generation for small-delay faults (<abbr title="Andreas Riefert">AR</abbr>, <abbr title="Lyl M. Ciganda">LMC</abbr>, <abbr title="Matthias Sauer">MS</abbr>, <abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-VijaykumarV.html">DATE-2014-VijaykumarV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Statistical static timing analysis using a skew-normal canonical delay model (<abbr title="M. Vijaykumar">MV</abbr>, <abbr title="V. Vasudevan">VV</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-ZhaoL.html">DATE-2014-ZhaoL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Empowering study of delay bound tightness with simulated annealing (<abbr title="Xueqian Zhao">XZ</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSME-2014-CostaAMKH.html">ICSME-2014-CostaAMKH</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span></dt><dd>An Empirical Study of Delays in the Integration of Addressed Issues (<abbr title="Daniel Alencar da Costa">DAdC</abbr>, <abbr title="Surafel Lemma Abebe">SLA</abbr>, <abbr title="Shane McIntosh">SM</abbr>, <abbr title="Uirá Kulesza">UK</abbr>, <abbr title="Ahmed E. Hassan">AEH</abbr>), pp. 281–290.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2014-AnselmoGM.html">LATA-2014-AnselmoGM</a> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>Picture Codes with Finite Deciphering Delay (<abbr title="Marcella Anselmo">MA</abbr>, <abbr title="Dora Giammarresi">DG</abbr>, <abbr title="Maria Madonia">MM</abbr>), pp. 88–100.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-BidwellHD.html">CHI-2014-BidwellHD</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>Measuring operator anticipatory inputs in response to time-delay for teleoperated human-robot interfaces (<abbr title="Jonathan Bidwell">JB</abbr>, <abbr title="Alexandra Holloway">AH</abbr>, <abbr title="Scott Davidoff">SD</abbr>), pp. 1467–1470.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-GreisAHM.html">CHI-2014-GreisAHM</a></dt><dd>I can wait a minute: uncovering the optimal delay time for pre-moderated user-generated content on public displays (<abbr title="Miriam Greis">MG</abbr>, <abbr title="Florian Alt">FA</abbr>, <abbr title="Niels Henze">NH</abbr>, <abbr title="Nemanja Memarovic">NM</abbr>), pp. 1435–1438.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-VinesDM.html">CHI-2014-VinesDM</a></dt><dd>Pay or delay: the role of technology when managing a low income (<abbr title="John Vines">JV</abbr>, <abbr title="Paul Dunphy">PD</abbr>, <abbr title="Andrew Monk">AM</abbr>), pp. 501–510.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2014-HwangYHYLMKS.html">CSCW-2014-HwangYHYLMKS</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>TalkBetter: family-driven mobile intervention care for children with language delay (<abbr title="Inseok Hwang">IH</abbr>, <abbr title="Chungkuk Yoo">CY</abbr>, <abbr title="Chanyou Hwang">CH</abbr>, <abbr title="Dongsun Yim">DY</abbr>, <abbr title="Youngki Lee">YL</abbr>, <abbr title="Chulhong Min">CM</abbr>, <abbr title="John Kim">JK</abbr>, <abbr title="Junehwa Song">JS</abbr>), pp. 1283–1296.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2014-JaouenBPR.html">AdaEurope-2014-JaouenBPR</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>PDP 4PS : Periodic-Delayed Protocol for Partitioned Systems (<abbr title="Antoine Jaouën">AJ</abbr>, <abbr title="Etienne Borde">EB</abbr>, <abbr title="Laurent Pautet">LP</abbr>, <abbr title="Thomas Robert">TR</abbr>), pp. 149–165.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/caise.png" alt="CAiSE"/><a href="../CAiSE-2014-SenderovichWGM.html">CAiSE-2014-SenderovichWGM</a> <span class="tag"><a href="../tag/mining.html" title="mining">#mining</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/queue.html" title="queue">#queue</a></span></dt><dd>Queue Mining — Predicting Delays in Service Processes (<abbr title="Arik Senderovich">AS</abbr>, <abbr title="Matthias Weidlich">MW</abbr>, <abbr title="Avigdor Gal">AG</abbr>, <abbr title="Avishai Mandelbaum">AM</abbr>), pp. 42–57.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/kdd.png" alt="KDD"/><a href="../KDD-2014-Chapelle.html">KDD-2014-Chapelle</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling delayed feedback in display advertising (<abbr title="Olivier Chapelle">OC</abbr>), pp. 1097–1105.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-JangKCH.html">SAC-2014-JangKCH</a> <span class="tag"><a href="../tag/replication.html" title="replication">#replication</a></span></dt><dd>Impacts of delayed replication on the key-value store (<abbr title="Minwoo Jang">MJ</abbr>, <abbr title="WooChur Kim">WK</abbr>, <abbr title="Yookun Cho">YC</abbr>, <abbr title="Jiman Hong">JH</abbr>), pp. 1757–1758.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2014-KuoT.html">SAC-2014-KuoT</a> <span class="tag"><a href="../tag/in%20the%20cloud.html" title="in the cloud">#in the cloud</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Delay-based incrementally mapping of virtual machines in cloud computing systems (<abbr title="Chin-Fu Kuo">CFK</abbr>, <abbr title="Hsueh-Wen Tseng">HWT</abbr>), pp. 1498–1503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2014-BallabrigaCR.html">LCTES-2014-BallabrigaCR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Cache-related preemption delay analysis for FIFO caches (<abbr title="Clément Ballabriga">CB</abbr>, <abbr title="Lee Kee Chong">LKC</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>), pp. 33–42.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2013-AravamudhanML.html">CASE-2013-AravamudhanML</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>“Network-theoretic” queuing delay estimation in theme park attractions (<abbr title="Ajay S. Aravamudhan">ASA</abbr>, <abbr title="Archan Misra">AM</abbr>, <abbr title="Hoong Chuin Lau">HCL</abbr>), pp. 776–782.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2013-TranH13a.html">CASE-2013-TranH13a</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Plug-and-play predictive control of modular nonlinear systems with coupling delays (<abbr title="Tri Tran">TT</abbr>, <abbr title="Quang Phuc Ha">QPH</abbr>), pp. 699–704.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2013-WangC.html">CASE-2013-WangC</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A robust production control policy for a multiple-stage production system with inventory inaccuracy and time-delay (<abbr title="Zheng Wang">ZW</abbr>, <abbr title="Felix T. S. Chan">FTSC</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2013-KimJK.html">DAC-2013-KimJK</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem (<abbr title="Juyeon Kim">JK</abbr>, <abbr title="Deokjin Joo">DJ</abbr>, <abbr title="Taewhan Kim">TK</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChaG.html">DATE-2013-ChaG</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Trojan detection via delay measurements: a new approach to select paths and vectors to maximize effectiveness and minimize cost (<abbr title="Byeongju Cha">BC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 1265–1270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ChenRSIFC.html">DATE-2013-ChenRSIFC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation (<abbr title="Ying-Yu Chen">YYC</abbr>, <abbr title="Artem Rogachev">AR</abbr>, <abbr title="Amit Sangai">AS</abbr>, <abbr title="Giuseppe Iannaccone">GI</abbr>, <abbr title="Gianluca Fiori">GF</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 1789–1794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-MuradoreQF.html">DATE-2013-MuradoreQF</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Model predictive control over delay-based differentiated services control networks (<abbr title="Riccardo Muradore">RM</abbr>, <abbr title="Davide Quaglia">DQ</abbr>, <abbr title="Paolo Fiorini">PF</abbr>), pp. 1117–1122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-SarrazinENBG.html">DATE-2013-SarrazinENBG</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection (<abbr title="Sébastien Sarrazin">SS</abbr>, <abbr title="Samuel Evain">SE</abbr>, <abbr title="Lirida Alves de Barros Naviner">LAdBN</abbr>, <abbr title="Yannick Bonhomme">YB</abbr>, <abbr title="Valentin Gherman">VG</abbr>), pp. 1077–1082.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WagnerW.html">DATE-2013-WagnerW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Efficient variation-aware statistical dynamic timing analysis for delay test applications (<abbr title="Marcus Wagner">MW</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 276–281.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-ZhangYH0.html">DATE-2013-ZhangYH0</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Capturing post-silicon variation by layout-aware path-delay testing (<abbr title="Xiaolin Zhang">XZ</abbr>, <abbr title="Jing Ye">JY</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2013-AlvesF.html">CSCW-2013-AlvesF</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Radiator: context propagation based on delayed aggregation (<abbr title="Pedro Alves">PA</abbr>, <abbr title="Paulo Ferreira">PF</abbr>), pp. 249–260.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/caise.png" alt="CAiSE"/><a href="../CAiSE-2013-PikaAFHW.html">CAiSE-2013-PikaAFHW</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Profiling Event Logs to Configure Risk Indicators for Process Delays (<abbr title="Anastasiia Pika">AP</abbr>, <abbr title="Wil M. P. van der Aalst">WMPvdA</abbr>, <abbr title="Colin J. Fidge">CJF</abbr>, <abbr title="Arthur H. M. ter Hofstede">AHMtH</abbr>, <abbr title="Moe Thandar Wynn">MTW</abbr>), pp. 465–481.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-c3-2013-JoulaniGS.html">ICML-c3-2013-JoulaniGS</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span></dt><dd>Online Learning under Delayed Feedback (<abbr title="Pooria Joulani">PJ</abbr>, <abbr title="András György">AG</abbr>, <abbr title="Csaba Szepesvári">CS</abbr>), pp. 1453–1461.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2013-BertschNS.html">CC-2013-BertschNS</a> <span class="tag"><a href="../tag/lr.html" title="lr">#lr</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/parsing.html" title="parsing">#parsing</a></span></dt><dd>On LR Parsing with Selective Delays (<abbr title="Eberhard Bertsch">EB</abbr>, <abbr title="Mark-Jan Nederhof">MJN</abbr>, <abbr title="Sylvain Schmitz">SS</abbr>), pp. 244–263.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-RavindranathPMB.html">SOSP-2013-RavindranathPMB</a> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Timecard: controlling user-perceived delays in server-based mobile applications (<abbr title="Lenin Ravindranath">LR</abbr>, <abbr title="Jitendra Padhye">JP</abbr>, <abbr title="Ratul Mahajan">RM</abbr>, <abbr title="Hari Balakrishnan">HB</abbr>), pp. 85–100.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-JungBT.html">CASE-2012-JungBT</a></dt><dd>A simplified time-delayed disturbance observer for position control of robot manipulators (<abbr title="Seul Jung">SJ</abbr>, <abbr title="Yeong Geol Bae">YGB</abbr>, <abbr title="Masayoshi Tomizuka">MT</abbr>), pp. 555–560.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-Kim.html">CASE-2012-Kim</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust stability analysis of T-S fuzzy systems with interval time-varying delays via a relaxation technique (<abbr title="Sung Hyun Kim">SHK</abbr>), pp. 829–832.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2012-YanG.html">CASE-2012-YanG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/physics.html" title="physics">#physics</a></span></dt><dd>Time-delay estimation of ultrasonic echoes based on the physical model matching (<abbr title="Xiaole Yan">XY</abbr>, <abbr title="Lichen Gu">LG</abbr>), pp. 469–473.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-HuangLTCSCK.html">DAC-2012-HuangLTCSCK</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Small delay testing for TSVs in 3-D ICs (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Yu-Hsiang Lin">YHL</abbr>, <abbr title="Kun-Han Tsai">KHT</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>, <abbr title="Stephen K. Sunter">SKS</abbr>, <abbr title="Yung-Fa Chou">YFC</abbr>, <abbr title="Ding-Ming Kwai">DMK</abbr>), pp. 1031–1036.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2012-MeirR.html">DAC-2012-MeirR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/biology.html" title="biology">#biology</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis (<abbr title="Arie Meir">AM</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 301–310.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-JafariJL.html">DATE-2012-JafariJL</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case delay analysis of Variable Bit-Rate flows in network-on-chip with aggregate scheduling (<abbr title="Fahimeh Jafari">FJ</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 538–541.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-KondratyevLMW.html">DATE-2012-KondratyevLMW</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Exploiting area/delay tradeoffs in high-level synthesis (<abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Mike Meyer">MM</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>), pp. 1024–1029.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-MarinhoNPP.html">DATE-2012-MarinhoNPP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Preemption delay analysis for floating non-preemptive region scheduling (<abbr title="José Marinho">JM</abbr>, <abbr title="Vincent Nélis">VN</abbr>, <abbr title="Stefan M. Petters">SMP</abbr>, <abbr title="Isabelle Puaut">IP</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2012-GiambrunoMNS.html">DLT-2012-GiambrunoMNS</a> <span class="tag"><a href="../tag/bidirectional.html" title="bidirectional">#bidirectional</a></span> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>A Generalization of Girod’s Bidirectional Decoding Method to Codes with a Finite Deciphering Delay (<abbr title="Laura Giambruno">LG</abbr>, <abbr title="Sabrina Mantaci">SM</abbr>, <abbr title="Jean Néraud">JN</abbr>, <abbr title="Carla Selmi">CS</abbr>), pp. 471–476.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2012-HuH.html">SAC-2012-HuH</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A density-aware routing scheme in delay tolerant networks (<abbr title="Chih-Lin Hu">CLH</abbr>, <abbr title="Bing-Jung Hsieh">BJH</abbr>), pp. 563–568.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2012-GuetGHMS.html">CAV-2012-GuetGHMS</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span></dt><dd>Delayed Continuous-Time Markov Chains for Genetic Regulatory Circuits (<abbr title="Calin C. Guet">CCG</abbr>, <abbr title="Ashutosh Gupta">AG</abbr>, <abbr title="Thomas A. Henzinger">TAH</abbr>, <abbr title="Maria Mateescu">MM</abbr>, <abbr title="Ali Sezgin">AS</abbr>), pp. 294–309.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2011-PuiuM.html">CASE-2011-PuiuM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>The time delay control of CAN messages for real-time communication (<abbr title="Dan Puiu">DP</abbr>, <abbr title="Florin Moldoveanu">FM</abbr>), pp. 631–636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-AarestadLPAA.html">DAC-2011-AarestadLPAA</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect (<abbr title="Jim Aarestad">JA</abbr>, <abbr title="Charles Lamech">CL</abbr>, <abbr title="Jim Plusquellic">JP</abbr>, <abbr title="Dhruva Acharyya">DA</abbr>, <abbr title="Kanak Agarwal">KA</abbr>), pp. 534–539.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-ChenO.html">DAC-2011-ChenO</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Diagnosing scan clock delay faults through statistical timing pruning (<abbr title="Mingjing Chen">MC</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 423–428.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-LeeJ.html">DAC-2011-LeeJ</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations (<abbr title="Chun-Yi Lee">CYL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-WhatmoughDBD.html">DAC-2011-WhatmoughDBD</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Error-resilient low-power DSP via path-delay shaping (<abbr title="Paul N. Whatmough">PNW</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="David M. Bull">DMB</abbr>, <abbr title="Izzat Darwazeh">ID</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AgyekumN.html">DATE-2011-AgyekumN</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication (<abbr title="Melinda Y. Agyekum">MYA</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 1370–1375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-BarceloGBS.html">DATE-2011-BarceloGBS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An efficient and scalable STA tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation (<abbr title="Salvador Barcelo">SB</abbr>, <abbr title="Xavier Gili">XG</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 1602–1607.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ChenLH.html">DATE-2011-ChenLH</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Architectural exploration of 3D FPGAs towards a better balance between area and delay (<abbr title="Chia-I Chen">CIC</abbr>, <abbr title="Bau-Cheng Lee">BCL</abbr>, <abbr title="Juinn-Dar Huang">JDH</abbr>), pp. 587–590.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-EggersglusD.html">DATE-2011-EggersglusD</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization (<abbr title="Stephan Eggersglüß">SE</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1291–1296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-HsuL.html">DATE-2011-HsuL</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Clock gating optimization with delay-matching (<abbr title="Shih-Jung Hsu">SJH</abbr>, <abbr title="Rung-Bin Lin">RBL</abbr>), pp. 643–648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-OnizawaMH.html">DATE-2011-OnizawaMH</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/monitoring.html" title="monitoring">#monitoring</a></span></dt><dd>Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring (<abbr title="Naoya Onizawa">NO</abbr>, <abbr title="Atsushi Matsumoto">AM</abbr>, <abbr title="Takahiro Hanyu">TH</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-v2-2011-FleuryPL.html">DUXU-v2-2011-FleuryPL</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/ubiquitous.html" title="ubiquitous">#ubiquitous</a></span> <span class="tag"><a href="../tag/usability.html" title="usability">#usability</a></span></dt><dd>Evaluating Ubiquitous Media Usability Challenges: Content Transfer and Channel Switching Delays (<abbr title="Alexandre Fleury">AF</abbr>, <abbr title="Jakob Schou Pedersen">JSP</abbr>, <abbr title="Lars Bo Larsen">LBL</abbr>), pp. 404–413.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-v2-2011-MurataHS.html">HIMI-v2-2011-MurataHS</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Visual Feedback to Reduce Influence of Delay on Video Chatting (<abbr title="Kazuyoshi Murata">KM</abbr>, <abbr title="Masatsugu Hattori">MH</abbr>, <abbr title="Yu Shibuya">YS</abbr>), pp. 157–164.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2011-JiaWLW.html">ICEIS-v2-2011-JiaWLW</a> <span class="tag"><a href="../tag/higher-order.html" title="higher-order">#higher-order</a></span> <span class="tag"><a href="../tag/research.html" title="research">#research</a></span></dt><dd>The Research on Stability of Supply Chain under High Order Delay (<abbr title="Suling Jia">SJ</abbr>, <abbr title="Lin Wang">LW</abbr>, <abbr title="Chang Luo">CL</abbr>, <abbr title="Qiang Wang">QW</abbr>), pp. 361–367.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/qapl.png" alt="QAPL"/><a href="../QAPL-2011-AmanC.html">QAPL-2011-AmanC</a> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>Time Delays in Membrane Systems and Petri Nets (<abbr title="Bogdan Aman">BA</abbr>, <abbr title="Gabriel Ciobanu">GC</abbr>), pp. 47–60.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-2011-EmmiQR.html">POPL-2011-EmmiQR</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Delay-bounded scheduling (<abbr title="Michael Emmi">ME</abbr>, <abbr title="Shaz Qadeer">SQ</abbr>, <abbr title="Zvonimir Rakamaric">ZR</abbr>), pp. 411–422.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ldta.png" alt="LDTA"/><a href="../LDTA-2011-JimM.html">LDTA-2011-JimM</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Delayed semantic actions in Yakker (<abbr title="Trevor Jim">TJ</abbr>, <abbr title="Yitzhak Mandelbaum">YM</abbr>), p. 8.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2010-HanSL.html">CASE-2010-HanSL</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span></dt><dd>Modified generalized predictive power control for wireless networked systems with random delays (<abbr title="Cunwu Han">CH</abbr>, <abbr title="Dehui Sun">DS</abbr>, <abbr title="Zhijun Li">ZL</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-AlpaslanDKMHW.html">DATE-2010-AlpaslanDKMHW</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>NIM- a noise index model to estimate delay discrepancies between silicon and simulation (<abbr title="Elif Alpaslan">EA</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="Bram Kruseman">BK</abbr>, <abbr title="Ananta K. Majhi">AKM</abbr>, <abbr title="Wilmar M. Heuvelman">WMH</abbr>, <abbr title="Paul van de Wiel">PvdW</abbr>), pp. 1373–1376.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-BauerSF.html">DATE-2010-BauerSF</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case end-to-end delay analysis of an avionics AFDX network (<abbr title="Henri Bauer">HB</abbr>, <abbr title="Jean-Luc Scharbarg">JLS</abbr>, <abbr title="Christian Fraboul">CF</abbr>), pp. 1220–1224.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-GanapathyCGR.html">DATE-2010-GanapathyCGR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability (<abbr title="Shrikanth Ganapathy">SG</abbr>, <abbr title="Ramon Canal">RC</abbr>, <abbr title="Antonio González">AG</abbr>, <abbr title="Antonio Rubio">AR</abbr>), pp. 417–422.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PeiLL.html">DATE-2010-PeiLL</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An on-chip clock generation scheme for faster-than-at-speed delay testing (<abbr title="Songwei Pei">SP</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li">XL</abbr>), pp. 1353–1356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PellizzoniSCCT.html">DATE-2010-PellizzoniSCCT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Worst case delay analysis for memory interference in multicore systems (<abbr title="Rodolfo Pellizzoni">RP</abbr>, <abbr title="Andreas Schranzhofer">AS</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>, <abbr title="Marco Caccamo">MC</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 741–746.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-PengYTC.html">DATE-2010-PengYTC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>High-quality pattern selection for screening small-delay defects considering process variations and crosstalk (<abbr title="Ke Peng">KP</abbr>, <abbr title="Mahmut Yilmaz">MY</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1426–1431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-ZengC.html">DATE-2010-ZengC</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interconnect delay and slew metrics using the beta distribution (<abbr title="Jun-Kuei Zeng">JKZ</abbr>, <abbr title="Chung-Ping Chen">CPC</abbr>), pp. 1329–1332.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../ICGT-2010-OrejasL.html">ICGT-2010-OrejasL</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/graph%20transformation.html" title="graph transformation">#graph transformation</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>Delaying Constraint Solving in Symbolic Graph Transformation (<abbr title="Fernando Orejas">FO</abbr>, <abbr title="Leen Lambers">LL</abbr>), pp. 43–58.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-2010-AhmadNSNN.html">ICPR-2010-AhmadNSNN</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Clock Offset Estimation in Wireless Sensor Networks with Weibull Distributed Network Delays (<abbr title="Aitzaz Ahmad">AA</abbr>, <abbr title="Amina Noor">AN</abbr>, <abbr title="Erchin Serpedin">ES</abbr>, <abbr title="Hazem N. Nounou">HNN</abbr>, <abbr title="Mohamed N. Nounou">MNN</abbr>), pp. 2322–2325.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-BiDG.html">HPCA-2010-BiDG</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Delay-Hiding energy management mechanisms for DRAM (<abbr title="Mingsong Bi">MB</abbr>, <abbr title="Ran Duan">RD</abbr>, <abbr title="Chris Gniady">CG</abbr>), pp. 1–10.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2009-RamakrishnanR.html">CASE-2009-RamakrishnanR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>Delay-dependent stability analysis of linear system with additive time-varying delays (<abbr title="Krishnan Ramakrishnan">KR</abbr>, <abbr title="Goshaidas Ray">GR</abbr>), pp. 122–126.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2009-RoyBCC.html">CASE-2009-RoyBCC</a></dt><dd>HIV model with intracellular delay — a mathematical study (<abbr title="Priti Kumar Roy">PKR</abbr>, <abbr title="Nandadulal Bairagi">NB</abbr>, <abbr title="Joydev Chattopadhyay">JC</abbr>, <abbr title="Biplab Chattopadhyay">BC</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-TaoL.html">DATE-2009-TaoL</a> <span class="tag"><a href="../tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Decoupling capacitor planning with analytical delay model on RLC power grid (<abbr title="Ye Tao">YT</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 839–844.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-YilmazC.html">DATE-2009-YilmazC</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects (<abbr title="Mahmut Yilmaz">MY</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1488–1493.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2009-NeuhausserSK.html">FoSSaCS-2009-NeuhausserSK</a> <span class="tag"><a href="../tag/markov.html" title="markov">#markov</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Delayed Nondeterminism in Continuous-Time Markov Decision Processes (<abbr title="Martin R. Neuhäußer">MRN</abbr>, <abbr title="Mariëlle Stoelinga">MS</abbr>, <abbr title="Joost-Pieter Katoen">JPK</abbr>), pp. 364–379.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2009-GauwinNT.html">LATA-2009-GauwinNT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Bounded Delay and Concurrency for Earliest Query Answering (<abbr title="Olivier Gauwin">OG</abbr>, <abbr title="Joachim Niehren">JN</abbr>, <abbr title="Sophie Tison">ST</abbr>), pp. 350–361.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-NIMT-2009-TongW.html">HCI-NIMT-2009-TongW</a> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="../tag/speech.html" title="speech">#speech</a></span></dt><dd>Compensate the Speech Recognition Delays for Accurate Speech-Based Cursor Position Control (<abbr title="Qiang Tong">QT</abbr>, <abbr title="Ziyun Wang">ZW</abbr>), pp. 752–760.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-DIE-2009-ShinPC.html">HIMI-DIE-2009-ShinPC</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span></dt><dd>Virtual Convex Polygon Based Hole Boundary Detection and Time Delay Based Hole Detour Scheme in WSNs (<abbr title="Inyoung Shin">IS</abbr>, <abbr title="Ngoc Duy Pham">NDP</abbr>, <abbr title="Hyunseung Choo">HC</abbr>), pp. 619–627.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2008-Morrison.html">CASE-2008-Morrison</a> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span></dt><dd>Flow lines with regular service times: Evolution of delay, state dependent failures and semiconductor wafer fabrication (<abbr title="James R. Morrison">JRM</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HeloueN.html">DAC-2008-HeloueN</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Parameterized timing analysis with general delay models and arbitrary variation sources (<abbr title="Khaled R. Heloue">KRH</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-HomayounPMV.html">DAC-2008-HomayounPMV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency (<abbr title="Houman Homayoun">HH</abbr>, <abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Mohammad A. Makhzan">MAM</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>), pp. 68–71.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KellerTK.html">DAC-2008-KellerTK</a> <span class="tag"><a href="../tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Challenges in gate level modeling for delay and SI at 65nm and below (<abbr title="Igor Keller">IK</abbr>, <abbr title="King Ho Tam">KHT</abbr>, <abbr title="Vinod Kariat">VK</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-WangLZTYTCN.html">DAC-2008-WangLZTYTCN</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays (<abbr title="Yi Wang">YW</abbr>, <abbr title="Wai-Shing Luk">WSL</abbr>, <abbr title="Xuan Zeng">XZ</abbr>, <abbr title="Jun Tao">JT</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Jiarong Tong">JT</abbr>, <abbr title="Wei Cai">WC</abbr>, <abbr title="Jia Ni">JN</abbr>), pp. 223–226.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ClineCBTS.html">DATE-2008-ClineCBTS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Transistor-Specific Delay Modeling for SSTA (<abbr title="Brian Cline">BC</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Andres Torres">AT</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-KeezerMD.html">DATE-2008-KeezerMD</a> <span class="tag"><a href="../tag/injection.html" title="injection">#injection</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Variable Delay of Multi-Gigahertz Digital Signals for Deskew and Jitter-Injection Test Applications (<abbr title="David C. Keezer">DCK</abbr>, <abbr title="Dany Minier">DM</abbr>, <abbr title="Patrice Ducharme">PD</abbr>), pp. 1486–1491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-NagpalGK.html">DATE-2008-NagpalGK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements (<abbr title="Charu Nagpal">CN</abbr>, <abbr title="Rajesh Garg">RG</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 354–359.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PakbazniaP.html">DATE-2008-PakbazniaP</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting (<abbr title="Ehsan Pakbaznia">EP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2008-GuptaRSWB.html">HPCA-2008-GuptaRSWB</a> <span class="tag"><a href="../tag/commit.html" title="commit">#commit</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>DeCoR: A Delayed Commit and Rollback mechanism for handling inductive noise in processors (<abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Krishna K. Rangan">KKR</abbr>, <abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 381–392.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2008-HomayounPMV.html">LCTES-2008-HomayounPMV</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Improving performance and reducing energy-delay with adaptive resource resizing for out-of-order embedded processors (<abbr title="Houman Homayoun">HH</abbr>, <abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Mohammad A. Makhzan">MAM</abbr>, <abbr title="Alexander V. Veidenbaum">AVV</abbr>), pp. 71–78.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2007-KirkpatrickC.html">CASE-2007-KirkpatrickC</a></dt><dd>DC Machine Control with Time Delay and a PID Controller (<abbr title="Kevin P. Kirkpatrick">KPK</abbr>, <abbr title="Ghulam M. Chaudhry">GMC</abbr>), pp. 783–787.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-AhmedTJ.html">DAC-2007-AhmedTJ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design (<abbr title="Nisar Ahmed">NA</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>, <abbr title="Vinay Jayaram">VJ</abbr>), pp. 533–538.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-ChengCW07a.html">DAC-2007-ChengCW07a</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>DDBDD: Delay-Driven BDD Synthesis for FPGAs (<abbr title="Lei Cheng">LC</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 910–915.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-GandikotaCBSB.html">DAC-2007-GandikotaCBSB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Top-k Aggressors Sets in Delay Noise Analysis (<abbr title="Ravikishore Gandikota">RG</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Murat R. Becer">MRB</abbr>), pp. 174–179.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-HuangCCN.html">DAC-2007-HuangCCN</a></dt><dd>Clock Period Minimization with Minimum Delay Insertion (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>, <abbr title="Chia-Ming Chang">CMC</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>), pp. 970–975.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-LiuS.html">DAC-2007-LiuS</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations (<abbr title="Qunzeng Liu">QL</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RamanCOD.html">DAC-2007-RamanCOD</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution (<abbr title="Balaji Raman">BR</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Wei Tsang Ooi">WTO</abbr>, <abbr title="Santanu Dutta">SD</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-RoyMC.html">DAC-2007-RoyMC</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew (<abbr title="Abinash Roy">AR</abbr>, <abbr title="Noha H. Mahmoud">NHM</abbr>, <abbr title="Masud H. Chowdhury">MHC</abbr>), pp. 184–187.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-BarajasCCMGCBI.html">DATE-2007-BarajasCCMGCBI</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Interactive presentation: Behavioral modeling of delay-locked loops and its application to jitter optimization in ultra wide-band impulse radio systems (<abbr title="Enrique Barajas">EB</abbr>, <abbr title="R. Cosculluela">RC</abbr>, <abbr title="D. Coutinho">DC</abbr>, <abbr title="Diego Mateo">DM</abbr>, <abbr title="José Luis González">JLG</abbr>, <abbr title="I. Cairò">IC</abbr>, <abbr title="S. Banda">SB</abbr>, <abbr title="M. Ikeda">MI</abbr>), pp. 1430–1435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-FavalliM.html">DATE-2007-FavalliM</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Interactive presentation: Pulse propagation for the detection of small delay defects (<abbr title="Michele Favalli">MF</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 1295–1300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-JuCR.html">DATE-2007-JuCR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Accounting for cache-related preemption delay in dynamic priority schedulability analysis (<abbr title="Lei Ju">LJ</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>), pp. 1623–1628.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-KurraSP.html">DATE-2007-KurraSP</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The impact of loop unrolling on controller delay in high level synthesis (<abbr title="Srikanth Kurra">SK</abbr>, <abbr title="Neeraj Kumar Singh">NKS</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LinXZ.html">DATE-2007-LinXZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Design closure driven delay relaxation based on convex cost network flow (<abbr title="Chuan Lin">CL</abbr>, <abbr title="Aiguo Xie">AX</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-NiM.html">DATE-2007-NiM</a> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>Self-heating-aware optimal wire sizing under Elmore delay model (<abbr title="Min Ni">MN</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 1373–1378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-RosselloBBS.html">DATE-2007-RosselloBBS</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Dynamic critical resistance: a timing-based critical resistance model for statistical delay testing of nanometer ICs (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Carol de Benito">CdB</abbr>, <abbr title="Sebastiàn A. Bota">SAB</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 1271–1276.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SatishRK.html">DATE-2007-SatishRK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A decomposition-based constraint optimization approach for statically scheduling task graphs with communication delays to multiprocessors (<abbr title="Nadathur Satish">NS</abbr>, <abbr title="Kaushik Ravindran">KR</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-SilvaSP.html">DATE-2007-SilvaSP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient computation of the worst-delay corner (<abbr title="Luís Guerra e Silva">LGeS</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 1617–1622.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-TadesseSLBG.html">DATE-2007-TadesseSLBG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Accurate timing analysis using SAT and pattern-dependent delay models (<abbr title="Desta Tadesse">DT</abbr>, <abbr title="D. Sheffield">DS</abbr>, <abbr title="E. Lenge">EL</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joel Grodstein">JG</abbr>), pp. 1018–1023.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-WangY.html">DATE-2007-WangY</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>High-level test synthesis for delay fault testability (<abbr title="Sying-Jyan Wang">SJW</abbr>, <abbr title="Tung-Hua Yeh">THY</abbr>), pp. 45–50.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HIMI-IIE-2007-MurataNSKT.html">HIMI-IIE-2007-MurataNSKT</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Visual Feedback to Reduce the Negative Effects of Message Transfer Delay on Voice Chatting (<abbr title="Kazuyoshi Murata">KM</abbr>, <abbr title="Megumi Nakamura">MN</abbr>, <abbr title="Yu Shibuya">YS</abbr>, <abbr title="Itaru Kuramoto">IK</abbr>, <abbr title="Yoshihiro Tsujino">YT</abbr>), pp. 95–101.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-2007-FahndrichX.html">OOPSLA-2007-FahndrichX</a> <span class="tag"><a href="../tag/invariant.html" title="invariant">#invariant</a></span></dt><dd>Establishing object invariants with delayed types (<abbr title="Manuel Fähndrich">MF</abbr>, <abbr title="Songtao Xia">SX</abbr>), pp. 337–350.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2007-BaganDG.html">CSL-2007-BaganDG</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>On Acyclic Conjunctive Queries and Constant Delay Enumeration (<abbr title="Guillaume Bagan">GB</abbr>, <abbr title="Arnaud Durand">AD</abbr>, <abbr title="Etienne Grandjean">EG</abbr>), pp. 208–222.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/rta.png" alt="RTA"/><a href="../RTA-2007-Santo.html">RTA-2007-Santo</a></dt><dd>Delayed Substitutions (<abbr title="José Espírito Santo">JES</abbr>), pp. 169–183.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2006-LeeLS.html">CASE-2006-LeeLS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Token delays and generalized workload balancing for timed event graphs with application to cluster tool operation (<abbr title="Tae-Eog Lee">TEL</abbr>, <abbr title="Hwan-Yong Lee">HYL</abbr>, <abbr title="R. S. Sreenivas">RSS</abbr>), pp. 93–99.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AhmedTJ.html">DAC-2006-AhmedTJ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Timing-based delay test for screening small delay defects (<abbr title="Nisar Ahmed">NA</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>, <abbr title="Vinay Jayaram">VJ</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-AksoyCFM.html">DAC-2006-AksoyCFM</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming (<abbr title="Levent Aksoy">LA</abbr>, <abbr title="Eduardo A. C. da Costa">EACdC</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José Monteiro">JM</abbr>), pp. 669–674.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-FatemiNP.html">DAC-2006-FatemiNP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Statistical logic cell delay analysis using a current-based model (<abbr title="Hanif Fatemi">HF</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 253–256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-GuptaGP.html">DAC-2006-GuptaGP</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Rapid estimation of control delay from high-level specifications (<abbr title="Gagan Raj Gupta">GRG</abbr>, <abbr title="Madhur Gupta">MG</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 455–458.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-LinCC.html">DAC-2006-LinCC</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimal simultaneous mapping and clustering for FPGA delay optimization (<abbr title="Joey Y. Lin">JYL</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PengL.html">DAC-2006-PengL</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power repeater insertion with both delay and slew rate constraints (<abbr title="Yuantao Peng">YP</abbr>, <abbr title="Xun Liu">XL</abbr>), pp. 302–307.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-GillPW.html">DATE-2006-GillPW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Soft delay error analysis in logic circuits (<abbr title="Balkaran S. Gill">BSG</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Francis G. Wolff">FGW</abbr>), pp. 47–52.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-NazarianP.html">DATE-2006-NazarianP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Cell delay analysis based on rate-of-current change (<abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 539–544.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-PolianF.html">DATE-2006-PolianF</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Functional constraints vs. test compression in scan-based delay testing (<abbr title="Ilia Polian">IP</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 1039–1044.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RosselloS.html">DATE-2006-RosselloS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span></dt><dd>A compact model to identify delay faults due to crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 902–906.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-YangC.html">DATE-2006-YangC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Timing-reasoning-based delay fault diagnosis (<abbr title="Kai Yang">KY</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 418–423.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2006-CampobelloCCM.html">DATE-DF-2006-CampobelloCCM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>GALS networks on chip: a new solution for asynchronous delay-insensitive links (<abbr title="Giuseppe Campobello">GC</abbr>, <abbr title="Marco Castano">MC</abbr>, <abbr title="Carmine Ciofi">CC</abbr>, <abbr title="Daniele Mangano">DM</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/doceng.png" alt="DocEng"/><a href="../DocEng-2006-Maitre.html">DocEng-2006-Maitre</a> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Describing multistructured XML documents by means of delay nodes (<abbr title="Jacques Le Maitre">JLM</abbr>), pp. 155–164.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2006-CohenFKKS.html">VLDB-2006-CohenFKKS</a></dt><dd>Full Disjunctions: Polynomial-Delay Iterators in Action (<abbr title="Sara Cohen">SC</abbr>, <abbr title="Itzhak Fadida">IF</abbr>, <abbr title="Yaron Kanza">YK</abbr>, <abbr title="Benny Kimelfeld">BK</abbr>, <abbr title="Yehoshua Sagiv">YS</abbr>), pp. 739–750.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2006-NarayananDMR.html">VLDB-2006-NarayananDMR</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Delay Aware Querying with Seaweed (<abbr title="Dushyanth Narayanan">DN</abbr>, <abbr title="Austin Donnelly">AD</abbr>, <abbr title="Richard Mortier">RM</abbr>, <abbr title="Antony I. T. Rowstron">AITR</abbr>), pp. 727–738.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2006-GergleKF.html">CHI-2006-GergleKF</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>The impact of delayed visual feedback on collaborative performance (<abbr title="Darren Gergle">DG</abbr>, <abbr title="Robert E. Kraut">REK</abbr>, <abbr title="Susan R. Fussell">SRF</abbr>), pp. 1303–1312.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2006-YanSG.html">LCTES-2006-YanSG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures (<abbr title="Leipo Yan">LY</abbr>, <abbr title="Thambipillai Srikanthan">TS</abbr>, <abbr title="Niu Gang">NG</abbr>), pp. 182–188.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2006-BrevikNW.html">PPoPP-2006-BrevikNW</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting bounds on queuing delay for batch-scheduled parallel machines (<abbr title="John Brevik">JB</abbr>, <abbr title="Daniel Nurmi">DN</abbr>, <abbr title="Richard Wolski">RW</abbr>), pp. 110–118.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/csl.png" alt="CSL"/><a href="../CSL-2006-Bagan.html">CSL-2006-Bagan</a> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>MSO Queries on Tree Decomposable Structures Are Computable with Linear Delay (<abbr title="Guillaume Bagan">GB</abbr>), pp. 167–181.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ChangZNV.html">DAC-2005-ChangZNV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions (<abbr title="Hongliang Chang">HC</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Sambasivan Narayan">SN</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-KajiharaFWMHS.html">DAC-2005-KajiharaFWMHS</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Path delay test compaction with process variation tolerance (<abbr title="Seiji Kajihara">SK</abbr>, <abbr title="Masayasu Fukunaga">MF</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>, <abbr title="Toshiyuki Maeda">TM</abbr>, <abbr title="Shuji Hamada">SH</abbr>, <abbr title="Yasuo Sato">YS</abbr>), pp. 845–850.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-TennakoonS.html">DAC-2005-TennakoonS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and accurate gate sizing with piecewise convex delay models (<abbr title="Hiran Tennakoon">HT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ZhanSLPNS.html">DAC-2005-ZhanSLPNS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Correlation-aware statistical timing analysis with non-gaussian delay distributions (<abbr title="Yaping Zhan">YZ</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="David Newmark">DN</abbr>, <abbr title="Mahesh Sharma">MS</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-ZykovMJVS.html">DAC-2005-ZykovMJVS</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs (<abbr title="Andrey V. Zykov">AVZ</abbr>, <abbr title="Elias Mizan">EM</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>, <abbr title="Ajay Subramanian">AS</abbr>), pp. 270–273.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BeckBKPLP.html">DATE-2005-BeckBKPLP</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Logic Design for On-Chip Test Clock Generation — Implementation Details and Impact on Delay Test Quality (<abbr title="Matthias Beck">MB</abbr>, <abbr title="Olivier Barondeau">OB</abbr>, <abbr title="Martin Kaibel">MK</abbr>, <abbr title="Frank Poehl">FP</abbr>, <abbr title="Xijiang Lin">XL</abbr>, <abbr title="Ron Press">RP</abbr>), pp. 56–61.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BhuniaMRR.html">DATE-2005-BhuniaMRR</a> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-BouesseRDG.html">DATE-2005-BouesseRDG</a> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement (<abbr title="G. Fraidy Bouesse">GFB</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Sophie Dumont">SD</abbr>, <abbr title="Fabien Germain">FG</abbr>), pp. 424–429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ChandrasekarH.html">DATE-2005-ChandrasekarH</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Integration of Learning Techniques into Incremental Satisfiability for Efficient Path-Delay Fault Test Generation (<abbr title="Kameshwar Chandrasekar">KC</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-DattaBMBR.html">DATE-2005-DattaBMBR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies (<abbr title="Animesh Datta">AD</abbr>, <abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 926–931.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KumarLTW.html">DATE-2005-KumarLTW</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching (<abbr title="Y. Satish Kumar">YSK</abbr>, <abbr title="Jun Li">JL</abbr>, <abbr title="Claudio Talarico">CT</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KumarTCJ.html">DATE-2005-KumarTCJ</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Implicit and Exact Path Delay Fault Grading in Sequential Circuits (<abbr title="Mahilchi Milir Vaseekar Kumar">MMVK</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Rathish Jayabharathi">RJ</abbr>), pp. 990–995.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-MartinelliD.html">DATE-2005-MartinelliD</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition (<abbr title="Andrés Martinelli">AM</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 430–431.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-WangMDCM.html">DATE-2005-WangMDCM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/variability.html" title="variability">#variability</a></span></dt><dd>Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules (<abbr title="Hua Wang">HW</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Karen Maex">KM</abbr>), pp. 914–919.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/scam.png" alt="SCAM"/><a href="../SCAM-2005-BermudoKH.html">SCAM-2005-BermudoKH</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Control Flow Graph Reconstruction for Assembly Language Programs with Delayed Instructions (<abbr title="Nerina Bermudo">NB</abbr>, <abbr title="Andreas Krall">AK</abbr>, <abbr title="R. Nigel Horspool">RNH</abbr>), pp. 107–118.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-ZhengZOMF.html">SAC-2005-ZhengZOMF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Node clustering based on link delay in P2P networks (<abbr title="Wei Zheng">WZ</abbr>, <abbr title="Sheng Zhang">SZ</abbr>, <abbr title="Yi Ouyang">YO</abbr>, <abbr title="Fillia Makedon">FM</abbr>, <abbr title="James Ford">JF</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2005-BozzanoBCJRRS.html">CAV-2005-BozzanoBCJRRS</a> <span class="tag"><a href="../tag/modulo%20theories.html" title="modulo theories">#modulo theories</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Efficient Satisfiability Modulo Theories via Delayed Theory Combination (<abbr title="Marco Bozzano">MB</abbr>, <abbr title="Roberto Bruttomesso">RB</abbr>, <abbr title="Alessandro Cimatti">AC</abbr>, <abbr title="Tommi A. Junttila">TAJ</abbr>, <abbr title="Silvio Ranise">SR</abbr>, <abbr title="Peter van Rossum">PvR</abbr>, <abbr title="Roberto Sebastiani">RS</abbr>), pp. 335–349.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-AgarwalDB.html">DAC-2004-AgarwalDB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical gate delay model considering multiple input switching (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-AgarwalSBLNV.html">DAC-2004-AgarwalSBLNV</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>Variational delay metrics for interconnect timing analysis (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 381–384.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ChangHW.html">DAC-2004-ChangHW</a></dt><dd>Re-synthesis for delay variation tolerance (<abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Cheng-Tao Hsieh">CTH</abbr>, <abbr title="Kai-Chiang Wu">KCW</abbr>), pp. 814–819.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-KouroussisAN.html">DAC-2004-KouroussisAN</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case circuit delay taking into account power supply variations (<abbr title="Dionysios Kouroussis">DK</abbr>, <abbr title="Rubil Ahmadi">RA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-OrshanskyB.html">DAC-2004-OrshanskyB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Fast statistical timing analysis handling arbitrary delay correlations (<abbr title="Michael Orshansky">MO</abbr>, <abbr title="Arnab Bandyopadhyay">AB</abbr>), pp. 337–342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-SultaniaSS.html">DAC-2004-SultaniaSS</a></dt><dd>Tradeoffs between date oxide leakage and delay for dual Tox circuits (<abbr title="Anup Kumar Sultania">AKS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-WangMCA.html">DAC-2004-WangMCA</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On path-based learning and its applications in delay test and diagnosis (<abbr title="Li-C. Wang">LCW</abbr>, <abbr title="T. M. Mak">TMM</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-PadmanabanT.html">DATE-v1-2004-PadmanabanT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using BDDs and ZBDDs for Efficient Identification of Testable Path Delay Faults (<abbr title="Saravanan Padmanaban">SP</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>), pp. 50–55.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-Wang.html">DATE-v1-2004-Wang</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Regression Simulation: Applying Path-Based Learning In Delay Test and Post-Silicon Validation (<abbr title="Li-C. Wang">LCW</abbr>), pp. 692–695.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-KahngMR.html">DATE-v2-2004-KahngMR</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Boosting: Min-Cut Placement with Improved Signal Delay (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1098–1103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LampropoulosAR.html">DATE-v2-2004-LampropoulosAR</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique (<abbr title="Matheos Lampropoulos">ML</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Paul M. Rosinger">PMR</abbr>), pp. 1372–1373.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RahimiBD.html">DATE-v2-2004-RahimiBD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Correction and Optimization with Adaptive Delay Sequential Element (<abbr title="Kambiz Rahimi">KR</abbr>, <abbr title="Seth Bridges">SB</abbr>, <abbr title="Chris Diorio">CD</abbr>), p. 1416.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-RosselloS.html">DATE-v2-2004-RosselloS</a></dt><dd>A Compact Propagation Delay Model for Deep-Submicron CMOS Gates including Crosstalk (<abbr title="José Luis Rosselló">JLR</abbr>, <abbr title="Jaume Segura">JS</abbr>), pp. 954–961.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-WangLC.html">DATE-v2-2004-WangLC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Hybrid Delay Scan: A Low Hardware Overhead Scan-Based Delay Test Technique for High Fault Coverage and Compact Test Sets (<abbr title="Seongmoon Wang">SW</abbr>, <abbr title="Xiao Liu">XL</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 1296–1301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2004-GutwinBDFVG.html">CHI-2004-GutwinBDFVG</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span></dt><dd>Revealing delay in collaborative environments (<abbr title="Carl Gutwin">CG</abbr>, <abbr title="Steve Benford">SB</abbr>, <abbr title="Jeff Dyck">JD</abbr>, <abbr title="Mike Fraser">MF</abbr>, <abbr title="Ivan Vaghi">IV</abbr>, <abbr title="Chris Greenhalgh">CG</abbr>), pp. 503–510.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2004-CuellarFJN.html">ICEIS-v2-2004-CuellarFJN</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>An Adaptable Time-Delay Neural Network to Predict the Spanish Economic Indebtedness (<abbr title="Manuel P. Cuéllar">MPC</abbr>, <abbr title="Waldo Fajardo">WF</abbr>, <abbr title="Marial del Carmen Pegalajar Jiménez">MdCPJ</abbr>, <abbr title="Ramón Pérez-Pérez">RPP</abbr>, <abbr title="M. A. Navarro">MAN</abbr>), pp. 457–460.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-2004-CadoliM.html">KR-2004-CadoliM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Automated Reformulation of Specifications by Safe Delay of Constraints (<abbr title="Marco Cadoli">MC</abbr>, <abbr title="Toni Mancini">TM</abbr>), pp. 388–398.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-MinOAK.html">SAC-2004-MinOAK</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Communication delay in hypercubic networks with LRD traffic (<abbr title="Geyong Min">GM</abbr>, <abbr title="Mohamed Ould-Khaoua">MOK</abbr>, <abbr title="Irfan-Ullah Awan">IUA</abbr>, <abbr title="Demetres D. Kouvatsos">DDK</abbr>), pp. 347–351.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AgarwalBZV.html">DAC-2003-AgarwalBZV</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Computation and Refinement of Statistical Bounds on Circuit Delay (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 348–353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-AlpertLKD.html">DAC-2003-AlpertLKD</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay and slew metrics using the lognormal distribution (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Anirudh Devgan">AD</abbr>), pp. 382–385.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BozorgzadehGTS.html">DAC-2003-BozorgzadehGTS</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/integer.html" title="integer">#integer</a></span></dt><dd>Optimal integer delay budgeting on directed acyclic graphs (<abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Soheil Ghiasi">SG</abbr>, <abbr title="Atsushi Takahashi">AT</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 920–925.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-CroixW.html">DAC-2003-CroixW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Blade and razor: cell and interconnect delay analysis using current-based models (<abbr title="John F. Croix">JFC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 386–389.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-KrsticWCLM.html">DAC-2003-KrsticWCLM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="T. M. Mak">TMM</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-RamachandranJ.html">DAC-2003-RamachandranJ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing (<abbr title="Anand Ramachandran">AR</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-ThudiB.html">DAC-2003-ThudiB</a></dt><dd>Non-iterative switching window computation for delay-noise (<abbr title="Bhavana Thudi">BT</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-YehM.html">DAC-2003-YehM</a></dt><dd>Delay budgeting in sequential circuit with application on FPGA placement (<abbr title="Chao-Yang Yeh">CYY</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-HuangCW.html">DATE-2003-HuangCW</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Global Wire Bus Configuration with Minimum Delay Uncertainty (<abbr title="Li-Da Huang">LDH</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 10050–10055.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-KrsticWCLA.html">DATE-2003-KrsticWCLA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Delay Defect Diagnosis Based Upon Statistical Timing Models — The First Step (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 10328–10335.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-OhtakeOF.html">DATE-2003-OhtakeOF</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A Method of Test Generation fo Path Delay Faults Using Stuck-at Fault Test Generation Algorithms (<abbr title="Satoshi Ohtake">SO</abbr>, <abbr title="Kouhei Ohtani">KO</abbr>, <abbr title="Hideo Fujiwara">HF</abbr>), pp. 10310–10315.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-PadmanabanT.html">DATE-2003-PadmanabanT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Non-Enumerative Path Delay Fault Diagnosis  (<abbr title="Saravanan Padmanaban">SP</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>), pp. 10322–10327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-SeidlEJ.html">DATE-2003-SeidlEJ</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Performance-Directed Retiming for FPGAs Using Post-Placement Delay Information (<abbr title="Ulrich Seidl">US</abbr>, <abbr title="Klaus Eckl">KE</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 10770–10777.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-VelenisPF.html">DATE-2003-VelenisPF</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Reduced Delay Uncertainty in High Performance Clock Distribution Networks (<abbr title="Dimitrios Velenis">DV</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 10068–10075.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-XuN.html">DATE-2003-XuN</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Delay Fault Testing of Core-Based Systems-on-a-Chi (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>), pp. 10744–10752.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-2003-Kuhn.html">VLDB-2003-Kuhn</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/semistructured%20data.html" title="semistructured data">#semistructured data</a></span></dt><dd>The Zero-Delay Data Warehouse: Mobilizing Heterogeneous Databases (<abbr title="eva Kühn">eK</abbr>), pp. 1035–1040.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-GassendCDD.html">SAC-2003-GassendCDD</a> <span class="tag"><a href="../tag/authentication.html" title="authentication">#authentication</a></span></dt><dd>Delay-Based Circuit Authentication and Applications (<abbr title="Blaise Gassend">BG</abbr>, <abbr title="Dwaine E. Clarke">DEC</abbr>, <abbr title="Marten van Dijk">MvD</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 294–301.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-SalveminiSSSZZ.html">SAC-2003-SalveminiSSSZZ</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems (<abbr title="Lorenzo Salvemini">LS</abbr>, <abbr title="Mariagiovanna Sami">MS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Cristina Silvano">CS</abbr>, <abbr title="Vittorio Zaccaria">VZ</abbr>, <abbr title="Roberto Zafalon">RZ</abbr>), pp. 672–678.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-2003-GanzingerS.html">CADE-2003-GanzingerS</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/normalisation.html" title="normalisation">#normalisation</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>Superposition with Equivalence Reasoning and Delayed Clause Normal Form Transformation (<abbr title="Harald Ganzinger">HG</abbr>, <abbr title="Jürgen Stuber">JS</abbr>), pp. 335–349.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChenMB02a.html">DAC-2002-ChenMB02a</a></dt><dd>Coping with buffer delay change due to power and ground noise (<abbr title="Lauren Hui Chen">LHC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 860–865.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ChoiRD.html">DAC-2002-ChoiRD</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>Timed pattern generation for noise-on-delay calculation (<abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Florentin Dartu">FD</abbr>), pp. 870–873.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LiouKWC.html">DAC-2002-LiouKWC</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation (<abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Angela Krstic">AK</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-LiouWCDMKW.html">DAC-2002-LiouWCDMKW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Enhancing test efficiency for delay fault testing using multiple-clocked schemes (<abbr title="Jing-Jia Liou">JJL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>, <abbr title="Rohit Kapur">RK</abbr>, <abbr title="Thomas W. Williams">TWW</abbr>), pp. 371–374.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-MurugavelR.html">DAC-2002-MurugavelR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/petri%20net.html" title="petri net">#petri net</a></span></dt><dd>Petri net modeling of gate and interconnect delays for power estimation (<abbr title="Ashok K. Murugavel">AKM</abbr>, <abbr title="N. Ranganathan">NR</abbr>), pp. 455–460.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-Sheehan.html">DAC-2002-Sheehan</a> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Osculating Thevenin model for predicting delay and slew of capacitively characterized cells (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 866–869.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-ZengAA.html">DAC-2002-ZengAA</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>False timing path identification using ATPG techniques and delay-based information (<abbr title="Jing Zeng">JZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>), pp. 562–565.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-NayakHCB.html">DATE-2002-NayakHCB</a></dt><dd>Accurate Area and Delay Estimators for FPGAs (<abbr title="Anshuman Nayak">AN</abbr>, <abbr title="Malay Haldar">MH</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 862–869.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PadmanabanT.html">DATE-2002-PadmanabanT</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Exact Grading of Multiple Path Delay Faults (<abbr title="Saravanan Padmanaban">SP</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>), pp. 84–88.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PomeranzR.html">DATE-2002-PomeranzR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Test Enrichment for Path Delay Faults Using Multiple Sets of Target Faults (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 722–729.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-SulimmaKNV.html">DATE-2002-SulimmaKNV</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span></dt><dd>Improving Placement under the Constant Delay Model (<abbr title="Kolja Sulimma">KS</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>, <abbr title="Ingmar Neumann">IN</abbr>, <abbr title="Lukas P. P. P. van Ginneken">LPPPvG</abbr>), pp. 677–682.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2002-DoL.html">DLT-2002-DoL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>On a Family of Codes with Bounded Deciphering Delay (<abbr title="Do Long Van">DLV</abbr>, <abbr title="Igor Litovsky">IL</abbr>), pp. 369–380.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/kr.png" alt="KR"/><a href="../KR-2002-BaralST.html">KR-2002-BaralST</a></dt><dd>A Transition Function Based Characterization of Actions with Delayed and Continuous Effects (<abbr title="Chitta Baral">CB</abbr>, <abbr title="Tran Cao Son">TCS</abbr>, <abbr title="Le-Chi Tuan">LCT</abbr>), pp. 291–302.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-ShahrabiOM.html">SAC-2002-ShahrabiOM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Communication delay in wormhole-routed torus networks (<abbr title="Alireza Shahrabi">AS</abbr>, <abbr title="Mohamed Ould-Khaoua">MOK</abbr>, <abbr title="Lewis M. Mackenzie">LMM</abbr>), pp. 825–829.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2002-KimBK.html">ASPLOS-2002-KimBK</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches (<abbr title="Changkyu Kim">CK</abbr>, <abbr title="Doug Burger">DB</abbr>, <abbr title="Stephen W. Keckler">SWK</abbr>), pp. 211–222.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2002-YangPFV.html">HPCA-2002-YangPFV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span></dt><dd>Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay (<abbr title="Se-Hyun Yang">SHY</abbr>, <abbr title="Michael D. Powell">MDP</abbr>, <abbr title="Babak Falsafi">BF</abbr>, <abbr title="T. N. Vijaykumar">TNV</abbr>), pp. 151–161.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-BaiBH.html">DAC-2001-BaiBH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits (<abbr title="Geng Bai">GB</abbr>, <abbr title="Sudhakar Bobba">SB</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 295–300.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ChenGB.html">DAC-2001-ChenGB</a></dt><dd>A New Gate Delay Model for Simultaneous Switching and Its Applications (<abbr title="Liang-Chi Chen">LCC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>, <abbr title="Melvin A. Breuer">MAB</abbr>), pp. 289–294.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KimJSLK.html">DAC-2001-KimJSLK</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique (<abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Seong-Ook Jung">SOJ</abbr>, <abbr title="Prashant Saxena">PS</abbr>, <abbr title="C. L. Liu">CLL</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-LuCYP.html">DAC-2001-LuCYP</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Min/max On-Chip Inductance Models and Delay Metrics (<abbr title="Yi-Chang Lu">YCL</abbr>, <abbr title="Mustafa Celik">MC</abbr>, <abbr title="Tak Young">TY</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-McDonaldB.html">DAC-2001-McDonaldB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis (<abbr title="Clayton B. McDonald">CBM</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 283–288.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-SirichotiyakulBOLZZ.html">DAC-2001-SirichotiyakulBOLZZ</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Driver Modeling and Alignment for Worst-Case Delay Noise (<abbr title="Supamas Sirichotiyakul">SS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Rafi Levy">RL</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Jingyan Zuo">JZ</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-ChangHM.html">DATE-2001-ChangHM</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>In-place delay constrained power optimization using functional symmetries (<abbr title="Chih-Wei Jim Chang">CWJC</abbr>, <abbr title="Bo Hu">BH</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-GaoW.html">DATE-2001-GaoW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A graph based algorithm for optimal buffer insertion under accurate delay models (<abbr title="Youxin Gao">YG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 535–539.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-GarnicaLH.html">DATE-2001-GarnicaLH</a> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/pseudo.html" title="pseudo">#pseudo</a></span></dt><dd>A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits (<abbr title="Oscar Garnica">OG</abbr>, <abbr title="Juan Lanchares">JL</abbr>, <abbr title="Román Hermida">RH</abbr>), p. 810.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-Ruiz-de-ClavijoJBAV.html">DATE-2001-Ruiz-de-ClavijoJBAV</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HALOTIS: high accuracy LOgic TIming simulator with inertial and degradation delay model (<abbr title="Paulino Ruiz-de-Clavijo">PRdC</abbr>, <abbr title="Jorge Juan-Chico">JJC</abbr>, <abbr title="Manuel J. Bellido">MJB</abbr>, <abbr title="Antonio J. Acosta">AJA</abbr>, <abbr title="Manuel Valencia">MV</abbr>), pp. 467–471.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-SarkarK.html">DATE-2001-SarkarK</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Repeater block planning under simultaneous delay and transition time constraints (<abbr title="Probir Sarkar">PS</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2001-ZamoranoRP.html">AdaEurope-2001-ZamoranoRP</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/kernel.html" title="kernel">#kernel</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Implementing Ada.Real_Time.Clock and Absolute Delays in Real-Time Kernels (<abbr title="Juan Zamorano">JZ</abbr>, <abbr title="José F. Ruiz">JFR</abbr>, <abbr title="Juan Antonio de la Puente">JAdlP</abbr>), pp. 317–327.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2001-PehD.html">HPCA-2001-PehD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A Delay Model and Speculative Architecture for Pipelined Routers (<abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 255–266.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2001-KrintzC.html">HPDC-2001-KrintzC</a></dt><dd>Reducing Delay with Dynamic Selection of Compression Formats (<abbr title="Chandra Krintz">CK</abbr>, <abbr title="Brad Calder">BC</abbr>), p. 266–?.</dd> 
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-Hassoun.html">DAC-2000-Hassoun</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Critical path analysis using a dynamically bounded delay model (<abbr title="Soha Hassoun">SH</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-KetkarKS.html">DAC-2000-KetkarKS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Convex delay models for transistor sizing (<abbr title="Mahesh Ketkar">MK</abbr>, <abbr title="Kishore Kasamsetty">KK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 655–660.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-PomeranzR.html">DAC-2000-PomeranzR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On diagnosis of pattern-dependent delay faults (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 59–62.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-CiricYS.html">DATE-2000-CiricYS</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay Minimization and Technology Mapping of Two-Level Structures and Implementation Using Clock-Delayed Domino Logic (<abbr title="Jovanka Ciric">JC</abbr>, <abbr title="Gin Yee">GY</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 277–282.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-GaoW.html">DATE-2000-GaoW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Wire-Sizing for Delay Minimization and Ringing Control Using Transmission Line Model (<abbr title="Youxin Gao">YG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 512–516.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HiroseY.html">DATE-2000-HiroseY</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Bus Delay Reduction Technique Considering Crosstalk (<abbr title="Kei Hirose">KH</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 441–445.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-JacobsB.html">DATE-2000-JacobsB</a> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Gate Sizing Using a Statistical Delay Model (<abbr title="E. T. A. F. Jacobs">ETAFJ</abbr>, <abbr title="Michel R. C. M. Berkelaar">MRCMB</abbr>), pp. 283–290.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-JosephsF.html">DATE-2000-JosephsF</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Delay-Insensitive Interface Specification and Synthesis (<abbr title="Mark B. Josephs">MBJ</abbr>, <abbr title="Dennis P. Furey">DPF</abbr>), pp. 169–173.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-KimWSS.html">DATE-2000-KimWSS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On Applying Incremental Satisfiability to Delay Fault Testing (<abbr title="Joonyoung Kim">JK</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>, <abbr title="João P. Marques Silva">JPMS</abbr>), pp. 380–384.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-KumthekarS.html">DATE-2000-KumthekarS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs (<abbr title="Balakrishna Kumthekar">BK</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LiuAW.html">DATE-2000-LiuAW</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Meeting Delay Constraints in DSM by Minimal Repeater Insertion (<abbr title="I-Min Liu">IML</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 436–440.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-ParkK.html">DATE-2000-ParkK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>A New IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects (<abbr title="Sungju Park">SP</abbr>, <abbr title="Taehyung Kim">TK</abbr>), pp. 458–462.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-SuCHCL.html">DATE-2000-SuCHCL</a> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span></dt><dd>All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses (<abbr title="Chauchin Su">CS</abbr>, <abbr title="Yue-Tsang Chen">YTC</abbr>, <abbr title="Mu-Jeng Huang">MJH</abbr>, <abbr title="Gen-Nan Chen">GNC</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 527–531.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-TsiatouhasHAN.html">DATE-2000-TsiatouhasHAN</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Versatile Built-In Self-Test Scheme for Delay Fault Testing (<abbr title="Y. Tsiatouhas">YT</abbr>, <abbr title="Th. Haniotakis">TH</abbr>, <abbr title="Angela Arapoyanni">AA</abbr>, <abbr title="Dimitris Nikolos">DN</abbr>), p. 756.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/fossacs.png" alt="FoSSaCS"/><a href="../FoSSaCS-2000-BaierS.html">FoSSaCS-2000-BaierS</a> <span class="tag"><a href="../tag/bisimulation.html" title="bisimulation">#bisimulation</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Norm Functions for Probabilistic Bisimulations with Delays (<abbr title="Christel Baier">CB</abbr>, <abbr title="Mariëlle Stoelinga">MS</abbr>), pp. 1–16.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cscw.png" alt="CSCW"/><a href="../CSCW-2000-HerbslebMFG.html">CSCW-2000-HerbslebMFG</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/distance.html" title="distance">#distance</a></span></dt><dd>Distance, dependencies, and delay in a global collaboration (<abbr title="James D. Herbsleb">JDH</abbr>, <abbr title="Audris Mockus">AM</abbr>, <abbr title="Thomas A. Finholt">TAF</abbr>, <abbr title="Rebecca E. Grinter">REG</abbr>), pp. 319–328.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2000-RajwarKG.html">HPCA-2000-RajwarKG</a> <span class="tag"><a href="../tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Improving the Throughput of Synchronization by Insertion of Delays (<abbr title="Ravi Rajwar">RR</abbr>, <abbr title="Alain Kägi">AK</abbr>, <abbr title="James R. Goodman">JRG</abbr>), pp. 168–179.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-AlpertDQ.html">DAC-1999-AlpertDQ</a></dt><dd>Buffer Insertion with Accurate Gate and Interconnect Delay Computation (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Stephen T. Quay">STQ</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-CongHX.html">DAC-1999-CongHX</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yean-Yow Hwang">YYH</abbr>, <abbr title="Songjie Xu">SX</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-IsmailF.html">DAC-1999-IsmailF</a></dt><dd>Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 721–724.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-IsmailFN.html">DAC-1999-IsmailFN</a></dt><dd>Equivalent Elmore Delay for RLC Trees (<abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>, <abbr title="José Luis Neves">JLN</abbr>), pp. 715–720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-RoyBB.html">DAC-1999-RoyBB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>An Approxmimate Algorithm for Delay-Constraint Technology Mapping (<abbr title="Sumit Roy">SR</abbr>, <abbr title="Krishna P. Belkhale">KPB</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 367–372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-TabbaraBN.html">DAC-1999-TabbaraBN</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints (<abbr title="Abdallah Tabbara">AT</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 725–730.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-BuhlerPKB.html">DATE-1999-BuhlerPKB</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Efficient Switching Activity Simulation under a Real Delay Model Using a Bitparallel Approach (<abbr title="Markus Bühler">MB</abbr>, <abbr title="Matthias Papesch">MP</abbr>, <abbr title="K. Kapp">KK</abbr>, <abbr title="Utz G. Baitinger">UGB</abbr>), p. 459–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-LiuPF.html">DATE-1999-LiuPF</a></dt><dd>Minimizing Sensitivity to Delay Variations in High-Performance Synchronous Circuits (<abbr title="Xun Liu">XL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Eby G. Friedman">EGF</abbr>), pp. 643–649.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-NikolosVHT.html">DATE-1999-NikolosVHT</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Path Delay Fault Testing of ICs with Embedded Intellectual Property Blocks (<abbr title="Dimitris Nikolos">DN</abbr>, <abbr title="Haridimos T. Vergos">HTV</abbr>, <abbr title="Th. Haniotakis">TH</abbr>, <abbr title="Y. Tsiatouhas">YT</abbr>), pp. 112–116.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-TragoudasM.html">DATE-1999-TragoudasM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ATPG Tools for Delay Faults at the Functional Level (<abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Maria K. Michael">MKM</abbr>), p. 631–?.</dd> 
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1999-AndrewsZ.html">STOC-1999-AndrewsZ</a> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Packet Routing with Arbitrary End-to-End Delay Requirements (<abbr title="Matthew Andrews">MA</abbr>, <abbr title="Lisa Zhang">LZ</abbr>), pp. 557–565.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-EI-1999-TakadaTS.html">HCI-EI-1999-TakadaTS</a></dt><dd>Influence of Delay Time in Remote Camera Control (<abbr title="Katsumi Takada">KT</abbr>, <abbr title="Hiroshi Tamura">HT</abbr>, <abbr title="Yu Shibuya">YS</abbr>), pp. 421–425.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-1999-LundqvistA.html">SIGAda-1999-LundqvistA</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>A formal model of the Ada Ravenscar tasking profile; delay until (<abbr title="Kristina Lundqvist">KL</abbr>, <abbr title="Lars Asplund">LA</abbr>), pp. 15–21.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1999-KrintzCH.html">OOPSLA-1999-KrintzCH</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reducing Transfer Delay Using Java Class File Splitting and Prefetching (<abbr title="Chandra Krintz">CK</abbr>, <abbr title="Brad Calder">BC</abbr>, <abbr title="Urs Hölzle">UH</abbr>), pp. 276–291.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-AlpertDQ.html">DAC-1998-AlpertDQ</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Buffer Insertion for Noise and Delay Optimization (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Stephen T. Quay">STQ</abbr>), pp. 362–367.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-CongX.html">DAC-1998-CongX</a></dt><dd>Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs (<abbr title="Jason Cong">JC</abbr>, <abbr title="Songjie Xu">SX</abbr>), pp. 704–707.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KayP.html">DAC-1998-KayP</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>PRIMO: Probability Interpretation of Moments for Delay Calculation (<abbr title="Rony Kay">RK</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 463–468.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-KukimotoBS.html">DAC-1998-KukimotoBS</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Delay-Optimal Technology Mapping by DAG Covering (<abbr title="Yuji Kukimoto">YK</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Prashant Sawkar">PS</abbr>), pp. 348–351.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NassifDH.html">DAC-1998-NassifDH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor (<abbr title="Nevine Nassif">NN</abbr>, <abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Dale H. Hall">DHH</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-NemaniN.html">DAC-1998-NemaniN</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Delay Estimation VLSI Circuits from a High-Level View (<abbr title="Mahadevamurty Nemani">MN</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 591–594.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Catthoor.html">DATE-1998-Catthoor</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy-Delay Efficient Data Storage and Transfer Architectures: Circuit Technology versus Design Methodology Solutions (<abbr title="Francky Catthoor">FC</abbr>), pp. 709–714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ChandramouliWS.html">DATE-1998-ChandramouliWS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AFTA: A Formal Delay Model for Functional Timing Analysis (<abbr title="V. Chandramouli">VC</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 350–355.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-DagaOA.html">DATE-1998-DagaOA</a></dt><dd>Temperature Effect on Delay for Low Voltage Applications (<abbr title="Jean Michel Daga">JMD</abbr>, <abbr title="E. Ottaviano">EO</abbr>, <abbr title="Daniel Auvergne">DA</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/pods.png" alt="PODS"/><a href="../PODS-1998-ChristodoulakisZ.html">PODS-1998-ChristodoulakisZ</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Data Base Design Principles for Striping and Placement of Delay-Sensitive Data on Disks (<abbr title="Stavros Christodoulakis">SC</abbr>, <abbr title="Fenia Zioga">FZ</abbr>), pp. 69–78.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1998-UrhanFA.html">SIGMOD-1998-UrhanFA</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Cost Based Query Scrambling for Initial Delays (<abbr title="Tolga Urhan">TU</abbr>, <abbr title="Michael J. Franklin">MJF</abbr>, <abbr title="Laurent Amsaleg">LA</abbr>), pp. 130–141.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1998-DoolyGS.html">STOC-1998-DoolyGS</a> <span class="tag"><a href="../tag/theory%20and%20practice.html" title="theory and practice">#theory and practice</a></span></dt><dd>TCP Dynamic Acknowledgment Delay: Theory and Practice (Extended Abstract) (<abbr title="Daniel R. Dooly">DRD</abbr>, <abbr title="Sally A. Goldman">SAG</abbr>, <abbr title="Stephen D. Scott">SDS</abbr>), pp. 389–398.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/lics.png" alt="LICS"/><a href="../LICS-1998-StarkS.html">LICS-1998-StarkS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Compositional Analysis of Expected Delays in Networks of Probabilistic I/O Automata (<abbr title="Eugene W. Stark">EWS</abbr>, <abbr title="Scott A. Smolka">SAS</abbr>), pp. 466–477.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-DartuP.html">DAC-1997-DartuP</a> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-WangVG.html">DAC-1997-WangVG</a></dt><dd>An Investigation of Power Delay Trade-Offs on PowerPC Circuits (<abbr title="Qi Wang">QW</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Shantanu Ganguly">SG</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-Fishburn.html">EDTC-1997-Fishburn</a></dt><dd>Shaping a VLSI wire to minimize Elmore delay (<abbr title="John P. Fishburn">JPF</abbr>), pp. 244–251.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-GirodiasC.html">EDTC-1997-GirodiasC</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Interface timing verification with delay correlation using constraint logic programming (<abbr title="Pierre Girodias">PG</abbr>, <abbr title="Eduard Cerny">EC</abbr>), pp. 12–19.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-ManichF.html">EDTC-1997-ManichF</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span></dt><dd>Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model (<abbr title="Salvador Manich">SM</abbr>, <abbr title="Joan Figueras">JF</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-SmeetsAEK.html">EDTC-1997-SmeetsAEK</a> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Delay management for programmable video signal processors (<abbr title="M. L. G. Smeets">MLGS</abbr>, <abbr title="Emile H. L. Aarts">EHLA</abbr>, <abbr title="Gerben Essink">GE</abbr>, <abbr title="Erwin A. de Kock">EAdK</abbr>), pp. 126–133.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1997-Bruyere.html">ICALP-1997-Bruyere</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>A Completion Algorithm for Codes with Bounded Synchronization Delay (<abbr title="Véronique Bruyère">VB</abbr>), pp. 87–97.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-CC-1997-RoastS.html">HCI-CC-1997-RoastS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a Framework for Managing Interface Delay (<abbr title="Chris Roast">CR</abbr>, <abbr title="Jawed I. A. Siddiqi">JIAS</abbr>), pp. 745–748.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-GargRK.html">HCI-SEC-1997-GargRK</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling the Sources and Consequences of Errors and Delays in Complex Systems (<abbr title="Chaya Garg">CG</abbr>, <abbr title="Victor Riley">VR</abbr>, <abbr title="Jonathan W. Krueger">JWK</abbr>), pp. 67–70.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-SearsB.html">HCI-SEC-1997-SearsB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/internet.html" title="internet">#internet</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>The Effect of Internet Delay on the Design of Distributed Multimedia Documents (<abbr title="Andrew Sears">AS</abbr>, <abbr title="Michael S. Borella">MSB</abbr>), pp. 331–334.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SEC-1997-SearsJB.html">HCI-SEC-1997-SearsJB</a> <span class="tag"><a href="../tag/internet.html" title="internet">#internet</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>The Effect of Internet Delay on the Perceived Quality of Information (<abbr title="Andrew Sears">AS</abbr>, <abbr title="Julie A. Jacko">JAJ</abbr>, <abbr title="Michael S. Borella">MSB</abbr>), pp. 335–338.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/lopstr.png" alt="LOPSTR"/><a href="../LOPSTR-1997-HeatonHK.html">LOPSTR-1997-HeatonHK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Analysis of Logic Programs with Delay (<abbr title="Andrew Heaton">AH</abbr>, <abbr title="Patricia M. Hill">PMH</abbr>, <abbr title="Andy King">AK</abbr>), pp. 148–167.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChandramouliS.html">DAC-1996-ChandramouliS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time (<abbr title="V. Chandramouli">VC</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 617–622.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenCW96a.html">DAC-1996-ChenCW96a</a></dt><dd>Optimal Wire-Sizing Formular Under the Elmore Delay Model (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="Yao-Ping Chen">YPC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 487–490.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ChenG.html">DAC-1996-ChenG</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts (<abbr title="Chih-Ang Chen">CAC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 209–214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DesaiY.html">DAC-1996-DesaiY</a> <span class="tag"><a href="../tag/cpu.html" title="cpu">#cpu</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation (<abbr title="Madhav P. Desai">MPD</abbr>, <abbr title="Yao-Tsung Yen">YTY</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Gupta.html">DAC-1996-Gupta</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span></dt><dd>Analysis of Operation Delay and Execution Rate Constraints for Embedded Systems (<abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 601–604.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LalgudiPP.html">DAC-1996-LalgudiPP</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Optimizing Systems for Effective Block-Processing: The k-Delay Problem (<abbr title="Kumar N. Lalgudi">KNL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LillisCLH.html">DAC-1996-LillisCLH</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing (<abbr title="John Lillis">JL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Ting-Ting Y. Lin">TTYL</abbr>, <abbr title="Chin-Yen Ho">CYH</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LimSPS.html">DAC-1996-LimSPS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits (<abbr title="Yong Je Lim">YJL</abbr>, <abbr title="Kyung-Im Son">KIS</abbr>, <abbr title="Heung-Joon Park">HJP</abbr>, <abbr title="Mani Soma">MS</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-OhPP.html">DAC-1996-OhPP</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming (<abbr title="Jaewon Oh">JO</abbr>, <abbr title="Iksoo Pyo">IP</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 401–404.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Sheehan.html">DAC-1996-Sheehan</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An AWE Technique for Fast Printed Circuit Board Delays (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 539–543.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-ThakurWK.html">DAC-1996-ThakurWK</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Delay Minimal Decomposition of Multiplexers in Technology Mapping (<abbr title="Shashidhar Thakur">ST</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="Shankar Krishnamoorthy">SK</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-TutuianuDP.html">DAC-1996-TutuianuDP</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span></dt><dd>An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response (<abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 611–616.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1996-Sebag.html">ICML-1996-Sebag</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/bias.html" title="bias">#bias</a></span></dt><dd>Delaying the Choice of Bias: A Disjunctive Version Space Approach (<abbr title="Michèle Sebag">MS</abbr>), pp. 444–452.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-DayP.html">ICPR-1996-DayP</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>The generation of motion kinematics using a time-delay neural network (<abbr title="M. J. S. Day">MJSD</abbr>, <abbr title="Janet S. Payne">JSP</abbr>), pp. 545–549.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-PengB.html">ICPR-1996-PengB</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/recognition.html" title="recognition">#recognition</a></span></dt><dd>Delayed reinforcement learning for closed-loop object recognition (<abbr title="Jing Peng">JP</abbr>, <abbr title="Bir Bhanu">BB</abbr>), pp. 310–314.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1996-VenugopalR.html">HPDC-1996-VenugopalR</a> <span class="tag"><a href="../tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Impact of Delays in Parallel I/O System: An Empirical Study (<abbr title="C. R. Venugopal">CRV</abbr>, <abbr title="S. S. S. P. Rao">SSSPR</abbr>), pp. 490–499.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSLP-1996-Zhou.html">JICSLP-1996-Zhou</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Implementation Method of Delay (<abbr title="Neng-Fa Zhou">NFZ</abbr>), pp. 97–111.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-GeloshS.html">DAC-1995-GeloshS</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Deriving Efficient Area and Delay Estimates by Modeling Layout Tools (<abbr title="Donald S. Gelosh">DSG</abbr>, <abbr title="Dorothy E. Setliff">DES</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-GuptaKTWP.html">DAC-1995-GuptaKTWP</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>The Elmore Delay as a Bound for RC Trees with Generalized Input Signals (<abbr title="Rohini Gupta">RG</abbr>, <abbr title="Byron Krauter">BK</abbr>, <abbr title="Bogdan Tutuianu">BT</abbr>, <abbr title="John Willis">JW</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-KarkowskiO.html">DAC-1995-KarkowskiO</a></dt><dd>Retiming Synchronous Circuitry with Imprecise Delays (<abbr title="Ireneusz Karkowski">IK</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 322–326.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LalgudiP.html">DAC-1995-LalgudiP</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling (<abbr title="Kumar N. Lalgudi">KNL</abbr>, <abbr title="Marios C. Papaefthymiou">MCP</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-LeeW.html">DAC-1995-LeeW</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Performance and Routability Driven Router for FPGAs Considering Path Delays (<abbr title="Yuh-Sheng Lee">YSL</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 557–561.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MeijsG.html">DAC-1995-MeijsG</a></dt><dd>Delayed Frontal Solution for Finite-Element Based Resistance Extraction (<abbr title="N. P. van der Meijs">NPvdM</abbr>, <abbr title="Arjan J. van Genderen">AJvG</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-MenezesPP.html">DAC-1995-MenezesPP</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization (<abbr title="Noel Menezes">NM</abbr>, <abbr title="Satyamurthy Pullela">SP</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Najm.html">DAC-1995-Najm</a> <span class="tag"><a href="../tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span></dt><dd>Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-NajmZ.html">DAC-1995-NajmZ</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits (<abbr title="Farid N. Najm">FNN</abbr>, <abbr title="Michael Y. Zhang">MYZ</abbr>), pp. 623–627.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-Rao.html">DAC-1995-Rao</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Delay Analysis of the Distributed RC Line (<abbr title="Vasant B. Rao">VBR</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-RohfleischWA.html">DAC-1995-RohfleischWA</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Logic Clause Analysis for Delay Optimization (<abbr title="Bernhard Rohfleisch">BR</abbr>, <abbr title="Bernd Wurth">BW</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 668–672.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-SawkarT.html">DAC-1995-SawkarT</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs (<abbr title="Prashant Sawkar">PS</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 201–205.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-SparmannLCR.html">DAC-1995-SparmannLCR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>Fast Identification of Robust Dependent Path Delay Faults (<abbr title="Uwe Sparmann">US</abbr>, <abbr title="D. Luxenburger">DL</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 119–125.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-Harchol-BalterW.html">STOC-1995-Harchol-BalterW</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Bounding delays in packet-routing networks (<abbr title="Mor Harchol-Balter">MHB</abbr>, <abbr title="David Wolfe">DW</abbr>), pp. 248–257.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1995-RaghavanU.html">STOC-1995-RaghavanU</a> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic contention resolution with short delays (<abbr title="Prabhakar Raghavan">PR</abbr>, <abbr title="Eli Upfal">EU</abbr>), pp. 229–237.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-1995-MoriartyM.html">ICML-1995-MoriartyM</a> <span class="tag"><a href="../tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Learning from Delayed Rewards through Symbiotic Evolution (<abbr title="David E. Moriarty">DEM</abbr>, <abbr title="Risto Miikkulainen">RM</abbr>), pp. 396–404.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ILPS-1995-MarchioriT.html">ILPS-1995-MarchioriT</a> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/termination.html" title="termination">#termination</a></span></dt><dd>Proving Termination of Logic Programs with Delay Declarations (<abbr title="Elena Marchiori">EM</abbr>, <abbr title="Frank Teusink">FT</abbr>), pp. 447–461.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-BoeseKMR.html">DAC-1994-BoeseKMR</a></dt><dd>Rectilinear Steiner Trees with Minimum Elmore Delay (<abbr title="Kenneth D. Boese">KDB</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Bernard A. McCoy">BAM</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 381–386.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-ChengC.html">DAC-1994-ChengC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Generation of High Quality Non-Robust Tests for Path Delay Faults (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Hsi-Chuan Chen">HCC</abbr>), pp. 365–369.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-DartuMQP.html">DAC-1994-DartuMQP</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A Gate-Delay Model for high-Speed CMOS Circuits (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Jessica Qian">JQ</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 576–580.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-FangG.html">DAC-1994-FangG</a> <span class="tag"><a href="../tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Clock Grouping: A Low Cost DFT Methodology for Delay Testing (<abbr title="Wen-Chang Fang">WCF</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 94–99.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HenftlingWA.html">DAC-1994-HenftlingWA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Path Hashing to Accelerate Delay Fault Simulation (<abbr title="Manfred Henftling">MH</abbr>, <abbr title="Hannes C. Wittmann">HCW</abbr>, <abbr title="Kurt Antreich">KA</abbr>), pp. 522–526.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-HeraguBA.html">DAC-1994-HeraguBA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Path Delay Fault Coverage Estimator (<abbr title="Keerthi Heragu">KH</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 516–521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-JyuM.html">DAC-1994-JyuM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Statistical Delay Modeling in Logic Design and Synthesis (<abbr title="Horng-Fei Jyu">HFJ</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 126–130.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-KahngM.html">DAC-1994-KahngM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>), pp. 563–569.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-KannanSF.html">DAC-1994-KannanSF</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Methodology and Algorithms for Post-Placement Delay Optimization (<abbr title="Lalgudi N. Kannan">LNK</abbr>, <abbr title="Peter Suaris">PS</abbr>, <abbr title="Hong-Gee Fang">HGF</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-PomeranzR.html">DAC-1994-PomeranzR</a> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-Sapatnekar.html">DAC-1994-Sapatnekar</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>RC Interconnect Optimization Under the Elmore Delay Model (<abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 387–391.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-VittalM.html">DAC-1994-VittalM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimal Delay Interconnect Design Using Alphabetic Trees (<abbr title="Ashok Vittal">AV</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 392–396.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-AjuhaM.html">EDAC-1994-AjuhaM</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Delay Reduction by Segment Substitution (<abbr title="Hitesh Ajuha">HA</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 82–86.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-ChenG.html">EDAC-1994-ChenG</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>BIST Test Pattern Generators for Stuck-Open and Delay Testing (<abbr title="Chih-Ang Chen">CAC</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 289–296.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DepuydtGGM.html">EDAC-1994-DepuydtGGM</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal Scheduling and Software Pipelining of Repetitive Signal Flow Graphs with Delay Line Optimization (<abbr title="Francis Depuydt">FD</abbr>, <abbr title="Werner Geurts">WG</abbr>, <abbr title="Gert Goossens">GG</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 490–494.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-DumasGLP.html">EDAC-1994-DumasGLP</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Effectiveness of a Variable Sampling Time Strategy for Delay Fault Diagnosis (<abbr title="D. Dumas">DD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FummiSS.html">EDAC-1994-FummiSS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Functional Approach to Delay Faults Test Generation for Sequential Circuits (<abbr title="Franco Fummi">FF</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Micaela Serra">MS</abbr>), pp. 51–57.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-KeM.html">EDAC-1994-KeM</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Delay-Verifiable Two-Level Circuits (<abbr title="Wuudiann Ke">WK</abbr>, <abbr title="Premachandran R. Menon">PRM</abbr>), pp. 297–301.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-KunzmannB.html">EDAC-1994-KunzmannB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Gate-Delay Fault Test with Conventional Scan-Design (<abbr title="Arno Kunzmann">AK</abbr>, <abbr title="Frank Böhland">FB</abbr>), pp. 524–528.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-LinCL.html">EDAC-1994-LinCL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>TRANS: A Fast and Memory-Efficient Path Delay Fault Simulator (<abbr title="Meng Chiy Lin">MCL</abbr>, <abbr title="Jwu E. Chen">JEC</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 508–512.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-VuksicF.html">EDAC-1994-VuksicF</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A New BIST Approach for Delay Fault Testing (<abbr title="Anton Vuksic">AV</abbr>, <abbr title="Karl Fuchs">KF</abbr>), pp. 284–288.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-WittmannH.html">EDAC-1994-WittmannH</a> <span class="tag"><a href="../tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient Path Identification for Delay Testing — Time and Space Optimization (<abbr title="Hannes C. Wittmann">HCW</abbr>, <abbr title="Manfred Henftling">MH</abbr>), pp. 513–517.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1994-ErtlK.html">CC-1994-ErtlK</a> <span class="tag"><a href="../tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span></dt><dd>Delayed Exceptions — Speculative Execution of Trapping Instructions (<abbr title="M. Anton Ertl">MAE</abbr>, <abbr title="Andreas Krall">AK</abbr>), pp. 158–171.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1994-PramanickP.html">HPDC-1994-PramanickP</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/quality.html" title="quality">#quality</a></span></dt><dd>Distributed Solutions to the Delay Fault Test Quality Evaluation Problem (<abbr title="Ira Pramanick">IP</abbr>, <abbr title="Ankan K. Pramanick">AKP</abbr>), pp. 177–185.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChakrabortyAB.html">DAC-1993-ChakrabortyAB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Design for Testability for Path Delay faults in Sequential Circuits (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 453–457.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-ChakradharDPR.html">DAC-1993-ChakradharDPR</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Sequential Circuit Delay optimization Using Global Path Delays (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Steven G. Rothweiler">SGR</abbr>), pp. 483–489.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-CongLZ.html">DAC-1993-CongLZ</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Performance-Driven Interconnect Design Based on Distributed RC Delay Model (<abbr title="Jason Cong">JC</abbr>, <abbr title="Kwok-Shing Leung">KSL</abbr>, <abbr title="Dian Zhou">DZ</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-LamBS.html">DAC-1993-LamBS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions (<abbr title="William K. C. Lam">WKCL</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 128–134.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-LamSBS.html">DAC-1993-LamSBS</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Delay Fault Coverage and Performance Tradeoffs (<abbr title="William K. C. Lam">WKCL</abbr>, <abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 446–452.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-PomeranzRU.html">DAC-1993-PomeranzRU</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Prasanti Uppaluri">PU</abbr>), pp. 439–445.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-RajaramanW.html">DAC-1993-RajaramanW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Optimal Clustering for Delay Minimization (<abbr title="Rajmohan Rajaraman">RR</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 309–314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1993-Goldberg.html">STOC-1993-Goldberg</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>Polynomial space polynomial delay algorithms for listing families of graphs (<abbr title="Leslie Ann Goldberg">LAG</abbr>), pp. 218–225.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-ACS-1993-Caldwell.html">HCI-ACS-1993-Caldwell</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Situational and Informational Constraints Affecting Communications with 1-1000 Second Transmission Delays (<abbr title="Barrett S. Caldwell">BSC</abbr>), pp. 167–172.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-SHI-1993-Caldwell93a.html">HCI-SHI-1993-Caldwell93a</a> <span class="tag"><a href="../tag/feedback.html" title="feedback">#feedback</a></span> <span class="tag"><a href="../tag/social.html" title="social">#social</a></span></dt><dd>Social Implications of Feedback and Delay Characteristics in Electronic Communications Usage (<abbr title="Barrett S. Caldwell">BSC</abbr>), pp. 843–848.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1993-Boye.html">PLILP-1993-Boye</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Avoiding Dynamic Delays in Functional Logic Programs (<abbr title="Johan Boye">JB</abbr>), pp. 12–27.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1993-ShenDU.html">SAC-1993-ShenDU</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Packet Delay Prediction in Datagram Mesh Systems (<abbr title="Zhizhang Shen">ZS</abbr>, <abbr title="Peter G. Drexel">PGD</abbr>, <abbr title="Liam Urbach">LU</abbr>), pp. 539–545.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1993-AlurCH.html">CAV-1993-AlurCH</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Computing Accumulated Delays in Real-time Systems (<abbr title="Rajeev Alur">RA</abbr>, <abbr title="Costas Courcoubetis">CC</abbr>, <abbr title="Thomas A. Henzinger">TAH</abbr>), pp. 181–193.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1993-Halbwachs.html">CAV-1993-Halbwachs</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Delay Analysis in Synchronous Programs (<abbr title="Nicolas Halbwachs">NH</abbr>), pp. 333–346.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-BhattacharyaAA.html">DAC-1992-BhattacharyaAA</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions (<abbr title="Debashis Bhattacharya">DB</abbr>, <abbr title="Prathima Agrawal">PA</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 159–164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChakrabortyAB.html">DAC-1992-ChakrabortyAB</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Delay Fault Models and Test Generation for Random Logic Sequential Circuits (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>, <abbr title="Michael L. Bushnell">MLB</abbr>), pp. 165–172.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-ChaudharyP.html">DAC-1992-ChaudharyP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints (<abbr title="Kamal Chaudhary">KC</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 492–498.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-DevadasKMW.html">DAC-1992-DevadasKMW</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Certified Timing Verification and the Transition Delay of a Logic Circuit (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Albert R. Wang">ARW</abbr>), pp. 549–555.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-GirardLP.html">DAC-1992-GirardLP</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>A Novel Approach to Delay-Fault Diagnosis (<abbr title="Patrick Girard">PG</abbr>, <abbr title="Christian Landrault">CL</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>), pp. 357–360.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-Jones.html">DAC-1992-Jones</a> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Zero Delay versus Positive Delay in an Incremental Switch-Level Simulator (<abbr title="Larry G. Jones">LGJ</abbr>), pp. 424–427.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeeM.html">DAC-1992-LeeM</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Two New Techniques for Compiled Multi-Delay Logic Simulation (<abbr title="Yun Sik Lee">YSL</abbr>, <abbr title="Peter M. Maurer">PMM</abbr>), pp. 420–423.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-PomeranzR.html">DAC-1992-PomeranzR</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>At-Speed Delay Testing of Synchronous Sequential Circuits (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 177–181.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-RundensteinerG.html">DAC-1992-RundensteinerG</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Functional Synthesis Using Area and Delay Optimization (<abbr title="Elke A. Rundensteiner">EAR</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 291–296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-SaldanhaBS.html">DAC-1992-SaldanhaBS</a> <span class="tag"><a href="../tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 173–176.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-SaldanhaBS92a.html">DAC-1992-SaldanhaBS92a</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 245–248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-SawkarT.html">DAC-1992-SawkarT</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays (<abbr title="Prashant Sawkar">PS</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sigmod.png" alt="SIGMOD"/><a href="../SIGMOD-1992-AgrawalAJ.html">SIGMOD-1992-AgrawalAJ</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Delayed Commitment in Locking Protocols for Real-Time Databases (<abbr title="Divyakant Agrawal">DA</abbr>, <abbr title="Amr El Abbadi">AEA</abbr>, <abbr title="Richard Jeffers">RJ</abbr>), pp. 104–113.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1992-TealR.html">CHI-1992-TealR</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A performance model of system delay and user strategy selection (<abbr title="Steven L. Teal">SLT</abbr>, <abbr title="Alexander I. Rudnicky">AIR</abbr>), pp. 295–305.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1992-ProbstL.html">CAV-1992-ProbstL</a> <span class="tag"><a href="../tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verifying Timed Behavior Automata with Nonbinary Delay Constraints (<abbr title="David K. Probst">DKP</abbr>, <abbr title="Hon Fung Li">HFL</abbr>), pp. 123–136.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-BeerelM.html">DAC-1991-BeerelM</a> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of Asynchronous Timed Control Circuits with Delay Assumptions (<abbr title="Peter A. Beerel">PAB</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-ChengDK.html">DAC-1991-ChengDK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 80–86.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-HuHB.html">DAC-1991-HuHB</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Minimizing the Number of Delay Buffers in the Synchronization of Pipelined Systems (<abbr title="Xiaobo Hu">XH</abbr>, <abbr title="Ronald G. Harber">RGH</abbr>, <abbr title="Steven C. Bass">SCB</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MaoC.html">DAC-1991-MaoC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 73–79.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-MattesWBD.html">DAC-1991-MattesWBD</a></dt><dd>Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves (<abbr title="Heinz Mattes">HM</abbr>, <abbr title="Wolfgang Weisenseel">WW</abbr>, <abbr title="Gerhard Bischof">GB</abbr>, <abbr title="Reimund Dachauer">RD</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-WilliamsUM.html">DAC-1991-WilliamsUM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>The Interdependence Between Delay-Optimization of Synthesized Networks and Testing (<abbr title="Thomas W. Williams">TWW</abbr>, <abbr title="Bill Underwood">BU</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-WuL.html">DAC-1991-WuL</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Probabilistic Testability Measure for Delay Faults (<abbr title="Wen Ching Wu">WCW</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 440–445.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-WuR.html">DAC-1991-WuR</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits (<abbr title="David M. Wu">DMW</abbr>, <abbr title="Charles E. Radke">CER</abbr>), pp. 291–295.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-ProebstingF.html">PLDI-1991-ProebstingF</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Linear-Time, Optimal Code Scheduling for Delayed-Load Architectures (<abbr title="Todd A. Proebsting">TAP</abbr>, <abbr title="Charles N. Fischer">CNF</abbr>), pp. 256–267.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-HonkalaS.html">ICALP-1991-HonkalaS</a> <span class="tag"><a href="../tag/ambiguity.html" title="ambiguity">#ambiguity</a></span> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span></dt><dd>L Morphisms: Bounded Delay and Regularity of Ambiguity (<abbr title="Juha Honkala">JH</abbr>, <abbr title="Arto Salomaa">AS</abbr>), pp. 566–574.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1991-Courcoubetis.html">CAV-1991-Courcoubetis</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Minimum and Maximum Delay Problems in Real-Time Systems (<abbr title="Costas Courcoubetis">CC</abbr>), pp. 399–409.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1991-Goldschlag.html">CAV-1991-Goldschlag</a> <span class="tag"><a href="../tag/liveness.html" title="liveness">#liveness</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Mechanically Verifying Safety and Liveness Properties of Delay Insensitive Circuits (<abbr title="David M. Goldschlag">DMG</abbr>), pp. 354–364.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-DevadasK.html">DAC-1990-DevadasK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 221–227.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-DonathNABHKLM.html">DAC-1990-DonathNABHKLM</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Timing Driven Placement Using Complete Path Delays (<abbr title="Wilm E. Donath">WED</abbr>, <abbr title="Reini J. Norman">RJN</abbr>, <abbr title="Bhuwan K. Agrawal">BKA</abbr>, <abbr title="Stephen E. Bello">SEB</abbr>, <abbr title="Sang-Yong Han">SYH</abbr>, <abbr title="Jerome M. Kurtzberg">JMK</abbr>, <abbr title="Paul Lowy">PL</abbr>, <abbr title="Roger I. McMillan">RIM</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-KeutzerMS.html">DAC-1990-KeutzerMS</a></dt><dd>Is Redundancy Necessary to Reduce Delay (<abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Alexander Saldanha">AS</abbr>), pp. 228–234.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-LinMK.html">DAC-1990-LinMK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Delay and Area Optimization in Standard-Cell Design (<abbr title="Shen Lin">SL</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 349–352.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-MaoC.html">DAC-1990-MaoC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Variable Observation Time Method for Testing Delay Faults (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 728–731.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-MaurerW.html">DAC-1990-MaurerW</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Techniques for Unit-Delay Compiled Simulation (<abbr title="Peter M. Maurer">PMM</abbr>, <abbr title="Zhicheng Wang">ZW</abbr>), pp. 480–484.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ParkM.html">DAC-1990-ParkM</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>An Efficient Delay Test Generation System for Combinational Logic Circuits (<abbr title="Eun Sei Park">ESP</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 522–528.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/esop.png" alt="ESOP"/><a href="../ESOP-1990-SchreyePRB.html">ESOP-1990-SchreyePRB</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic%20programming.html" title="logic programming">#logic programming</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Implementing Finite-domain Constraint Logic Programming on Top of a Prolog-System with Delay-mechanism (<abbr title="Danny De Schreye">DDS</abbr>, <abbr title="Dirk Pollet">DP</abbr>, <abbr title="Johan Ronsyn">JR</abbr>, <abbr title="Maurice Bruynooghe">MB</abbr>), pp. 106–117.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1990-JosephsU.html">CAV-1990-JosephsU</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span></dt><dd>An Algebra for Delay-Insensitive Circuits (<abbr title="Mark B. Josephs">MBJ</abbr>, <abbr title="Jan Tijmen Udding">JTU</abbr>), pp. 343–352.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-CahnK.html">DAC-1989-CahnK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Computing Signal Delay in General RC Networks by Tree/Link Partitioning (<abbr title="Pak K. Chan">PKC</abbr>, <abbr title="Kevin Karplus">KK</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-FujiharaSIY.html">DAC-1989-FujiharaSIY</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>DYNAJUST: An Efficient Automatic Routing Technique Optimizing Delay Conditions (<abbr title="Yasuyuki Fujihara">YF</abbr>, <abbr title="Yutaka Sekiyama">YS</abbr>, <abbr title="Y. Ishibashi">YI</abbr>, <abbr title="M. Yanaka">MY</abbr>), pp. 791–794.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-GaiottiDR.html">DAC-1989-GaiottiDR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case Delay Estimation of Transistor Groups (<abbr title="Serge Gaiotti">SG</abbr>, <abbr title="Michel Dagenais">MD</abbr>, <abbr title="Nicholas C. Rumin">NCR</abbr>), pp. 491–495.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-GloverM.html">DAC-1989-GloverM</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Deterministic Approach to Adjacency Testing for Delay Faults (<abbr title="C. Thomas Glover">CTG</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 351–356.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-MaoC.html">DAC-1989-MaoC</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Simplified Six-waveform Type Method for Delay Fault Testing (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 730–733.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-PrasitjutrakulK.html">DAC-1989-PrasitjutrakulK</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Path-Delay Constrained Floorplanning: A Mathematical Programming Approach for Initial Placement (<abbr title="Somchai Prasitjutrakul">SP</abbr>, <abbr title="William J. Kubitz">WJK</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-SchulzFF.html">DAC-1989-SchulzFF</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel Pattern Fault Simulation of Path Delay Faults (<abbr title="Michael H. Schulz">MHS</abbr>, <abbr title="Franz Fink">FF</abbr>, <abbr title="Karl Fuchs">KF</abbr>), pp. 357–363.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1989-Bruyere.html">ICALP-1989-Bruyere</a> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>Completion of Finite Codes with Finite Deciphering Delay (<abbr title="Véronique Bruyère">VB</abbr>), pp. 151–163.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1989-BarkleyL.html">SOSP-1989-BarkleyL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span></dt><dd>A Lazy Buddy System Bounded by Two Coalescing Delays per Class (<abbr title="Ronald E. Barkley">REB</abbr>, <abbr title="T. Paul Lee">TPL</abbr>), pp. 167–176.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-ChangCS.html">DAC-1988-ChangCS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits (<abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Chin-Fu Chen">CFC</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-GloverM.html">DAC-1988-GloverM</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A Method of Delay Fault Test Generation (<abbr title="C. Thomas Glover">CTG</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-SaabYH.html">DAC-1988-SaabYH</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Delay Modeling and Time of Bipolar Digital Circuits (<abbr title="Daniel G. Saab">DGS</abbr>, <abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 288–293.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CCHSC-1988-Alblas.html">CCHSC-1988-Alblas</a></dt><dd>Attributed Tree Transformations with Delayed and Smart Re-Evaluation (<abbr title="Henk Alblas">HA</abbr>), pp. 160–174.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-CanrightH.html">DAC-1987-CanrightH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic (<abbr title="Robert E. Canright">REC</abbr>, <abbr title="A. R. Helland">ARH</abbr>), pp. 133–139.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-HofmannK.html">DAC-1987-HofmannK</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay Optimization of Combinational Static CMOS Logic (<abbr title="M. Hofmann">MH</abbr>, <abbr title="J. K. Kim">JKK</abbr>), pp. 125–132.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Adler.html">DAC-1986-Adler</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SIMMOS: a multiple-delay switch-level simulator (<abbr title="Dan Adler">DA</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-HwangKN.html">DAC-1986-HwangKN</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>An accuration delay modeling technique for switch-level timing verification (<abbr title="Seung Ho Hwang">SHH</abbr>, <abbr title="Young Hwan Kim">YHK</abbr>, <abbr title="A. Richard Newton">ARN</abbr>), pp. 227–233.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-KishidaSIIH.html">DAC-1986-KishidaSIIH</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>A delay test system for high speed logic LSI’s (<abbr title="Kuniaki Kishida">KK</abbr>, <abbr title="F. Shirotori">FS</abbr>, <abbr title="Y. Ikemoto">YI</abbr>, <abbr title="Shun Ishiyama">SI</abbr>, <abbr title="Terumine Hayashi">TH</abbr>), pp. 786–790.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-OgawaISTKYC.html">DAC-1986-OgawaISTKYC</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs (<abbr title="Yasushi Ogawa">YO</abbr>, <abbr title="Tatsuki Ishii">TI</abbr>, <abbr title="Yoichi Shiraishi">YS</abbr>, <abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Kyoji Yuyama">KY</abbr>, <abbr title="Kyoji Chiba">KC</abbr>), pp. 404–410.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-PincusD.html">DAC-1986-PincusD</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Delay reduction using simulated annealing (<abbr title="Jonathan D. Pincus">JDP</abbr>, <abbr title="Alvin M. Despain">AMD</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-ToyoshimaTMHHKT.html">DAC-1986-ToyoshimaTMHHKT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>An effective delay analysis system for a large scale computer design (<abbr title="Reiji Toyoshima">RT</abbr>, <abbr title="Yoshimitsu Takiguchi">YT</abbr>, <abbr title="Kazumi Matsumoto">KM</abbr>, <abbr title="Hidetomo Hongou">HH</abbr>, <abbr title="Mashiro Hashimoto">MH</abbr>, <abbr title="Ryotaro Kamikawai">RK</abbr>, <abbr title="Katsuhiko Takizawa">KT</abbr>), pp. 398–403.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1986-SarinKS.html">VLDB-1986-SarinKS</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using History Information to Process Delayed Database Updates (<abbr title="Sunil K. Sarin">SKS</abbr>, <abbr title="Charles W. Kaufman">CWK</abbr>, <abbr title="Janet E. Somers">JES</abbr>), pp. 71–78.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1985-RajanT.html">DAC-1985-RajanT</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis by delayed binding of decisions (<abbr title="Jayanth V. Rajan">JVR</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 367–373.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-Aggarwal.html">STOC-1985-Aggarwal</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Tradeoffs for VLSI Models with Subpolynomial Delay (<abbr title="Alok Aggarwal">AA</abbr>), pp. 59–68.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-EtiembleADB.html">DAC-1984-EtiembleADB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Micro-computer oriented algorithms for delay evaluation of MOS gates (<abbr title="Daniel Etiemble">DE</abbr>, <abbr title="V. Adeline">VA</abbr>, <abbr title="Nguyen H. Duyet">NHD</abbr>, <abbr title="J. C. Ballegeer">JCB</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-GeusRRW.html">DAC-1984-GeusRRW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IDA: Interconnect delay analysis for integrated circuits (<abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="J. B. Reed">JBR</abbr>, <abbr title="M. Rekhson">MR</abbr>, <abbr title="G. Wikle">GW</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-GlasserH.html">DAC-1984-GlasserH</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Delay and power optimization in VLSI circuits (<abbr title="Lance A. Glasser">LAG</abbr>, <abbr title="Lennox Hoyte">LH</abbr>), pp. 529–535.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Ousterhout.html">DAC-1984-Ousterhout</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Switch-level delay models for digital MOS VLSI (<abbr title="John K. Ousterhout">JKO</abbr>), pp. 542–548.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-OkazakiMY.html">DAC-1983-OkazakiMY</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple media delay simulator for MOS LSI circuits (<abbr title="Kaoru Okazaki">KO</abbr>, <abbr title="Tomoko Moriya">TM</abbr>, <abbr title="Toshihiko Yahara">TY</abbr>), pp. 279–285.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-TamuraON.html">DAC-1983-TamuraON</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Path delay analysis for hierarchical building block layout system (<abbr title="Eiji Tamura">ET</abbr>, <abbr title="Kimihiro Ogawa">KO</abbr>, <abbr title="Toshio Nakano">TN</abbr>), pp. 403–410.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1983-ChoffrutK.html">ICALP-1983-ChoffrutK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/morphism.html" title="morphism">#morphism</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Test Sets for Morphisms with Bounded Delay (<abbr title="Christian Choffrut">CC</abbr>, <abbr title="Juhani Karhumäki">JK</abbr>), pp. 118–127.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-BeningLAS.html">DAC-1982-BeningLAS</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Developments in logic network path delay analysis (<abbr title="Lionel Bening">LB</abbr>, <abbr title="Thomas A. Lane">TAL</abbr>, <abbr title="Curtis R. Alexander">CRA</abbr>, <abbr title="James E. Smith">JES</abbr>), pp. 605–615.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-NomuraSTAY.html">DAC-1982-NomuraSTAY</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing verification system based on delay time hierarchical nature (<abbr title="Minoru Nomura">MN</abbr>, <abbr title="Shinichi Sato">SS</abbr>, <abbr title="Nobuo Takano">NT</abbr>, <abbr title="Toshinori Aoyama">TA</abbr>, <abbr title="Akihiko Yamada">AY</abbr>), pp. 622–628.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-Putatunda.html">DAC-1982-Putatunda</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips (<abbr title="Rathin Putatunda">RP</abbr>), pp. 616–621.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/vldb.png" alt="VLDB"/><a href="../VLDB-1982-Lafue.html">VLDB-1982-Lafue</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Semantic Integrity Dependencies and Delayed Integrity Checking (<abbr title="Gilles M. E. Lafue">GMEL</abbr>), pp. 292–299.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-KamikawaiYCFT.html">DAC-1981-KamikawaiYCFT</a></dt><dd>A critical path delay check system (<abbr title="Ryotaro Kamikawai">RK</abbr>, <abbr title="Minoru Yamada">MY</abbr>, <abbr title="Tsuneyo Chiba">TC</abbr>, <abbr title="Kenichi Furumaya">KF</abbr>, <abbr title="Yoji Tsuchiya">YT</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-PenfieldR.html">DAC-1981-PenfieldR</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Signal delay in RC tree networks (<abbr title="Paul Penfield Jr.">PPJ</abbr>, <abbr title="Jorge Rubinstein">JR</abbr>), pp. 613–617.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1980-NhamB.html">DAC-1980-NhamB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple delay simulator for MOS LSI circuits (<abbr title="Hao N. Nham">HNN</abbr>, <abbr title="Ajoy K. Bose">AKB</abbr>), pp. 610–617.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1978-KoppelSP.html">DAC-1978-KoppelSP</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A high performance delay calculation software system for MOSFET digital logic chips (<abbr title="Ants Koppel">AK</abbr>, <abbr title="Siddharth Shah">SS</abbr>, <abbr title="Prem Puri">PP</abbr>), pp. 405–417.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/popl.png" alt="POPL"/><a href="../POPL-1978-GuibasW.html">POPL-1978-GuibasW</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Compilation and Delayed Evaluation in APL (<abbr title="Leonidas J. Guibas">LJG</abbr>, <abbr title="Douglas K. Wyatt">DKW</abbr>), pp. 1–8.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-HsiehRVD.html">DAC-1977-HsiehRVD</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>Delay test generation (<abbr title="E. R. Hsieh">ERH</abbr>, <abbr title="Robert A. Rasmussen">RAR</abbr>, <abbr title="L. J. Vidunas">LJV</abbr>, <abbr title="W. T. Davis">WTD</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1977-StoreyB.html">DAC-1977-StoreyB</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Delay test simulation (<abbr title="Thomas M. Storey">TMS</abbr>, <abbr title="J. W. Barry">JWB</abbr>), pp. 492–494.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1976-ChicoixPG.html">DAC-1976-ChicoixPG</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An accurate time delay model for large digital network simulation (<abbr title="C. Chicoix">CC</abbr>, <abbr title="J. Pedoussat">JP</abbr>, <abbr title="Norbert Giambiasi">NG</abbr>), pp. 54–60.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1974-ThompsonSBP.html">DAC-1974-ThompsonSBP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Timing analysis for digital fault simulation using assignable delays (<abbr title="Edward W. Thompson">EWT</abbr>, <abbr title="Stephen A. Szygenda">SAS</abbr>, <abbr title="N. Billawala">NB</abbr>, <abbr title="R. Pierce">RP</abbr>), pp. 266–272.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1973-PillingS.html">DAC-1973-PillingS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Computer-aided prediction of delays in LSI logic systems (<abbr title="David J. Pilling">DJP</abbr>, <abbr title="Henry B. Sun">HBS</abbr>), pp. 182–186.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1972-Lewis.html">DAC-1972-Lewis</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hazard detection by a quinary simulation of logic devices with bounded propagation delays (<abbr title="Daniel W. Lewis">DWL</abbr>), pp. 157–164.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1972-HoschL.html">ICALP-1972-HoschL</a> <span class="tag"><a href="../tag/finite.html" title="finite">#finite</a></span></dt><dd>Finite Delay Solutions for Sequential Conditions (<abbr title="Frederick A. Hosch">FAH</abbr>, <abbr title="Lawrence H. Landweber">LHL</abbr>), pp. 45–60.</dd> <div class="pagevis" style="width:15px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>