
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.328 ; gain = 145.074 ; free physical = 4408 ; free virtual = 5629
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12138 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1339.777 ; gain = 0.000 ; free physical = 4356 ; free virtual = 5581
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_1' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_clk_wiz_0_1_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_1' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:174]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_clk_wiz_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_clk_wiz_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_encoder_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_encoder_0_0_stub.vhdl:5' bound to instance 'encoder_0' of component 'design_1_encoder_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_encoder_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_encoder_1_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_encoder_1_0_stub.vhdl:5' bound to instance 'encoder_1' of component 'design_1_encoder_1_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_1_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_encoder_1_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_encoder_2_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_encoder_2_0_stub.vhdl:5' bound to instance 'encoder_2' of component 'design_1_encoder_2_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:209]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_2_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_encoder_2_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_image_gen_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_image_gen_0_0_stub.vhdl:5' bound to instance 'image_gen_0' of component 'design_1_image_gen_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:218]
INFO: [Synth 8-638] synthesizing module 'design_1_image_gen_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_image_gen_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_selectio_wiz_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_selectio_wiz_0_0_stub.vhdl:5' bound to instance 'selectio_wiz_0' of component 'design_1_selectio_wiz_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:233]
INFO: [Synth 8-638] synthesizing module 'design_1_selectio_wiz_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_selectio_wiz_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_timing_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_timing_0_0_stub.vhdl:5' bound to instance 'timing_0' of component 'design_1_timing_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:245]
INFO: [Synth 8-638] synthesizing module 'design_1_timing_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_timing_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_util_vector_logic_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:262]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_xlconcat_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:269]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/.Xil/Vivado-11581-wojak-pc/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/synth/design_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.332 ; gain = 19.555 ; free physical = 4332 ; free virtual = 5570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.332 ; gain = 19.555 ; free physical = 4332 ; free virtual = 5569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.332 ; gain = 19.555 ; free physical = 4332 ; free virtual = 5569
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_timing_0_0/design_1_timing_0_0/design_1_timing_0_0_in_context.xdc] for cell 'design_1_i/timing_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_timing_0_0/design_1_timing_0_0/design_1_timing_0_0_in_context.xdc] for cell 'design_1_i/timing_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_image_gen_0_0/design_1_image_gen_0_0/design_1_image_gen_0_0_in_context.xdc] for cell 'design_1_i/image_gen_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_image_gen_0_0/design_1_image_gen_0_0/design_1_image_gen_0_0_in_context.xdc] for cell 'design_1_i/image_gen_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0/design_1_encoder_0_0_in_context.xdc] for cell 'design_1_i/encoder_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0/design_1_encoder_0_0_in_context.xdc] for cell 'design_1_i/encoder_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_1_0/design_1_encoder_1_0/design_1_encoder_1_0_in_context.xdc] for cell 'design_1_i/encoder_1'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_1_0/design_1_encoder_1_0/design_1_encoder_1_0_in_context.xdc] for cell 'design_1_i/encoder_1'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_2_0/design_1_encoder_2_0/design_1_encoder_2_0_in_context.xdc] for cell 'design_1_i/encoder_2'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_encoder_2_0/design_1_encoder_2_0/design_1_encoder_2_0_in_context.xdc] for cell 'design_1_i/encoder_2'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_in_context.xdc] for cell 'design_1_i/selectio_wiz_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_in_context.xdc] for cell 'design_1_i/selectio_wiz_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wojak/Vivado_Projects/HDMI_Transmitter/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.285 ; gain = 0.000 ; free physical = 4009 ; free virtual = 5265
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/selectio_wiz_0' at clock pin 'clk_in' is different from the actual clock period '1.347', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 4132 ; free virtual = 5388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 4132 ; free virtual = 5388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timing_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/image_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/selectio_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 4134 ; free virtual = 5389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 4133 ; free virtual = 5389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 4131 ; free virtual = 5388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_pix' to pin 'design_1_i/clk_wiz_1/bbstub_clk_pix/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_1/clk_in1' to 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_pix10' to pin 'design_1_i/clk_wiz_1/bbstub_clk_pix10/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_1/clk_in1' to 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clkfb_out' to pin 'design_1_i/clk_wiz_1/bbstub_clkfb_out/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_1/clk_in1' to 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_clk_wiz_0_1           |         1|
|2     |design_1_clk_wiz_0_0           |         1|
|3     |design_1_encoder_0_0           |         1|
|4     |design_1_encoder_1_0           |         1|
|5     |design_1_encoder_2_0           |         1|
|6     |design_1_image_gen_0_0         |         1|
|7     |design_1_selectio_wiz_0_0      |         1|
|8     |design_1_timing_0_0            |         1|
|9     |design_1_util_vector_logic_0_0 |         1|
|10    |design_1_xlconcat_0_0          |         1|
|11    |design_1_xlconstant_0_0        |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_clk_wiz_0_0_bbox_1           |     1|
|2     |design_1_clk_wiz_0_1_bbox_0           |     1|
|3     |design_1_encoder_0_0_bbox_2           |     1|
|4     |design_1_encoder_1_0_bbox_3           |     1|
|5     |design_1_encoder_2_0_bbox_4           |     1|
|6     |design_1_image_gen_0_0_bbox_5         |     1|
|7     |design_1_selectio_wiz_0_0_bbox_6      |     1|
|8     |design_1_timing_0_0_bbox_7            |     1|
|9     |design_1_util_vector_logic_0_0_bbox_8 |     1|
|10    |design_1_xlconcat_0_0_bbox_9          |     1|
|11    |design_1_xlconstant_0_0_bbox_10       |     1|
|12    |IBUF                                  |     1|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   130|
|2     |  design_1_i |design_1 |   129|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 3992 ; free virtual = 5249
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1674.285 ; gain = 19.555 ; free physical = 4047 ; free virtual = 5304
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1674.285 ; gain = 334.508 ; free physical = 4047 ; free virtual = 5304
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1674.285 ; gain = 354.957 ; free physical = 4051 ; free virtual = 5308
INFO: [Common 17-1381] The checkpoint '/home/wojak/Vivado_Projects/HDMI_Transmitter/HDMI_Transmitter.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1674.285 ; gain = 0.000 ; free physical = 4051 ; free virtual = 5308
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 15:27:54 2018...
