
*** Running vivado
    with args -log Uart_ETH_UART_Config_Register_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_UART_Config_Register_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_UART_Config_Register_0_0.tcl -notrace
Command: synth_design -top Uart_ETH_UART_Config_Register_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 401.992 ; gain = 79.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_Config_Register_0_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/synth/Uart_ETH_UART_Config_Register_0_0.vhd:81]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'UART_Config_Register' declared at 'e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:12' bound to instance 'U0' of component 'UART_Config_Register' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/synth/Uart_ETH_UART_Config_Register_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'UART_Config_Register' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:40]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:71]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:84]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'UART_Config_Register_AXILiteS_s_axi' declared at 'e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:12' bound to instance 'UART_Config_Register_AXILiteS_s_axi_U' of component 'UART_Config_Register_AXILiteS_s_axi' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:147]
INFO: [Synth 8-638] synthesizing module 'UART_Config_Register_AXILiteS_s_axi' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:51]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'UART_Config_Register_AXILiteS_s_axi_ram' declared at 'e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:312' bound to instance 'int_a' of component 'UART_Config_Register_AXILiteS_s_axi_ram' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:124]
INFO: [Synth 8-638] synthesizing module 'UART_Config_Register_AXILiteS_s_axi_ram' [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:335]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'UART_Config_Register_AXILiteS_s_axi_ram' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'UART_Config_Register_AXILiteS_s_axi' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element vlo_cpy_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element vhi_cpy_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element v0_cpy_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element res_value_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element section_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element tmp_mask_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element res_mask_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:305]
WARNING: [Synth 8-6014] Unused sequential element resvalue_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:307]
INFO: [Synth 8-256] done synthesizing module 'UART_Config_Register' (3#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_UART_Config_Register_0_0' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/synth/Uart_ETH_UART_Config_Register_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.070 ; gain = 119.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.070 ; gain = 119.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/constraints/UART_Config_Register_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_Config_Register_0_0/constraints/UART_Config_Register_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.runs/Uart_ETH_UART_Config_Register_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.runs/Uart_ETH_UART_Config_Register_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 766.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.runs/Uart_ETH_UART_Config_Register_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '8' to '7' bits. [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:199]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'UART_Config_Register_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:161]
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_91_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'UART_Config_Register_AXILiteS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/51fc/hdl/vhdl/UART_Config_Register_AXILiteS_s_axi.vhd:161]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_Config_Register_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module UART_Config_Register_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module UART_Config_Register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal UART_Config_Register_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\UART_Config_Register_AXILiteS_s_axi_U/rstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_2_17) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_19) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_21) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_23) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_25) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_27) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_29) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_31) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_33) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_35) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_37) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_39) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_41) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_43) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_45) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_47) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_49) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_51) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_53) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_55) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_57) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_59) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_61) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_63) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (UART_Config_Register_AXILiteS_s_axi_U/rstate_reg[2]) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (UART_Config_Register_AXILiteS_s_axi_U/waddr_reg[1]) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (UART_Config_Register_AXILiteS_s_axi_U/waddr_reg[0]) is unused and will be removed from module UART_Config_Register.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|UART_Config_Register_AXILiteS_s_axi_ram: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal UART_Config_Register_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (i_2_17) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_19) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_21) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_23) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_25) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_27) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_29) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_31) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_33) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_35) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_37) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_39) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_41) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_43) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_45) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_47) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_49) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_51) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_53) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_55) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_57) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_59) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_61) is unused and will be removed from module UART_Config_Register.
WARNING: [Synth 8-3332] Sequential element (i_2_63) is unused and will be removed from module UART_Config_Register.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/UART_Config_Register_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/UART_Config_Register_AXILiteS_s_axi_U/int_a/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |     4|
|3     |LUT3     |    38|
|4     |LUT4     |     4|
|5     |LUT5     |    11|
|6     |LUT6     |   195|
|7     |RAMB36E1 |     1|
|8     |FDRE     |   229|
|9     |FDSE     |     3|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+----------------------------------------+------+
|      |Instance                                  |Module                                  |Cells |
+------+------------------------------------------+----------------------------------------+------+
|1     |top                                       |                                        |   488|
|2     |  U0                                      |UART_Config_Register                    |   488|
|3     |    UART_Config_Register_AXILiteS_s_axi_U |UART_Config_Register_AXILiteS_s_axi     |   291|
|4     |      int_a                               |UART_Config_Register_AXILiteS_s_axi_ram |   229|
+------+------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 766.941 ; gain = 444.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 766.941 ; gain = 119.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 766.941 ; gain = 444.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

41 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 766.941 ; gain = 452.520
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970413_UART_Tx_Extended/UART2ETH.runs/Uart_ETH_UART_Config_Register_0_0_synth_1/Uart_ETH_UART_Config_Register_0_0.dcp' has been generated.
