`timescale 1ns / 1ps
module sequence_detector(
    input clk,       
    input rst,       
    input din,      
    output dout );

localparam [2:0] s0=0, s1=1, s2=2, s3=3, s4=4;

reg [2:0] state,next_state;

always @(posedge clk)
begin
    if(rst)
        state <= 3'b000;
    else
        state <= next_state;
end

always @(*)
begin
    next_state = state;
    case(state)
    
    s0: next_state <=din ? s1:s0;
    s1: next_state <=din ? s1:s2;
    s2: next_state <=din ? s3:s0;
    s3: next_state <=din ? s1:s4;
    s4: next_state <=din ? s1:s0; 
    endcase
end

assign dout = (state == s4) ? 1 :0;
endmodule
