

================================================================
== Vitis HLS Report for 'append_payload_64_s'
================================================================
* Date:           Tue Aug 15 18:30:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.704 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     139|    -|
|Register         |        -|     -|     508|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     508|     199|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_111                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_274                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_278                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_299                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_304                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_308                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_314                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op98_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_265_i_nbreadreq_fu_128_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_266_i_nbreadreq_fu_100_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_267_i_nbreadreq_fu_86_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_268_nbreadreq_fu_114_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_142_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1410_fu_349_p3           |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          29|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                          |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_166_p4            |  13|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174  |  13|          3|   64|        192|
    |state_6                                          |  25|          6|    3|         18|
    |tx_aethShift2payFifo_blk_n                       |   9|          2|    1|          2|
    |tx_exh2payFifo_blk_n                             |   9|          2|    1|          2|
    |tx_exh2shiftFifo_blk_n                           |   9|          2|    1|          2|
    |tx_exh2shiftFifo_din                             |  25|          6|  128|        768|
    |tx_packetInfoFifo_blk_n                          |   9|          2|    1|          2|
    |tx_rawPayFifo_blk_n                              |   9|          2|    1|          2|
    |tx_rethShift2payFifo_blk_n                       |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 139|         32|  204|        998|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                        |    1|   0|    1|          0|
    |ap_done_reg                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174  |   64|   0|   64|          0|
    |firstPayload                                     |    1|   0|    1|          0|
    |info_hasPayload                                  |    1|   0|    1|          0|
    |info_hasPayload_load_reg_396                     |    1|   0|    1|          0|
    |info_isAETH                                      |    1|   0|    1|          0|
    |info_isAETH_load_reg_392                         |    1|   0|    1|          0|
    |prevWord_data_V_3                                |   32|   0|   32|          0|
    |state_6                                          |    3|   0|    3|          0|
    |state_6_load_reg_385                             |    3|   0|    3|          0|
    |tmp_265_i_reg_448                                |    1|   0|    1|          0|
    |tmp_266_i_reg_412                                |    1|   0|    1|          0|
    |tmp_267_i_reg_400                                |    1|   0|    1|          0|
    |tmp_89_reg_444                                   |    1|   0|    1|          0|
    |tmp_i_268_reg_434                                |    1|   0|    1|          0|
    |tmp_reg_429                                      |    9|   0|    9|          0|
    |tx_exh2payFifo_read_reg_438                      |  128|   0|  128|          0|
    |tx_rawPayFifo_read_reg_452                       |  128|   0|  128|          0|
    |tx_rethShift2payFifo_read_reg_404                |  128|   0|  128|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            |  508|   0|  508|          0|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|    append_payload<64>|  return value|
|tx_rethShift2payFifo_dout            |   in|  128|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_num_data_valid  |   in|    2|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_fifo_cap        |   in|    2|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_empty_n         |   in|    1|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_rethShift2payFifo_read            |  out|    1|     ap_fifo|  tx_rethShift2payFifo|       pointer|
|tx_aethShift2payFifo_dout            |   in|  128|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_num_data_valid  |   in|    2|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_fifo_cap        |   in|    2|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_empty_n         |   in|    1|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_aethShift2payFifo_read            |  out|    1|     ap_fifo|  tx_aethShift2payFifo|       pointer|
|tx_exh2payFifo_dout                  |   in|  128|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_num_data_valid        |   in|    3|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_fifo_cap              |   in|    3|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_empty_n               |   in|    1|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_exh2payFifo_read                  |  out|    1|     ap_fifo|        tx_exh2payFifo|       pointer|
|tx_rawPayFifo_dout                   |   in|  128|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_num_data_valid         |   in|    3|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_fifo_cap               |   in|    3|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_empty_n                |   in|    1|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_rawPayFifo_read                   |  out|    1|     ap_fifo|         tx_rawPayFifo|       pointer|
|tx_packetInfoFifo_dout               |   in|    3|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_num_data_valid     |   in|    2|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_fifo_cap           |   in|    2|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_empty_n            |   in|    1|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_packetInfoFifo_read               |  out|    1|     ap_fifo|     tx_packetInfoFifo|       pointer|
|tx_exh2shiftFifo_din                 |  out|  128|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_num_data_valid      |   in|    2|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_fifo_cap            |   in|    2|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_full_n              |   in|    1|     ap_fifo|      tx_exh2shiftFifo|       pointer|
|tx_exh2shiftFifo_write               |  out|    1|     ap_fifo|      tx_exh2shiftFifo|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_aethShift2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln1376 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1376]   --->   Operation 27 'specpipeline' 'specpipeline_ln1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_6_load = load i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1402]   --->   Operation 28 'load' 'state_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%firstPayload_load = load i1 %firstPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1467]   --->   Operation 29 'load' 'firstPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%info_isAETH_load = load i1 %info_isAETH" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 30 'load' 'info_isAETH_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%info_hasPayload_load = load i1 %info_hasPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1434]   --->   Operation 31 'load' 'info_hasPayload_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%switch_ln1402 = switch i3 %state_6_load, void %sw.bb.i, i3 4, void %sw.bb51.i, i3 1, void %sw.bb3.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb32.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1402]   --->   Operation 32 'switch' 'switch_ln1402' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_267_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_rethShift2payFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1484]   --->   Operation 33 'nbreadreq' 'tmp_267_i' <Predicate = (state_6_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1484 = br i1 %tmp_267_i, void %if.end50.i, void %if.then34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1484]   --->   Operation 34 'br' 'br_ln1484' <Predicate = (state_6_load == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.33ns)   --->   "%tx_rethShift2payFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_rethShift2payFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1486]   --->   Operation 35 'read' 'tx_rethShift2payFifo_read' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%currWord_last_V_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_rethShift2payFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1486]   --->   Operation 36 'bitselect' 'currWord_last_V_26' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1503 = br i1 %currWord_last_V_26, void %if.end49.i, void %if.then48.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1503]   --->   Operation 37 'br' 'br_ln1503' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%store_ln1505 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1505]   --->   Operation 38 'store' 'store_ln1505' <Predicate = (state_6_load == 3 & tmp_267_i & currWord_last_V_26)> <Delay = 0.85>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1506 = br void %if.end49.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1506]   --->   Operation 39 'br' 'br_ln1506' <Predicate = (state_6_load == 3 & tmp_267_i & currWord_last_V_26)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1507 = br void %if.end50.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1507]   --->   Operation 40 'br' 'br_ln1507' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1508 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1508]   --->   Operation 41 'br' 'br_ln1508' <Predicate = (state_6_load == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_266_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_aethShift2payFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1459]   --->   Operation 42 'nbreadreq' 'tmp_266_i' <Predicate = (state_6_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %tmp_266_i, void %if.end31.i, void %if.then19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1459]   --->   Operation 43 'br' 'br_ln1459' <Predicate = (state_6_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.33ns)   --->   "%tx_aethShift2payFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_aethShift2payFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1461]   --->   Operation 44 'read' 'tx_aethShift2payFifo_read' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %tx_aethShift2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1461]   --->   Operation 45 'trunc' 'currWord_data_V' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%currWord_last_V_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_aethShift2payFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1461]   --->   Operation 46 'bitselect' 'currWord_last_V_25' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.84ns)   --->   "%br_ln1467 = br i1 %firstPayload_load, void %if.end25.i, void %if.then22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1467]   --->   Operation 47 'br' 'br_ln1467' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.84>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32 %prevWord_data_V_3"   --->   Operation 48 'load' 'p_Val2_s' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V, i32 %p_Val2_s, i32 0, i32 31"   --->   Operation 49 'partset' 'p_Result_s' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln1470 = store i1 0, i1 %firstPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1470]   --->   Operation 50 'store' 'store_ln1470' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.84>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%br_ln1471 = br void %if.end25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1471]   --->   Operation 51 'br' 'br_ln1471' <Predicate = (state_6_load == 2 & tmp_266_i & firstPayload_load)> <Delay = 0.84>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_aethShift2payFifo_read, i32 64, i32 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 52 'partselect' 'tmp' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1477 = br i1 %currWord_last_V_25, void %if.end30.i, void %if.then29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1477]   --->   Operation 53 'br' 'br_ln1477' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%store_ln1479 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1479]   --->   Operation 54 'store' 'store_ln1479' <Predicate = (state_6_load == 2 & tmp_266_i & currWord_last_V_25)> <Delay = 0.85>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1480 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1480]   --->   Operation 55 'br' 'br_ln1480' <Predicate = (state_6_load == 2 & tmp_266_i & currWord_last_V_25)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1481 = br void %if.end31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1481]   --->   Operation 56 'br' 'br_ln1481' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln1482 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1482]   --->   Operation 57 'br' 'br_ln1482' <Predicate = (state_6_load == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_i_268 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_exh2payFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1421]   --->   Operation 58 'nbreadreq' 'tmp_i_268' <Predicate = (state_6_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1421 = br i1 %tmp_i_268, void %if.end16.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1421]   --->   Operation 59 'br' 'br_ln1421' <Predicate = (state_6_load == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.33ns)   --->   "%tx_exh2payFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_exh2payFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 60 'read' 'tx_exh2payFifo_read' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1423 = trunc i128 %tx_exh2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 61 'trunc' 'trunc_ln1423' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln1423 = store i32 %trunc_ln1423, i32 %prevWord_data_V_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 62 'store' 'store_ln1423' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_exh2payFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1423]   --->   Operation 63 'bitselect' 'tmp_89' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln1428 = br i1 %tmp_89, void %if.then7.i, void %if.else8.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1428]   --->   Operation 64 'br' 'br_ln1428' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1434 = br i1 %info_hasPayload_load, void %if.then9.i, void %if.else10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1434]   --->   Operation 65 'br' 'br_ln1434' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.85ns)   --->   "%store_ln1436 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1436]   --->   Operation 66 'store' 'store_ln1436' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & !info_hasPayload_load)> <Delay = 0.85>
ST_1 : Operation 67 [1/1] (0.84ns)   --->   "%br_ln1442 = br i1 %info_isAETH_load, void %if.else12.i, void %if.end13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 67 'br' 'br_ln1442' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.84>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end13.i"   --->   Operation 68 'br' 'br_ln0' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load & !info_isAETH_load)> <Delay = 0.84>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 3, void %if.else12.i, i2 2, void %if.else10.i"   --->   Operation 69 'phi' 'storemerge_i' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1444 = zext i2 %storemerge_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1444]   --->   Operation 70 'zext' 'zext_ln1444' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.85ns)   --->   "%store_ln1444 = store i3 %zext_ln1444, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1444]   --->   Operation 71 'store' 'store_ln1444' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.85>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end14.i"   --->   Operation 72 'br' 'br_ln0' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end15.i"   --->   Operation 73 'br' 'br_ln0' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1456 = br void %if.end16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1456]   --->   Operation 74 'br' 'br_ln1456' <Predicate = (state_6_load == 1 & tmp_i_268)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1457 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1457]   --->   Operation 75 'br' 'br_ln1457' <Predicate = (state_6_load == 1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_265_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_rawPayFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1510]   --->   Operation 76 'nbreadreq' 'tmp_265_i' <Predicate = (state_6_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1510 = br i1 %tmp_265_i, void %if.end59.i, void %if.then53.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1510]   --->   Operation 77 'br' 'br_ln1510' <Predicate = (state_6_load == 4)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.33ns)   --->   "%tx_rawPayFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1512]   --->   Operation 78 'read' 'tx_rawPayFifo_read' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_rawPayFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1512]   --->   Operation 79 'bitselect' 'currWord_last_V' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1514 = br i1 %currWord_last_V, void %if.end58.i, void %if.then57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 80 'br' 'br_ln1514' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.85ns)   --->   "%store_ln1516 = store i3 0, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 81 'store' 'store_ln1516' <Predicate = (state_6_load == 4 & tmp_265_i & currWord_last_V)> <Delay = 0.85>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1517 = br void %if.end58.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1517]   --->   Operation 82 'br' 'br_ln1517' <Predicate = (state_6_load == 4 & tmp_265_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln1518 = br void %if.end59.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1518]   --->   Operation 83 'br' 'br_ln1518' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1519 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1519]   --->   Operation 84 'br' 'br_ln1519' <Predicate = (state_6_load == 4)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i3P0A, i3 %tx_packetInfoFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1405]   --->   Operation 85 'nbreadreq' 'tmp_i' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln1405 = br i1 %tmp_i, void %if.end2.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1405]   --->   Operation 86 'br' 'br_ln1405' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.84ns)   --->   "%store_ln1407 = store i1 1, i1 %firstPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1407]   --->   Operation 87 'store' 'store_ln1407' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 88 [1/1] (2.33ns)   --->   "%tx_packetInfoFifo_read = read i3 @_ssdm_op_Read.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 88 'read' 'tx_packetInfoFifo_read' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1408 = trunc i3 %tx_packetInfoFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 89 'trunc' 'trunc_ln1408' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %tx_packetInfoFifo_read, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 90 'bitselect' 'tmp_86' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %tx_packetInfoFifo_read, i32 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 91 'bitselect' 'tmp_87' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln1408 = store i1 %trunc_ln1408, i1 %info_isAETH" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 92 'store' 'store_ln1408' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln1408 = store i1 %tmp_87, i1 %info_hasPayload" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1408]   --->   Operation 93 'store' 'store_ln1408' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.51ns)   --->   "%select_ln1410 = select i1 %tmp_86, i3 1, i3 4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1410]   --->   Operation 94 'select' 'select_ln1410' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.85ns)   --->   "%store_ln1412 = store i3 %select_ln1410, i3 %state_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1412]   --->   Operation 95 'store' 'store_ln1412' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1418 = br void %if.end2.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 96 'br' 'br_ln1418' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln1419 = br void %append_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1419]   --->   Operation 97 'br' 'br_ln1419' <Predicate = (state_6_load != 4 & state_6_load != 1 & state_6_load != 2 & state_6_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 98 [1/1] (2.33ns)   --->   "%write_ln1502 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_rethShift2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1502]   --->   Operation 98 'write' 'write_ln1502' <Predicate = (state_6_load == 3 & tmp_267_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sendWord_data_V_16 = phi i64 %p_Result_s, void %if.then22.i, i64 %currWord_data_V, void %if.then19.i"   --->   Operation 99 'phi' 'sendWord_data_V_16' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %sendWord_data_V_16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 100 'bitconcatenate' 'tmp_s' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1476 = zext i73 %tmp_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 101 'zext' 'zext_ln1476' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.33ns)   --->   "%write_ln1476 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %zext_ln1476" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1476]   --->   Operation 102 'write' 'write_ln1476' <Predicate = (state_6_load == 2 & tmp_266_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (2.33ns)   --->   "%write_ln1430 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_exh2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1430]   --->   Operation 103 'write' 'write_ln1430' <Predicate = (state_6_load == 1 & tmp_i_268 & !tmp_89)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1431 = br void %if.end15.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1431]   --->   Operation 104 'br' 'br_ln1431' <Predicate = (state_6_load == 1 & tmp_i_268 & !tmp_89)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.33ns)   --->   "%write_ln1437 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_exh2payFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1437]   --->   Operation 105 'write' 'write_ln1437' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & !info_hasPayload_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln1438 = br void %if.end14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1438]   --->   Operation 106 'br' 'br_ln1438' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & !info_hasPayload_load)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_92 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %tx_exh2payFifo_read, i128 72, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1450]   --->   Operation 107 'bitset' 'tmp_92' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load & !info_isAETH_load)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.33ns)   --->   "%write_ln1450 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tmp_92" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1450]   --->   Operation 108 'write' 'write_ln1450' <Predicate = (state_6_load == 1 & tmp_i_268 & tmp_89 & info_hasPayload_load & !info_isAETH_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (2.33ns)   --->   "%write_ln1513 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2shiftFifo, i128 %tx_rawPayFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1513]   --->   Operation 109 'write' 'write_ln1513' <Predicate = (state_6_load == 4 & tmp_265_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ firstPayload]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ info_isAETH]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ info_hasPayload]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_packetInfoFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_exh2payFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prevWord_data_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_exh2shiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_aethShift2payFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_rethShift2payFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_rawPayFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln1376       (specpipeline  ) [ 000]
state_6_load              (load          ) [ 011]
firstPayload_load         (load          ) [ 010]
info_isAETH_load          (load          ) [ 011]
info_hasPayload_load      (load          ) [ 011]
switch_ln1402             (switch        ) [ 000]
tmp_267_i                 (nbreadreq     ) [ 011]
br_ln1484                 (br            ) [ 000]
tx_rethShift2payFifo_read (read          ) [ 011]
currWord_last_V_26        (bitselect     ) [ 010]
br_ln1503                 (br            ) [ 000]
store_ln1505              (store         ) [ 000]
br_ln1506                 (br            ) [ 000]
br_ln1507                 (br            ) [ 000]
br_ln1508                 (br            ) [ 000]
tmp_266_i                 (nbreadreq     ) [ 011]
br_ln1459                 (br            ) [ 000]
tx_aethShift2payFifo_read (read          ) [ 000]
currWord_data_V           (trunc         ) [ 011]
currWord_last_V_25        (bitselect     ) [ 010]
br_ln1467                 (br            ) [ 011]
p_Val2_s                  (load          ) [ 000]
p_Result_s                (partset       ) [ 011]
store_ln1470              (store         ) [ 000]
br_ln1471                 (br            ) [ 011]
tmp                       (partselect    ) [ 011]
br_ln1477                 (br            ) [ 000]
store_ln1479              (store         ) [ 000]
br_ln1480                 (br            ) [ 000]
br_ln1481                 (br            ) [ 000]
br_ln1482                 (br            ) [ 000]
tmp_i_268                 (nbreadreq     ) [ 011]
br_ln1421                 (br            ) [ 000]
tx_exh2payFifo_read       (read          ) [ 011]
trunc_ln1423              (trunc         ) [ 000]
store_ln1423              (store         ) [ 000]
tmp_89                    (bitselect     ) [ 011]
br_ln1428                 (br            ) [ 000]
br_ln1434                 (br            ) [ 000]
store_ln1436              (store         ) [ 000]
br_ln1442                 (br            ) [ 000]
br_ln0                    (br            ) [ 000]
storemerge_i              (phi           ) [ 000]
zext_ln1444               (zext          ) [ 000]
store_ln1444              (store         ) [ 000]
br_ln0                    (br            ) [ 000]
br_ln0                    (br            ) [ 000]
br_ln1456                 (br            ) [ 000]
br_ln1457                 (br            ) [ 000]
tmp_265_i                 (nbreadreq     ) [ 011]
br_ln1510                 (br            ) [ 000]
tx_rawPayFifo_read        (read          ) [ 011]
currWord_last_V           (bitselect     ) [ 010]
br_ln1514                 (br            ) [ 000]
store_ln1516              (store         ) [ 000]
br_ln1517                 (br            ) [ 000]
br_ln1518                 (br            ) [ 000]
br_ln1519                 (br            ) [ 000]
tmp_i                     (nbreadreq     ) [ 010]
br_ln1405                 (br            ) [ 000]
store_ln1407              (store         ) [ 000]
tx_packetInfoFifo_read    (read          ) [ 000]
trunc_ln1408              (trunc         ) [ 000]
tmp_86                    (bitselect     ) [ 000]
tmp_87                    (bitselect     ) [ 000]
store_ln1408              (store         ) [ 000]
store_ln1408              (store         ) [ 000]
select_ln1410             (select        ) [ 000]
store_ln1412              (store         ) [ 000]
br_ln1418                 (br            ) [ 000]
br_ln1419                 (br            ) [ 000]
write_ln1502              (write         ) [ 000]
sendWord_data_V_16        (phi           ) [ 011]
tmp_s                     (bitconcatenate) [ 000]
zext_ln1476               (zext          ) [ 000]
write_ln1476              (write         ) [ 000]
write_ln1430              (write         ) [ 000]
br_ln1431                 (br            ) [ 000]
write_ln1437              (write         ) [ 000]
br_ln1438                 (br            ) [ 000]
tmp_92                    (bitset        ) [ 000]
write_ln1450              (write         ) [ 000]
write_ln1513              (write         ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="firstPayload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstPayload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="info_isAETH">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_isAETH"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="info_hasPayload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="info_hasPayload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_packetInfoFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_packetInfoFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_exh2payFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_exh2payFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prevWord_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_exh2shiftFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_exh2shiftFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_aethShift2payFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_aethShift2payFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_rethShift2payFifo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rethShift2payFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_rawPayFifo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_rawPayFifo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i9.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i128.i128.i128.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_267_i_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_267_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tx_rethShift2payFifo_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_rethShift2payFifo_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_266_i_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_266_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tx_aethShift2payFifo_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_aethShift2payFifo_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_i_268_nbreadreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_268/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tx_exh2payFifo_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_exh2payFifo_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_265_i_nbreadreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_265_i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tx_rawPayFifo_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_rawPayFifo_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_i_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tx_packetInfoFifo_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_packetInfoFifo_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="128" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1502/2 write_ln1476/2 write_ln1430/2 write_ln1437/2 write_ln1450/2 write_ln1513/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="storemerge_i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="storemerge_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="sendWord_data_V_16_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_data_V_16 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="sendWord_data_V_16_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="64" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_data_V_16/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="state_6_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_6_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="firstPayload_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstPayload_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="info_isAETH_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="info_isAETH_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="info_hasPayload_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="info_hasPayload_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="currWord_last_V_26_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_26/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln1505_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1505/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="currWord_data_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="128" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="currWord_last_V_25_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="128" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_25/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Val2_s_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Result_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="0" index="3" bw="1" slack="0"/>
<pin id="234" dir="0" index="4" bw="6" slack="0"/>
<pin id="235" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln1470_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1470/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="128" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="0"/>
<pin id="252" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln1479_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1479/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln1423_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="128" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1423/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln1423_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1423/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_89_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="128" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln1436_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1436/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln1444_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1444/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln1444_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1444/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="currWord_last_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="128" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln1516_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1516/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln1407_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1407/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln1408_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1408/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_86_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_87_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln1408_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1408/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln1408_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1408/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln1410_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1410/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln1412_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1412/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="73" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="1"/>
<pin id="366" dir="0" index="2" bw="64" slack="0"/>
<pin id="367" dir="1" index="3" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln1476_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="73" slack="0"/>
<pin id="372" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1476/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_92_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="128" slack="0"/>
<pin id="377" dir="0" index="1" bw="128" slack="1"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="0" index="3" bw="1" slack="0"/>
<pin id="380" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_92/2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="state_6_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_6_load "/>
</bind>
</comp>

<comp id="392" class="1005" name="info_isAETH_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="info_isAETH_load "/>
</bind>
</comp>

<comp id="396" class="1005" name="info_hasPayload_load_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="info_hasPayload_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_267_i_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_267_i "/>
</bind>
</comp>

<comp id="404" class="1005" name="tx_rethShift2payFifo_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="128" slack="1"/>
<pin id="406" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tx_rethShift2payFifo_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_266_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_266_i "/>
</bind>
</comp>

<comp id="416" class="1005" name="currWord_data_V_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="424" class="1005" name="p_Result_s_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_i_268_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_268 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tx_exh2payFifo_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="128" slack="1"/>
<pin id="440" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tx_exh2payFifo_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_89_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_265_i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_265_i "/>
</bind>
</comp>

<comp id="452" class="1005" name="tx_rawPayFifo_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="1"/>
<pin id="454" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tx_rawPayFifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="94" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="108" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="108" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="213" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="229" pin=4"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="108" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="122" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="122" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="166" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="136" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="2" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="150" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="150" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="150" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="317" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="4" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="329" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="6" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="321" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="82" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="177" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="381"><net_src comp="84" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="384"><net_src comp="375" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="388"><net_src comp="183" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="191" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="195" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="86" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="94" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="415"><net_src comp="100" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="213" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="427"><net_src comp="229" pin="5"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="432"><net_src comp="247" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="437"><net_src comp="114" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="122" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="447"><net_src comp="273" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="128" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="136" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_6 | {1 }
	Port: firstPayload | {1 }
	Port: info_isAETH | {1 }
	Port: info_hasPayload | {1 }
	Port: tx_packetInfoFifo | {}
	Port: tx_exh2payFifo | {}
	Port: prevWord_data_V_3 | {1 }
	Port: tx_exh2shiftFifo | {2 }
	Port: tx_aethShift2payFifo | {}
	Port: tx_rethShift2payFifo | {}
	Port: tx_rawPayFifo | {}
 - Input state : 
	Port: append_payload<64> : state_6 | {1 }
	Port: append_payload<64> : firstPayload | {1 }
	Port: append_payload<64> : info_isAETH | {1 }
	Port: append_payload<64> : info_hasPayload | {1 }
	Port: append_payload<64> : tx_packetInfoFifo | {1 }
	Port: append_payload<64> : tx_exh2payFifo | {1 }
	Port: append_payload<64> : prevWord_data_V_3 | {1 }
	Port: append_payload<64> : tx_exh2shiftFifo | {}
	Port: append_payload<64> : tx_aethShift2payFifo | {1 }
	Port: append_payload<64> : tx_rethShift2payFifo | {1 }
	Port: append_payload<64> : tx_rawPayFifo | {1 }
  - Chain level:
	State 1
		switch_ln1402 : 1
		br_ln1503 : 1
		br_ln1467 : 1
		p_Result_s : 1
		br_ln1477 : 1
		store_ln1423 : 1
		br_ln1428 : 1
		br_ln1434 : 1
		br_ln1442 : 1
		storemerge_i : 2
		zext_ln1444 : 3
		store_ln1444 : 4
		br_ln1514 : 1
		store_ln1408 : 1
		store_ln1408 : 1
		select_ln1410 : 1
		store_ln1412 : 2
	State 2
		tmp_s : 1
		zext_ln1476 : 2
		write_ln1476 : 3
		write_ln1450 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|  select  |          select_ln1410_fu_349         |    0    |    3    |
|----------|---------------------------------------|---------|---------|
|          |       tmp_267_i_nbreadreq_fu_86       |    0    |    0    |
|          |       tmp_266_i_nbreadreq_fu_100      |    0    |    0    |
| nbreadreq|       tmp_i_268_nbreadreq_fu_114      |    0    |    0    |
|          |       tmp_265_i_nbreadreq_fu_128      |    0    |    0    |
|          |         tmp_i_nbreadreq_fu_142        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |  tx_rethShift2payFifo_read_read_fu_94 |    0    |    0    |
|          | tx_aethShift2payFifo_read_read_fu_108 |    0    |    0    |
|   read   |    tx_exh2payFifo_read_read_fu_122    |    0    |    0    |
|          |     tx_rawPayFifo_read_read_fu_136    |    0    |    0    |
|          |   tx_packetInfoFifo_read_read_fu_150  |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |            grp_write_fu_156           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |       currWord_last_V_26_fu_199       |    0    |    0    |
|          |       currWord_last_V_25_fu_217       |    0    |    0    |
| bitselect|             tmp_89_fu_273             |    0    |    0    |
|          |         currWord_last_V_fu_297        |    0    |    0    |
|          |             tmp_86_fu_321             |    0    |    0    |
|          |             tmp_87_fu_329             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |         currWord_data_V_fu_213        |    0    |    0    |
|   trunc  |          trunc_ln1423_fu_263          |    0    |    0    |
|          |          trunc_ln1408_fu_317          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  partset |           p_Result_s_fu_229           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|               tmp_fu_247              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |           zext_ln1444_fu_287          |    0    |    0    |
|          |           zext_ln1476_fu_370          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|              tmp_s_fu_363             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  bitset  |             tmp_92_fu_375             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    3    |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|     currWord_data_V_reg_416     |   64   |
|   info_hasPayload_load_reg_396  |    1   |
|     info_isAETH_load_reg_392    |    1   |
|        p_Result_s_reg_424       |   64   |
|    sendWord_data_V_16_reg_174   |   64   |
|       state_6_load_reg_385      |    3   |
|       storemerge_i_reg_163      |    2   |
|        tmp_265_i_reg_448        |    1   |
|        tmp_266_i_reg_412        |    1   |
|        tmp_267_i_reg_400        |    1   |
|          tmp_89_reg_444         |    1   |
|        tmp_i_268_reg_434        |    1   |
|           tmp_reg_429           |    9   |
|   tx_exh2payFifo_read_reg_438   |   128  |
|    tx_rawPayFifo_read_reg_452   |   128  |
|tx_rethShift2payFifo_read_reg_404|   128  |
+---------------------------------+--------+
|              Total              |   597  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_156 |  p2  |   5  |  128 |   640  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   640  || 0.886429||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    3   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   21   |
|  Register |    -   |   597  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   597  |   24   |
+-----------+--------+--------+--------+
