vendor_name = ModelSim
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/tdc_tb.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/tdc.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/pll_clkdiv.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/int_sync.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/frc_counter.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/frac_sync.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/dm_sv.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/digmod.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/mult_x50.qip
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.qip
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/diff.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/diff_sub.qip
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/diff_sub.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/ph_tb.sv
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/singen.qip
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/singen.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/sin_addr.qip
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/pll_spi.qip
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/accumulation.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/Chain1.cdf
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/Chain2.cdf
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/Chain1.cdf
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/async.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/led/SEG7_LUT.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/de0_tdc.cbx.xml
source_file = 1, g:/altera/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/multcore.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/altshift.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/addcore.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/look_add.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_60j.tdf
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_efh.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_mfc.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, g:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/altrom.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/altram.inc
source_file = 1, g:/altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_9v91.tdf
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/sin8bit.mif
source_file = 1, E:/GITHUB/treshh/DSFD_v4/de0_iii_tdc/de0_tdc.sdc
design_name = DE0_TDC
instance = comp, \LED[0]~output , LED[0]~output, DE0_TDC, 1
instance = comp, \LED[1]~output , LED[1]~output, DE0_TDC, 1
instance = comp, \LED[2]~output , LED[2]~output, DE0_TDC, 1
instance = comp, \LED[3]~output , LED[3]~output, DE0_TDC, 1
instance = comp, \LED[4]~output , LED[4]~output, DE0_TDC, 1
instance = comp, \LED[5]~output , LED[5]~output, DE0_TDC, 1
instance = comp, \LED[6]~output , LED[6]~output, DE0_TDC, 1
instance = comp, \LED[7]~output , LED[7]~output, DE0_TDC, 1
instance = comp, \MOD~output , MOD~output, DE0_TDC, 1
instance = comp, \MOD_STATIC~output , MOD_STATIC~output, DE0_TDC, 1
instance = comp, \TRIG~output , TRIG~output, DE0_TDC, 1
instance = comp, \DAC_OUT[0]~output , DAC_OUT[0]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[1]~output , DAC_OUT[1]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[2]~output , DAC_OUT[2]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[3]~output , DAC_OUT[3]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[4]~output , DAC_OUT[4]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[5]~output , DAC_OUT[5]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[6]~output , DAC_OUT[6]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[7]~output , DAC_OUT[7]~output, DE0_TDC, 1
instance = comp, \DAC_WR~output , DAC_WR~output, DE0_TDC, 1
instance = comp, \DAC2_DB[0]~output , DAC2_DB[0]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[1]~output , DAC2_DB[1]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[2]~output , DAC2_DB[2]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[3]~output , DAC2_DB[3]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[4]~output , DAC2_DB[4]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[5]~output , DAC2_DB[5]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[6]~output , DAC2_DB[6]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[7]~output , DAC2_DB[7]~output, DE0_TDC, 1
instance = comp, \DAC2_WR~output , DAC2_WR~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL~output , TEST_SIGNAL~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL2~output , TEST_SIGNAL2~output, DE0_TDC, 1
instance = comp, \SPI3_CLK~output , SPI3_CLK~output, DE0_TDC, 1
instance = comp, \SPI3_MOSI~output , SPI3_MOSI~output, DE0_TDC, 1
instance = comp, \SPI3_SS~output , SPI3_SS~output, DE0_TDC, 1
instance = comp, \SPI1_MOSI~output , SPI1_MOSI~output, DE0_TDC, 1
instance = comp, \SPI1_SS~output , SPI1_SS~output, DE0_TDC, 1
instance = comp, \TxD_direct~output , TxD_direct~output, DE0_TDC, 1
instance = comp, \TxD~output , TxD~output, DE0_TDC, 1
instance = comp, \SEG_2DP~output , SEG_2DP~output, DE0_TDC, 1
instance = comp, \SEG_3DP~output , SEG_3DP~output, DE0_TDC, 1
instance = comp, \SEG_1DP~output , SEG_1DP~output, DE0_TDC, 1
instance = comp, \SEG_0DP~output , SEG_0DP~output, DE0_TDC, 1
instance = comp, \SEG_0[0]~output , SEG_0[0]~output, DE0_TDC, 1
instance = comp, \SEG_0[1]~output , SEG_0[1]~output, DE0_TDC, 1
instance = comp, \SEG_0[2]~output , SEG_0[2]~output, DE0_TDC, 1
instance = comp, \SEG_0[3]~output , SEG_0[3]~output, DE0_TDC, 1
instance = comp, \SEG_0[4]~output , SEG_0[4]~output, DE0_TDC, 1
instance = comp, \SEG_0[5]~output , SEG_0[5]~output, DE0_TDC, 1
instance = comp, \SEG_0[6]~output , SEG_0[6]~output, DE0_TDC, 1
instance = comp, \SEG_1[0]~output , SEG_1[0]~output, DE0_TDC, 1
instance = comp, \SEG_1[1]~output , SEG_1[1]~output, DE0_TDC, 1
instance = comp, \SEG_1[2]~output , SEG_1[2]~output, DE0_TDC, 1
instance = comp, \SEG_1[3]~output , SEG_1[3]~output, DE0_TDC, 1
instance = comp, \SEG_1[4]~output , SEG_1[4]~output, DE0_TDC, 1
instance = comp, \SEG_1[5]~output , SEG_1[5]~output, DE0_TDC, 1
instance = comp, \SEG_1[6]~output , SEG_1[6]~output, DE0_TDC, 1
instance = comp, \SEG_2[0]~output , SEG_2[0]~output, DE0_TDC, 1
instance = comp, \SEG_2[1]~output , SEG_2[1]~output, DE0_TDC, 1
instance = comp, \SEG_2[2]~output , SEG_2[2]~output, DE0_TDC, 1
instance = comp, \SEG_2[3]~output , SEG_2[3]~output, DE0_TDC, 1
instance = comp, \SEG_2[4]~output , SEG_2[4]~output, DE0_TDC, 1
instance = comp, \SEG_2[5]~output , SEG_2[5]~output, DE0_TDC, 1
instance = comp, \SEG_2[6]~output , SEG_2[6]~output, DE0_TDC, 1
instance = comp, \SEG_3[0]~output , SEG_3[0]~output, DE0_TDC, 1
instance = comp, \SEG_3[1]~output , SEG_3[1]~output, DE0_TDC, 1
instance = comp, \SEG_3[2]~output , SEG_3[2]~output, DE0_TDC, 1
instance = comp, \SEG_3[3]~output , SEG_3[3]~output, DE0_TDC, 1
instance = comp, \SEG_3[4]~output , SEG_3[4]~output, DE0_TDC, 1
instance = comp, \SEG_3[5]~output , SEG_3[5]~output, DE0_TDC, 1
instance = comp, \SEG_3[6]~output , SEG_3[6]~output, DE0_TDC, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|pll1 , cb_inst|pll_inst|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[1]~feeder , ph_ctl|key_ctl_d[1]~feeder, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[1] , ph_ctl|key_ctl_d[1], DE0_TDC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[0] , ph_ctl|key_ctl_d[0], DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[0] , ph_ctl|key_ctl_q[0], DE0_TDC, 1
instance = comp, \ph_ctl|always0~0 , ph_ctl|always0~0, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[1] , ph_ctl|key_ctl_q[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~4 , ph_ctl|clk_max[5]~4, DE0_TDC, 1
instance = comp, \SW[1]~input , SW[1]~input, DE0_TDC, 1
instance = comp, \SW[0]~input , SW[0]~input, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~18 , ph_ctl|clk_max[8]~18, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~19 , ph_ctl|clk_max[8]~19, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8] , ph_ctl|clk_max[8], DE0_TDC, 1
instance = comp, \ph_ctl|Decoder0~1 , ph_ctl|Decoder0~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[9]~20 , ph_ctl|clk_max[9]~20, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[9] , ph_ctl|clk_max[9], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0]~16 , ph_ctl|clk_div[0]~16, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0] , ph_ctl|clk_div[0], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1]~18 , ph_ctl|clk_div[1]~18, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1] , ph_ctl|clk_div[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2]~20 , ph_ctl|clk_div[2]~20, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2] , ph_ctl|clk_div[2], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3]~22 , ph_ctl|clk_div[3]~22, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3] , ph_ctl|clk_div[3], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4]~24 , ph_ctl|clk_div[4]~24, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4] , ph_ctl|clk_div[4], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5]~26 , ph_ctl|clk_div[5]~26, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5] , ph_ctl|clk_div[5], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6]~28 , ph_ctl|clk_div[6]~28, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6] , ph_ctl|clk_div[6], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7]~30 , ph_ctl|clk_div[7]~30, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7] , ph_ctl|clk_div[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8]~32 , ph_ctl|clk_div[8]~32, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8] , ph_ctl|clk_div[8], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9]~34 , ph_ctl|clk_div[9]~34, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9] , ph_ctl|clk_div[9], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~5 , ph_ctl|Equal0~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10]~36 , ph_ctl|clk_div[10]~36, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10] , ph_ctl|clk_div[10], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11]~38 , ph_ctl|clk_div[11]~38, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11] , ph_ctl|clk_div[11], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12]~40 , ph_ctl|clk_div[12]~40, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12] , ph_ctl|clk_div[12], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1]~24 , ph_ctl|clk_max[1]~24, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[10]~21 , ph_ctl|clk_max[10]~21, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[10] , ph_ctl|clk_max[10], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~6 , ph_ctl|Equal0~6, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4]~10 , ph_ctl|clk_max[4]~10, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4]~11 , ph_ctl|clk_max[4]~11, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4] , ph_ctl|clk_max[4], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~12 , ph_ctl|clk_max[5]~12, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~13 , ph_ctl|clk_max[5]~13, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5] , ph_ctl|clk_max[5], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~2 , ph_ctl|Equal0~2, DE0_TDC, 1
instance = comp, \ph_ctl|Decoder0~0 , ph_ctl|Decoder0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1]~0 , ph_ctl|clk_max[1]~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1] , ph_ctl|clk_max[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~3 , ph_ctl|clk_max[5]~3, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[0]~5 , ph_ctl|clk_max[0]~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[0] , ph_ctl|clk_max[0], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~0 , ph_ctl|Equal0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[2]~6 , ph_ctl|clk_max[2]~6, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[2]~7 , ph_ctl|clk_max[2]~7, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[2] , ph_ctl|clk_max[2], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3]~8 , ph_ctl|clk_max[3]~8, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3]~9 , ph_ctl|clk_max[3]~9, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3] , ph_ctl|clk_max[3], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~1 , ph_ctl|Equal0~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6]~14 , ph_ctl|clk_max[6]~14, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6]~15 , ph_ctl|clk_max[6]~15, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6] , ph_ctl|clk_max[6], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max~16 , ph_ctl|clk_max~16, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7]~17 , ph_ctl|clk_max[7]~17, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7] , ph_ctl|clk_max[7], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~3 , ph_ctl|Equal0~3, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~4 , ph_ctl|Equal0~4, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13]~42 , ph_ctl|clk_div[13]~42, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13] , ph_ctl|clk_div[13], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14]~44 , ph_ctl|clk_div[14]~44, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14] , ph_ctl|clk_div[14], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[13]~22 , ph_ctl|clk_max[13]~22, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[13]~23 , ph_ctl|clk_max[13]~23, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[13] , ph_ctl|clk_max[13], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15]~46 , ph_ctl|clk_div[15]~46, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15] , ph_ctl|clk_div[15], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~7 , ph_ctl|Equal0~7, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~8 , ph_ctl|Equal0~8, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k~0 , ph_ctl|clk_10k~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k , ph_ctl|clk_10k, DE0_TDC, 1
instance = comp, \Add0~0 , Add0~0, DE0_TDC, 1
instance = comp, \clk_div[0] , clk_div[0], DE0_TDC, 1
instance = comp, \Add0~2 , Add0~2, DE0_TDC, 1
instance = comp, \clk_div[1] , clk_div[1], DE0_TDC, 1
instance = comp, \Add0~4 , Add0~4, DE0_TDC, 1
instance = comp, \clk_div[2] , clk_div[2], DE0_TDC, 1
instance = comp, \Add0~6 , Add0~6, DE0_TDC, 1
instance = comp, \clk_div[3] , clk_div[3], DE0_TDC, 1
instance = comp, \Add0~8 , Add0~8, DE0_TDC, 1
instance = comp, \clk_div~4 , clk_div~4, DE0_TDC, 1
instance = comp, \clk_div[4] , clk_div[4], DE0_TDC, 1
instance = comp, \Add0~10 , Add0~10, DE0_TDC, 1
instance = comp, \clk_div[5] , clk_div[5], DE0_TDC, 1
instance = comp, \Add0~12 , Add0~12, DE0_TDC, 1
instance = comp, \clk_div[6] , clk_div[6], DE0_TDC, 1
instance = comp, \Add0~14 , Add0~14, DE0_TDC, 1
instance = comp, \clk_div[7] , clk_div[7], DE0_TDC, 1
instance = comp, \Add0~16 , Add0~16, DE0_TDC, 1
instance = comp, \clk_div~3 , clk_div~3, DE0_TDC, 1
instance = comp, \clk_div[8] , clk_div[8], DE0_TDC, 1
instance = comp, \Add0~18 , Add0~18, DE0_TDC, 1
instance = comp, \clk_div~2 , clk_div~2, DE0_TDC, 1
instance = comp, \clk_div[9] , clk_div[9], DE0_TDC, 1
instance = comp, \Add0~20 , Add0~20, DE0_TDC, 1
instance = comp, \clk_div~1 , clk_div~1, DE0_TDC, 1
instance = comp, \clk_div[10] , clk_div[10], DE0_TDC, 1
instance = comp, \Add0~22 , Add0~22, DE0_TDC, 1
instance = comp, \clk_div[11] , clk_div[11], DE0_TDC, 1
instance = comp, \Add0~24 , Add0~24, DE0_TDC, 1
instance = comp, \clk_div[12] , clk_div[12], DE0_TDC, 1
instance = comp, \Add0~26 , Add0~26, DE0_TDC, 1
instance = comp, \clk_div~0 , clk_div~0, DE0_TDC, 1
instance = comp, \clk_div[13] , clk_div[13], DE0_TDC, 1
instance = comp, \Equal0~1 , Equal0~1, DE0_TDC, 1
instance = comp, \Equal0~2 , Equal0~2, DE0_TDC, 1
instance = comp, \Add0~28 , Add0~28, DE0_TDC, 1
instance = comp, \clk_div[14] , clk_div[14], DE0_TDC, 1
instance = comp, \Add0~30 , Add0~30, DE0_TDC, 1
instance = comp, \clk_div[15] , clk_div[15], DE0_TDC, 1
instance = comp, \Equal0~0 , Equal0~0, DE0_TDC, 1
instance = comp, \Equal0~3 , Equal0~3, DE0_TDC, 1
instance = comp, \Equal0~4 , Equal0~4, DE0_TDC, 1
instance = comp, \clk_10k~0 , clk_10k~0, DE0_TDC, 1
instance = comp, \SIGNAL~input , SIGNAL~input, DE0_TDC, 1
instance = comp, \SW[8]~input , SW[8]~input, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3]~4 , byass_data1|count_byass[3]~4, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3]~5 , byass_data1|count_byass[3]~5, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3] , byass_data1|count_byass[3], DE0_TDC, 1
instance = comp, \byass_data1|output_buf[2]~1 , byass_data1|output_buf[2]~1, DE0_TDC, 1
instance = comp, \byass_data1|LessThan1~1 , byass_data1|LessThan1~1, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~2 , byass_data1|count_byass~2, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[0] , byass_data1|count_byass[0], DE0_TDC, 1
instance = comp, \byass_data1|Add1~0 , byass_data1|Add1~0, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~6 , byass_data1|count_byass~6, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~7 , byass_data1|count_byass~7, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2] , byass_data1|count_byass[2], DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1]~8 , byass_data1|count_byass[1]~8, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1]~3 , byass_data1|count_byass[1]~3, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1] , byass_data1|count_byass[1], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[12][0] , tdc_inst_0|lr_mod[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[12][1] , tdc_inst_0|lr_mod[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|mod_d , tdc_inst_0|gen[12].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[5]~20 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][0]~feeder , tdc_inst_0|lr_signal[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][0] , tdc_inst_0|lr_signal[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[12][1] , tdc_inst_0|lr_signal[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|signal_d , tdc_inst_0|gen[12].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|signal_xor , tdc_inst_0|gen[12].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[12].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|mod_posedge , tdc_inst_0|gen[12].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[7] , tdc_inst_0|gen[12].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[4]~20 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[4]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|mod_negedge , tdc_inst_0|gen[12].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[7] , tdc_inst_0|gen[12].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[12].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[12].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[12].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[12].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|n_data_valid~0 , tdc_inst_0|gen[12].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~7 , tdc_inst_0|gen[12].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[6] , tdc_inst_0|gen[12].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[12].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[6] , tdc_inst_0|gen[12].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~6 , tdc_inst_0|gen[12].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[5] , tdc_inst_0|gen[12].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[5] , tdc_inst_0|gen[12].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~5 , tdc_inst_0|gen[12].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[4] , tdc_inst_0|gen[12].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[12].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[4] , tdc_inst_0|gen[12].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~0 , tdc_inst_0|gen[12].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[3] , tdc_inst_0|gen[12].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[12].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[3] , tdc_inst_0|gen[12].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~1 , tdc_inst_0|gen[12].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[2] , tdc_inst_0|gen[12].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[2] , tdc_inst_0|gen[12].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~2 , tdc_inst_0|gen[12].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[1] , tdc_inst_0|gen[12].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[1] , tdc_inst_0|gen[12].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~3 , tdc_inst_0|gen[12].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[0] , tdc_inst_0|gen[12].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[0] , tdc_inst_0|gen[12].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~4 , tdc_inst_0|gen[12].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[0]~10 , tdc_inst_0|gen[12].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[1]~12 , tdc_inst_0|gen[12].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[2]~14 , tdc_inst_0|gen[12].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[3]~16 , tdc_inst_0|gen[12].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[4]~18 , tdc_inst_0|gen[12].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[5]~20 , tdc_inst_0|gen[12].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[6]~22 , tdc_inst_0|gen[12].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[7]~24 , tdc_inst_0|gen[12].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[12].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[12].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[12].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[12].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[12].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|wr_en~0 , tdc_inst_0|gen[12].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[7] , tdc_inst_0|gen[12].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][7]~feeder , tdc_inst_0|i_sync|data[12][7]~feeder, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 , cb_inst|pll_inst2|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|next_state.st_ena_off~0 , tdc_inst_0|fr_sync|next_state.st_ena_off~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_off , tdc_inst_0|fr_sync|state.st_ena_off, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock , tdc_inst_0|fr_sync|state.st_change_clock, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_read_data , tdc_inst_0|fr_sync|state.st_read_data, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|out_valid , tdc_inst_0|fr_sync|out_valid, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][0]~feeder , tdc_inst_0|fr_sync|lr_clear[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][0] , tdc_inst_0|fr_sync|lr_clear[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][1]~feeder , tdc_inst_0|fr_sync|lr_clear[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[14][1] , tdc_inst_0|fr_sync|lr_clear[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][0]~feeder , tdc_inst_0|lr_mod[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][0] , tdc_inst_0|lr_mod[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[14][1] , tdc_inst_0|lr_mod[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_d , tdc_inst_0|gen[14].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_negedge , tdc_inst_0|gen[14].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|mod_posedge , tdc_inst_0|gen[14].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][0]~feeder , tdc_inst_0|lr_signal[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][0] , tdc_inst_0|lr_signal[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[14][1] , tdc_inst_0|lr_signal[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|signal_d , tdc_inst_0|gen[14].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|signal_xor , tdc_inst_0|gen[14].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[14].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[14].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[14].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[14].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[14].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[14].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|n_data_valid~0 , tdc_inst_0|gen[14].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[14].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[14].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[14].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|wr_en~0 , tdc_inst_0|gen[14].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|wr_en~feeder , tdc_inst_0|gen[14].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|wr_en , tdc_inst_0|gen[14].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][0]~14 , tdc_inst_0|fr_sync|lr_ena[14][0]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][0] , tdc_inst_0|fr_sync|lr_ena[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][1]~feeder , tdc_inst_0|fr_sync|lr_ena[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[14][1] , tdc_inst_0|fr_sync|lr_ena[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~17 , tdc_inst_0|fr_sync|data_wr~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[14] , tdc_inst_0|fr_sync|data_wr[14], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][0]~feeder , tdc_inst_0|fr_sync|lr_clear[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][0] , tdc_inst_0|fr_sync|lr_clear[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][1]~feeder , tdc_inst_0|fr_sync|lr_clear[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[13][1] , tdc_inst_0|fr_sync|lr_clear[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][0]~feeder , tdc_inst_0|lr_mod[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][0] , tdc_inst_0|lr_mod[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][1]~feeder , tdc_inst_0|lr_mod[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[13][1] , tdc_inst_0|lr_mod[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_d , tdc_inst_0|gen[13].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[13][0] , tdc_inst_0|lr_signal[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[13][1] , tdc_inst_0|lr_signal[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|signal_d , tdc_inst_0|gen[13].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|signal_xor , tdc_inst_0|gen[13].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_negedge , tdc_inst_0|gen[13].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|mod_posedge , tdc_inst_0|gen[13].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[13].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[13].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[13].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[13].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|n_data_valid~0 , tdc_inst_0|gen[13].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[13].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[13].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[13].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[13].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[13].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|wr_en~0 , tdc_inst_0|gen[13].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|wr_en , tdc_inst_0|gen[13].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][0]~13 , tdc_inst_0|fr_sync|lr_ena[13][0]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][0] , tdc_inst_0|fr_sync|lr_ena[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[13][1] , tdc_inst_0|fr_sync|lr_ena[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~16 , tdc_inst_0|fr_sync|data_wr~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[13] , tdc_inst_0|fr_sync|data_wr[13], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][0]~11 , tdc_inst_0|fr_sync|lr_ena[11][0]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][0] , tdc_inst_0|fr_sync|lr_ena[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][1]~feeder , tdc_inst_0|fr_sync|lr_ena[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[11][1] , tdc_inst_0|fr_sync|lr_ena[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][0]~feeder , tdc_inst_0|lr_mod[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][0] , tdc_inst_0|lr_mod[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][1]~feeder , tdc_inst_0|lr_mod[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[11][1] , tdc_inst_0|lr_mod[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_d , tdc_inst_0|gen[11].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][0] , tdc_inst_0|lr_signal[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][1]~feeder , tdc_inst_0|lr_signal[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[11][1] , tdc_inst_0|lr_signal[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|signal_d , tdc_inst_0|gen[11].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|signal_xor , tdc_inst_0|gen[11].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_negedge , tdc_inst_0|gen[11].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[11].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[11].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|mod_posedge , tdc_inst_0|gen[11].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[11].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[11].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|n_data_valid~0 , tdc_inst_0|gen[11].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[11].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[11].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[11].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[11].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[11].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|wr_en~0 , tdc_inst_0|gen[11].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|wr_en~feeder , tdc_inst_0|gen[11].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|wr_en , tdc_inst_0|gen[11].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][0]~feeder , tdc_inst_0|fr_sync|lr_clear[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][0] , tdc_inst_0|fr_sync|lr_clear[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][1]~feeder , tdc_inst_0|fr_sync|lr_clear[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[11][1] , tdc_inst_0|fr_sync|lr_clear[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~21 , tdc_inst_0|fr_sync|data_wr~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[11] , tdc_inst_0|fr_sync|data_wr[11], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][0]~feeder , tdc_inst_0|lr_mod[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][0] , tdc_inst_0|lr_mod[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][1]~feeder , tdc_inst_0|lr_mod[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[10][1] , tdc_inst_0|lr_mod[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_d , tdc_inst_0|gen[10].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[10][0] , tdc_inst_0|lr_signal[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[10][1]~feeder , tdc_inst_0|lr_signal[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[10][1] , tdc_inst_0|lr_signal[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|signal_d , tdc_inst_0|gen[10].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|signal_xor , tdc_inst_0|gen[10].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_posedge , tdc_inst_0|gen[10].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|mod_negedge , tdc_inst_0|gen[10].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[10].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[10].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[10].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[10].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[10].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[10].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|n_data_valid~0 , tdc_inst_0|gen[10].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[10].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[10].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[10].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|wr_en~0 , tdc_inst_0|gen[10].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|wr_en , tdc_inst_0|gen[10].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[10][0] , tdc_inst_0|fr_sync|lr_clear[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[10][1] , tdc_inst_0|fr_sync|lr_clear[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][0]~10 , tdc_inst_0|fr_sync|lr_ena[10][0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][0] , tdc_inst_0|fr_sync|lr_ena[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][1]~feeder , tdc_inst_0|fr_sync|lr_ena[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[10][1] , tdc_inst_0|fr_sync|lr_ena[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~20 , tdc_inst_0|fr_sync|data_wr~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[10] , tdc_inst_0|fr_sync|data_wr[10], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][0]~feeder , tdc_inst_0|fr_sync|lr_clear[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][0] , tdc_inst_0|fr_sync|lr_clear[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[12][1] , tdc_inst_0|fr_sync|lr_clear[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|wr_en~feeder , tdc_inst_0|gen[12].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|wr_en , tdc_inst_0|gen[12].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~19 , tdc_inst_0|fr_sync|data_wr~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[12] , tdc_inst_0|fr_sync|data_wr[12], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0]~0 , tdc_inst_0|fr_sync|lr_ena[0][0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0] , tdc_inst_0|fr_sync|lr_ena[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][1]~feeder , tdc_inst_0|fr_sync|lr_ena[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][1] , tdc_inst_0|fr_sync|lr_ena[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][0]~feeder , tdc_inst_0|fr_sync|lr_clear[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][0] , tdc_inst_0|fr_sync|lr_clear[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1]~feeder , tdc_inst_0|fr_sync|lr_clear[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1] , tdc_inst_0|fr_sync|lr_clear[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0]~feeder , tdc_inst_0|lr_mod[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0] , tdc_inst_0|lr_mod[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1] , tdc_inst_0|lr_mod[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_d~feeder , tdc_inst_0|gen[0].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_d , tdc_inst_0|gen[0].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_negedge , tdc_inst_0|gen[0].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][0]~feeder , tdc_inst_0|lr_signal[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][0] , tdc_inst_0|lr_signal[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][1] , tdc_inst_0|lr_signal[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_d , tdc_inst_0|gen[0].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_xor , tdc_inst_0|gen[0].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_posedge , tdc_inst_0|gen[0].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_valid~0 , tdc_inst_0|gen[0].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~0 , tdc_inst_0|gen[0].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en , tdc_inst_0|gen[0].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~22 , tdc_inst_0|fr_sync|data_wr~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[0] , tdc_inst_0|fr_sync|data_wr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][0]~feeder , tdc_inst_0|fr_sync|lr_clear[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][0] , tdc_inst_0|fr_sync|lr_clear[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[3][1] , tdc_inst_0|fr_sync|lr_clear[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][0]~3 , tdc_inst_0|fr_sync|lr_ena[3][0]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][0] , tdc_inst_0|fr_sync|lr_ena[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[3][1] , tdc_inst_0|fr_sync|lr_ena[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][0]~feeder , tdc_inst_0|lr_mod[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][0] , tdc_inst_0|lr_mod[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][1]~feeder , tdc_inst_0|lr_mod[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[3][1] , tdc_inst_0|lr_mod[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_d , tdc_inst_0|gen[3].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_negedge , tdc_inst_0|gen[3].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][0] , tdc_inst_0|lr_signal[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][1]~feeder , tdc_inst_0|lr_signal[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[3][1] , tdc_inst_0|lr_signal[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|signal_d , tdc_inst_0|gen[3].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|signal_xor , tdc_inst_0|gen[3].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|mod_posedge , tdc_inst_0|gen[3].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[3].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[3].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[3].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[3].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[3].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|n_data_valid~0 , tdc_inst_0|gen[3].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[3].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[3].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en~0 , tdc_inst_0|gen[3].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|wr_en , tdc_inst_0|gen[3].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~25 , tdc_inst_0|fr_sync|data_wr~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[3] , tdc_inst_0|fr_sync|data_wr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][0]~feeder , tdc_inst_0|lr_signal[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][0] , tdc_inst_0|lr_signal[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][1]~feeder , tdc_inst_0|lr_signal[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[2][1] , tdc_inst_0|lr_signal[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_d , tdc_inst_0|gen[2].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|signal_xor , tdc_inst_0|gen[2].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][0]~feeder , tdc_inst_0|lr_mod[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][0] , tdc_inst_0|lr_mod[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][1]~feeder , tdc_inst_0|lr_mod[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[2][1] , tdc_inst_0|lr_mod[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_d~feeder , tdc_inst_0|gen[2].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_d , tdc_inst_0|gen[2].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_posedge , tdc_inst_0|gen[2].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|mod_negedge , tdc_inst_0|gen[2].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[2].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[2].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[2].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[2].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|n_data_valid~0 , tdc_inst_0|gen[2].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[2].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[2].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[2].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|wr_en~0 , tdc_inst_0|gen[2].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|wr_en , tdc_inst_0|gen[2].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][0]~feeder , tdc_inst_0|fr_sync|lr_clear[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][0] , tdc_inst_0|fr_sync|lr_clear[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][1]~feeder , tdc_inst_0|fr_sync|lr_clear[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[2][1] , tdc_inst_0|fr_sync|lr_clear[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][0]~2 , tdc_inst_0|fr_sync|lr_ena[2][0]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][0] , tdc_inst_0|fr_sync|lr_ena[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][1]~feeder , tdc_inst_0|fr_sync|lr_ena[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[2][1] , tdc_inst_0|fr_sync|lr_ena[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~24 , tdc_inst_0|fr_sync|data_wr~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[2] , tdc_inst_0|fr_sync|data_wr[2], DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][0]~feeder , tdc_inst_0|lr_mod[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][0] , tdc_inst_0|lr_mod[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[1][1] , tdc_inst_0|lr_mod[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_d , tdc_inst_0|gen[1].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_posedge , tdc_inst_0|gen[1].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|mod_negedge , tdc_inst_0|gen[1].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][0] , tdc_inst_0|lr_signal[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[1][1] , tdc_inst_0|lr_signal[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_d , tdc_inst_0|gen[1].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|signal_xor , tdc_inst_0|gen[1].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[1].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[1].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[1].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[1].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|n_data_valid~0 , tdc_inst_0|gen[1].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[1].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[1].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[1].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en~0 , tdc_inst_0|gen[1].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|wr_en , tdc_inst_0|gen[1].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][0]~1 , tdc_inst_0|fr_sync|lr_ena[1][0]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][0] , tdc_inst_0|fr_sync|lr_ena[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[1][1] , tdc_inst_0|fr_sync|lr_ena[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][0]~feeder , tdc_inst_0|fr_sync|lr_clear[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][0] , tdc_inst_0|fr_sync|lr_clear[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][1]~feeder , tdc_inst_0|fr_sync|lr_clear[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[1][1] , tdc_inst_0|fr_sync|lr_clear[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~23 , tdc_inst_0|fr_sync|data_wr~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[1] , tdc_inst_0|fr_sync|data_wr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~0 , tdc_inst_0|fr_sync|WideAnd0~0, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][0]~7 , tdc_inst_0|fr_sync|lr_ena[7][0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][0] , tdc_inst_0|fr_sync|lr_ena[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][1]~feeder , tdc_inst_0|fr_sync|lr_ena[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[7][1] , tdc_inst_0|fr_sync|lr_ena[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][0]~feeder , tdc_inst_0|fr_sync|lr_clear[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][0] , tdc_inst_0|fr_sync|lr_clear[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][1]~feeder , tdc_inst_0|fr_sync|lr_clear[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[7][1] , tdc_inst_0|fr_sync|lr_clear[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][0]~feeder , tdc_inst_0|lr_mod[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][0] , tdc_inst_0|lr_mod[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][1]~feeder , tdc_inst_0|lr_mod[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[7][1] , tdc_inst_0|lr_mod[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_d , tdc_inst_0|gen[7].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][0]~feeder , tdc_inst_0|lr_signal[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][0] , tdc_inst_0|lr_signal[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][1]~feeder , tdc_inst_0|lr_signal[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[7][1] , tdc_inst_0|lr_signal[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_d~feeder , tdc_inst_0|gen[7].tc_inst|signal_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_d , tdc_inst_0|gen[7].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|signal_xor , tdc_inst_0|gen[7].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_negedge , tdc_inst_0|gen[7].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|mod_posedge , tdc_inst_0|gen[7].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[7].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[7].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[7].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[7].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|n_data_valid~0 , tdc_inst_0|gen[7].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[7].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[7].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[7].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|wr_en~0 , tdc_inst_0|gen[7].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|wr_en , tdc_inst_0|gen[7].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~31 , tdc_inst_0|fr_sync|data_wr~31, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[7] , tdc_inst_0|fr_sync|data_wr[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][0]~4 , tdc_inst_0|fr_sync|lr_ena[4][0]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][0] , tdc_inst_0|fr_sync|lr_ena[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[4][1] , tdc_inst_0|fr_sync|lr_ena[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][0]~feeder , tdc_inst_0|lr_mod[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][0] , tdc_inst_0|lr_mod[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][1]~feeder , tdc_inst_0|lr_mod[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[4][1] , tdc_inst_0|lr_mod[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_d , tdc_inst_0|gen[4].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_negedge , tdc_inst_0|gen[4].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][0] , tdc_inst_0|lr_signal[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[4][1] , tdc_inst_0|lr_signal[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|signal_d , tdc_inst_0|gen[4].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|signal_xor , tdc_inst_0|gen[4].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[4].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[4].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|mod_posedge , tdc_inst_0|gen[4].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[4].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[4].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|n_data_valid~0 , tdc_inst_0|gen[4].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[4].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[4].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[4].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en~0 , tdc_inst_0|gen[4].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|wr_en , tdc_inst_0|gen[4].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][0]~feeder , tdc_inst_0|fr_sync|lr_clear[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][0] , tdc_inst_0|fr_sync|lr_clear[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[4][1] , tdc_inst_0|fr_sync|lr_clear[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~28 , tdc_inst_0|fr_sync|data_wr~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[4] , tdc_inst_0|fr_sync|data_wr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][0]~feeder , tdc_inst_0|fr_sync|lr_clear[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][0] , tdc_inst_0|fr_sync|lr_clear[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][1]~feeder , tdc_inst_0|fr_sync|lr_clear[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[5][1] , tdc_inst_0|fr_sync|lr_clear[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][0]~feeder , tdc_inst_0|lr_mod[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][0] , tdc_inst_0|lr_mod[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][1]~feeder , tdc_inst_0|lr_mod[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[5][1] , tdc_inst_0|lr_mod[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_d , tdc_inst_0|gen[5].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][0] , tdc_inst_0|lr_signal[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[5][1] , tdc_inst_0|lr_signal[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|signal_d , tdc_inst_0|gen[5].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|signal_xor , tdc_inst_0|gen[5].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_posedge , tdc_inst_0|gen[5].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[5].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|mod_negedge , tdc_inst_0|gen[5].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[5].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[5].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[5].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[5].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|n_data_valid~0 , tdc_inst_0|gen[5].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[5].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[5].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en~0 , tdc_inst_0|gen[5].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en~feeder , tdc_inst_0|gen[5].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|wr_en , tdc_inst_0|gen[5].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][0]~5 , tdc_inst_0|fr_sync|lr_ena[5][0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][0] , tdc_inst_0|fr_sync|lr_ena[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][1]~feeder , tdc_inst_0|fr_sync|lr_ena[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[5][1] , tdc_inst_0|fr_sync|lr_ena[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~29 , tdc_inst_0|fr_sync|data_wr~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[5] , tdc_inst_0|fr_sync|data_wr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][0]~feeder , tdc_inst_0|fr_sync|lr_clear[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][0] , tdc_inst_0|fr_sync|lr_clear[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][1]~feeder , tdc_inst_0|fr_sync|lr_clear[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[6][1] , tdc_inst_0|fr_sync|lr_clear[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][0]~feeder , tdc_inst_0|lr_mod[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][0] , tdc_inst_0|lr_mod[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][1]~feeder , tdc_inst_0|lr_mod[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[6][1] , tdc_inst_0|lr_mod[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_d~feeder , tdc_inst_0|gen[6].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_d , tdc_inst_0|gen[6].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][0]~feeder , tdc_inst_0|lr_signal[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][0] , tdc_inst_0|lr_signal[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[6][1] , tdc_inst_0|lr_signal[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_d~feeder , tdc_inst_0|gen[6].tc_inst|signal_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_d , tdc_inst_0|gen[6].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|signal_xor , tdc_inst_0|gen[6].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_negedge , tdc_inst_0|gen[6].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|mod_posedge , tdc_inst_0|gen[6].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[6].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[6].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[6].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[6].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|n_data_valid~0 , tdc_inst_0|gen[6].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[6].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[6].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[6].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|wr_en~0 , tdc_inst_0|gen[6].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|wr_en , tdc_inst_0|gen[6].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][0]~6 , tdc_inst_0|fr_sync|lr_ena[6][0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][0] , tdc_inst_0|fr_sync|lr_ena[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][1]~feeder , tdc_inst_0|fr_sync|lr_ena[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[6][1] , tdc_inst_0|fr_sync|lr_ena[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~30 , tdc_inst_0|fr_sync|data_wr~30, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[6] , tdc_inst_0|fr_sync|data_wr[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~1 , tdc_inst_0|fr_sync|WideAnd0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][0]~feeder , tdc_inst_0|fr_sync|lr_clear[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][0] , tdc_inst_0|fr_sync|lr_clear[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][1]~feeder , tdc_inst_0|fr_sync|lr_clear[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[8][1] , tdc_inst_0|fr_sync|lr_clear[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][0]~feeder , tdc_inst_0|lr_mod[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][0] , tdc_inst_0|lr_mod[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[8][1] , tdc_inst_0|lr_mod[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_d~feeder , tdc_inst_0|gen[8].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_d , tdc_inst_0|gen[8].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_negedge , tdc_inst_0|gen[8].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[8].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[8].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[8][0] , tdc_inst_0|lr_signal[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[8][1]~feeder , tdc_inst_0|lr_signal[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[8][1] , tdc_inst_0|lr_signal[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|signal_d , tdc_inst_0|gen[8].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|signal_xor , tdc_inst_0|gen[8].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|mod_posedge , tdc_inst_0|gen[8].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[8].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[8].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[8].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[8].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|n_data_valid~0 , tdc_inst_0|gen[8].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[8].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[8].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[8].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|wr_en~0 , tdc_inst_0|gen[8].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|wr_en~feeder , tdc_inst_0|gen[8].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|wr_en , tdc_inst_0|gen[8].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][0]~8 , tdc_inst_0|fr_sync|lr_ena[8][0]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][0] , tdc_inst_0|fr_sync|lr_ena[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][1]~feeder , tdc_inst_0|fr_sync|lr_ena[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[8][1] , tdc_inst_0|fr_sync|lr_ena[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~26 , tdc_inst_0|fr_sync|data_wr~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[8] , tdc_inst_0|fr_sync|data_wr[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][0]~9 , tdc_inst_0|fr_sync|lr_ena[9][0]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][0] , tdc_inst_0|fr_sync|lr_ena[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[9][1] , tdc_inst_0|fr_sync|lr_ena[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][0]~feeder , tdc_inst_0|fr_sync|lr_clear[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][0] , tdc_inst_0|fr_sync|lr_clear[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][1]~feeder , tdc_inst_0|fr_sync|lr_clear[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[9][1] , tdc_inst_0|fr_sync|lr_clear[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][0]~feeder , tdc_inst_0|lr_mod[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][0] , tdc_inst_0|lr_mod[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][1]~feeder , tdc_inst_0|lr_mod[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[9][1] , tdc_inst_0|lr_mod[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_d~feeder , tdc_inst_0|gen[9].tc_inst|mod_d~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_d , tdc_inst_0|gen[9].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_posedge , tdc_inst_0|gen[9].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[9].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[9].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[9][0] , tdc_inst_0|lr_signal[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[9][1] , tdc_inst_0|lr_signal[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|signal_d , tdc_inst_0|gen[9].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|signal_xor , tdc_inst_0|gen[9].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|mod_negedge , tdc_inst_0|gen[9].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[9].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[9].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|n_data_valid~0 , tdc_inst_0|gen[9].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[9].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[9].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[9].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[9].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[9].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|wr_en~0 , tdc_inst_0|gen[9].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|wr_en , tdc_inst_0|gen[9].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~27 , tdc_inst_0|fr_sync|data_wr~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[9] , tdc_inst_0|fr_sync|data_wr[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~2 , tdc_inst_0|fr_sync|WideAnd0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~3 , tdc_inst_0|fr_sync|WideAnd0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][0]~15 , tdc_inst_0|fr_sync|lr_ena[15][0]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][0] , tdc_inst_0|fr_sync|lr_ena[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[15][1] , tdc_inst_0|fr_sync|lr_ena[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[15][0] , tdc_inst_0|lr_signal[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[15][1] , tdc_inst_0|lr_signal[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|signal_d , tdc_inst_0|gen[15].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|signal_xor , tdc_inst_0|gen[15].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][0]~feeder , tdc_inst_0|lr_mod[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][0] , tdc_inst_0|lr_mod[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][1]~feeder , tdc_inst_0|lr_mod[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[15][1] , tdc_inst_0|lr_mod[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_d , tdc_inst_0|gen[15].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_posedge , tdc_inst_0|gen[15].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|mod_negedge , tdc_inst_0|gen[15].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_en~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[15].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[15].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[15].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[15].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|n_data_valid~0 , tdc_inst_0|gen[15].tc_inst|n_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy~2 , tdc_inst_0|gen[15].tc_inst|p_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[15].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[15].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[15].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[15].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|wr_en~0 , tdc_inst_0|gen[15].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|wr_en~feeder , tdc_inst_0|gen[15].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|wr_en , tdc_inst_0|gen[15].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][0]~feeder , tdc_inst_0|fr_sync|lr_clear[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][0] , tdc_inst_0|fr_sync|lr_clear[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][1]~feeder , tdc_inst_0|fr_sync|lr_clear[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[15][1] , tdc_inst_0|fr_sync|lr_clear[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~18 , tdc_inst_0|fr_sync|data_wr~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[15] , tdc_inst_0|fr_sync|data_wr[15], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|WideAnd0~4 , tdc_inst_0|fr_sync|WideAnd0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[0] , tdc_inst_0|fr_sync|lr_wrdata[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[1] , tdc_inst_0|fr_sync|lr_wrdata[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector1~0 , tdc_inst_0|fr_sync|Selector1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_on , tdc_inst_0|fr_sync|state.st_ena_on, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector0~0 , tdc_inst_0|fr_sync|Selector0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_wait , tdc_inst_0|fr_sync|state.st_wait, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][0]~12 , tdc_inst_0|fr_sync|lr_ena[12][0]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][0] , tdc_inst_0|fr_sync|lr_ena[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][1]~feeder , tdc_inst_0|fr_sync|lr_ena[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[12][1] , tdc_inst_0|fr_sync|lr_ena[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~12 , tdc_inst_0|fr_sync|data_wr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][7] , tdc_inst_0|i_sync|data[12][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][7]~feeder , tdc_inst_0|i_sync|sync_data[12][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][7] , tdc_inst_0|i_sync|sync_data[12][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][7] , tdc_inst_0|int_sync_out[12][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[6] , tdc_inst_0|gen[12].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][6] , tdc_inst_0|i_sync|data[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][6]~feeder , tdc_inst_0|i_sync|sync_data[12][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][6] , tdc_inst_0|i_sync|sync_data[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][6] , tdc_inst_0|int_sync_out[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[5] , tdc_inst_0|gen[12].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][5]~feeder , tdc_inst_0|i_sync|data[12][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][5] , tdc_inst_0|i_sync|data[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][5]~feeder , tdc_inst_0|i_sync|sync_data[12][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][5] , tdc_inst_0|i_sync|sync_data[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][5] , tdc_inst_0|int_sync_out[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[4] , tdc_inst_0|gen[12].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][4] , tdc_inst_0|i_sync|data[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][4]~feeder , tdc_inst_0|i_sync|sync_data[12][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][4] , tdc_inst_0|i_sync|sync_data[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][4] , tdc_inst_0|int_sync_out[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[3] , tdc_inst_0|gen[12].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][3]~feeder , tdc_inst_0|i_sync|data[12][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][3] , tdc_inst_0|i_sync|data[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][3]~feeder , tdc_inst_0|i_sync|sync_data[12][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][3] , tdc_inst_0|i_sync|sync_data[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][3] , tdc_inst_0|int_sync_out[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[1] , tdc_inst_0|gen[12].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][1] , tdc_inst_0|i_sync|data[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][1]~feeder , tdc_inst_0|i_sync|sync_data[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][1] , tdc_inst_0|i_sync|sync_data[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][1]~feeder , tdc_inst_0|int_sync_out[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][1] , tdc_inst_0|int_sync_out[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[0] , tdc_inst_0|gen[12].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][0]~feeder , tdc_inst_0|i_sync|data[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][0] , tdc_inst_0|i_sync|data[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][0]~feeder , tdc_inst_0|i_sync|sync_data[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][0] , tdc_inst_0|i_sync|sync_data[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][0] , tdc_inst_0|int_sync_out[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[2] , tdc_inst_0|gen[12].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][2]~feeder , tdc_inst_0|i_sync|data[12][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][2] , tdc_inst_0|i_sync|data[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][2]~feeder , tdc_inst_0|i_sync|sync_data[12][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][2] , tdc_inst_0|i_sync|sync_data[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][2] , tdc_inst_0|int_sync_out[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr~0 , tdc_inst_0|s_out_fr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr , tdc_inst_0|s_out_fr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr~feeder , tdc_inst_0|mlt_wr~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr , tdc_inst_0|mlt_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[8] , tdc_inst_0|gen[12].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[12].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[8] , tdc_inst_0|gen[12].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~8 , tdc_inst_0|gen[12].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[8]~26 , tdc_inst_0|gen[12].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[8] , tdc_inst_0|gen[12].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][8]~feeder , tdc_inst_0|i_sync|data[12][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][8] , tdc_inst_0|i_sync|data[12][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][8]~feeder , tdc_inst_0|i_sync|sync_data[12][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][8] , tdc_inst_0|i_sync|sync_data[12][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][8] , tdc_inst_0|int_sync_out[12][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[12].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|ip_reg[9] , tdc_inst_0|gen[12].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[12].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[12].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|in_reg[9] , tdc_inst_0|gen[12].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add1~9 , tdc_inst_0|gen[12].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[9]~28 , tdc_inst_0|gen[12].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|int_out[9] , tdc_inst_0|gen[12].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][9]~feeder , tdc_inst_0|i_sync|data[12][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[12][9] , tdc_inst_0|i_sync|data[12][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][9]~feeder , tdc_inst_0|i_sync|sync_data[12][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[12][9] , tdc_inst_0|i_sync|sync_data[12][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[12][9] , tdc_inst_0|int_sync_out[12][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hn_reg[5] , tdc_inst_0|gen[12].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[4]~18 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hp_reg[5] , tdc_inst_0|gen[12].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~1 , tdc_inst_0|gen[12].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tp_reg[5] , tdc_inst_0|gen[12].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[12].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[5] , tdc_inst_0|gen[12].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~0 , tdc_inst_0|gen[12].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[12].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[4] , tdc_inst_0|gen[12].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tp_reg[4] , tdc_inst_0|gen[12].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~2 , tdc_inst_0|gen[12].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hn_reg[4] , tdc_inst_0|gen[12].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hp_reg[4] , tdc_inst_0|gen[12].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~3 , tdc_inst_0|gen[12].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hp_reg[3] , tdc_inst_0|gen[12].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hn_reg[3] , tdc_inst_0|gen[12].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~5 , tdc_inst_0|gen[12].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tp_reg[3] , tdc_inst_0|gen[12].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[12].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[3] , tdc_inst_0|gen[12].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~4 , tdc_inst_0|gen[12].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hn_reg[2] , tdc_inst_0|gen[12].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hp_reg[2] , tdc_inst_0|gen[12].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~7 , tdc_inst_0|gen[12].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tp_reg[2] , tdc_inst_0|gen[12].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[12].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[2] , tdc_inst_0|gen[12].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~6 , tdc_inst_0|gen[12].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tp_reg[1] , tdc_inst_0|gen[12].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[1] , tdc_inst_0|gen[12].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~8 , tdc_inst_0|gen[12].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hp_reg[1] , tdc_inst_0|gen[12].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hn_reg[1] , tdc_inst_0|gen[12].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~9 , tdc_inst_0|gen[12].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[12].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tp_reg[0] , tdc_inst_0|gen[12].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[12].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[12].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|tn_reg[0] , tdc_inst_0|gen[12].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~10 , tdc_inst_0|gen[12].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[12].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hp_reg[0] , tdc_inst_0|gen[12].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[12].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|hn_reg[0] , tdc_inst_0|gen[12].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|Add0~11 , tdc_inst_0|gen[12].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[12].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[12].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[12].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[12].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[12].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[12].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[12].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[6] , tdc_inst_0|gen[12].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][6]~feeder , tdc_inst_0|fr_sync|data[12][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][6] , tdc_inst_0|fr_sync|data[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][6]~feeder , tdc_inst_0|fr_sync|sync_data[12][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][6] , tdc_inst_0|fr_sync|sync_data[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][6]~feeder , tdc_inst_0|frac_sync_out[12][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][6] , tdc_inst_0|frac_sync_out[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~84 , tdc_inst_0|mlt_inst|frac_delay~84, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][6] , tdc_inst_0|mlt_inst|frac_delay[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[5] , tdc_inst_0|gen[12].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][5] , tdc_inst_0|fr_sync|data[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][5]~feeder , tdc_inst_0|fr_sync|sync_data[12][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][5] , tdc_inst_0|fr_sync|sync_data[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][5]~feeder , tdc_inst_0|frac_sync_out[12][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][5] , tdc_inst_0|frac_sync_out[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~85 , tdc_inst_0|mlt_inst|frac_delay~85, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][5] , tdc_inst_0|mlt_inst|frac_delay[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[4] , tdc_inst_0|gen[12].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][4]~feeder , tdc_inst_0|fr_sync|data[12][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][4] , tdc_inst_0|fr_sync|data[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][4]~feeder , tdc_inst_0|fr_sync|sync_data[12][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][4] , tdc_inst_0|fr_sync|sync_data[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][4] , tdc_inst_0|frac_sync_out[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~86 , tdc_inst_0|mlt_inst|frac_delay~86, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][4] , tdc_inst_0|mlt_inst|frac_delay[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[3] , tdc_inst_0|gen[12].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][3] , tdc_inst_0|fr_sync|data[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][3]~feeder , tdc_inst_0|fr_sync|sync_data[12][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][3] , tdc_inst_0|fr_sync|sync_data[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][3]~feeder , tdc_inst_0|frac_sync_out[12][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][3] , tdc_inst_0|frac_sync_out[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~87 , tdc_inst_0|mlt_inst|frac_delay~87, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][3] , tdc_inst_0|mlt_inst|frac_delay[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[2] , tdc_inst_0|gen[12].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][2]~feeder , tdc_inst_0|fr_sync|data[12][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][2] , tdc_inst_0|fr_sync|data[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][2]~feeder , tdc_inst_0|fr_sync|sync_data[12][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][2] , tdc_inst_0|fr_sync|sync_data[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][2]~feeder , tdc_inst_0|frac_sync_out[12][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][2] , tdc_inst_0|frac_sync_out[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~88 , tdc_inst_0|mlt_inst|frac_delay~88, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][2] , tdc_inst_0|mlt_inst|frac_delay[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][2]~448 , tdc_inst_0|mlt_inst|sum_st_1[12][2]~448, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][3]~450 , tdc_inst_0|mlt_inst|sum_st_1[12][3]~450, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][4]~452 , tdc_inst_0|mlt_inst|sum_st_1[12][4]~452, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][5]~454 , tdc_inst_0|mlt_inst|sum_st_1[12][5]~454, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][6]~456 , tdc_inst_0|mlt_inst|sum_st_1[12][6]~456, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][7]~458 , tdc_inst_0|mlt_inst|sum_st_1[12][7]~458, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][8]~460 , tdc_inst_0|mlt_inst|sum_st_1[12][8]~460, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][9]~462 , tdc_inst_0|mlt_inst|sum_st_1[12][9]~462, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][10]~464 , tdc_inst_0|mlt_inst|sum_st_1[12][10]~464, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][11]~552 , tdc_inst_0|mlt_inst|sum_st_1[12][11]~552, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][12]~584 , tdc_inst_0|mlt_inst|sum_st_1[12][12]~584, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0]~feeder , tdc_inst_0|mlt_inst|lr_ena[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0] , tdc_inst_0|mlt_inst|lr_ena[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][12] , tdc_inst_0|mlt_inst|sum_st_1[12][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[7]~20 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[8] , tdc_inst_0|gen[13].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[1]~20 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[1]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[8] , tdc_inst_0|gen[13].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~8 , tdc_inst_0|gen[13].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[7] , tdc_inst_0|gen[13].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[7] , tdc_inst_0|gen[13].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~7 , tdc_inst_0|gen[13].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[6] , tdc_inst_0|gen[13].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[6] , tdc_inst_0|gen[13].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~6 , tdc_inst_0|gen[13].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[5] , tdc_inst_0|gen[13].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[5] , tdc_inst_0|gen[13].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~5 , tdc_inst_0|gen[13].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[4] , tdc_inst_0|gen[13].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[4] , tdc_inst_0|gen[13].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~0 , tdc_inst_0|gen[13].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[3] , tdc_inst_0|gen[13].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[3] , tdc_inst_0|gen[13].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~1 , tdc_inst_0|gen[13].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[2] , tdc_inst_0|gen[13].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[2] , tdc_inst_0|gen[13].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~2 , tdc_inst_0|gen[13].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[1] , tdc_inst_0|gen[13].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[1] , tdc_inst_0|gen[13].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~3 , tdc_inst_0|gen[13].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[0] , tdc_inst_0|gen[13].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[0] , tdc_inst_0|gen[13].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~4 , tdc_inst_0|gen[13].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[0]~10 , tdc_inst_0|gen[13].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[1]~12 , tdc_inst_0|gen[13].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[2]~14 , tdc_inst_0|gen[13].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[3]~16 , tdc_inst_0|gen[13].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[4]~18 , tdc_inst_0|gen[13].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[5]~20 , tdc_inst_0|gen[13].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[6]~22 , tdc_inst_0|gen[13].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[7]~24 , tdc_inst_0|gen[13].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[8]~26 , tdc_inst_0|gen[13].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[8] , tdc_inst_0|gen[13].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][8]~feeder , tdc_inst_0|i_sync|data[13][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~13 , tdc_inst_0|fr_sync|data_wr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][8] , tdc_inst_0|i_sync|data[13][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][8]~feeder , tdc_inst_0|i_sync|sync_data[13][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][8] , tdc_inst_0|i_sync|sync_data[13][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][8]~feeder , tdc_inst_0|int_sync_out[13][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][8] , tdc_inst_0|int_sync_out[13][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[7] , tdc_inst_0|gen[13].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][7]~feeder , tdc_inst_0|i_sync|data[13][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][7] , tdc_inst_0|i_sync|data[13][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][7]~feeder , tdc_inst_0|i_sync|sync_data[13][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][7] , tdc_inst_0|i_sync|sync_data[13][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][7] , tdc_inst_0|int_sync_out[13][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[6] , tdc_inst_0|gen[13].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][6] , tdc_inst_0|i_sync|data[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][6]~feeder , tdc_inst_0|i_sync|sync_data[13][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][6] , tdc_inst_0|i_sync|sync_data[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][6]~feeder , tdc_inst_0|int_sync_out[13][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][6] , tdc_inst_0|int_sync_out[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[5] , tdc_inst_0|gen[13].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][5] , tdc_inst_0|i_sync|data[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][5]~feeder , tdc_inst_0|i_sync|sync_data[13][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][5] , tdc_inst_0|i_sync|sync_data[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][5]~feeder , tdc_inst_0|int_sync_out[13][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][5] , tdc_inst_0|int_sync_out[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[4] , tdc_inst_0|gen[13].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][4]~feeder , tdc_inst_0|i_sync|data[13][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][4] , tdc_inst_0|i_sync|data[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][4]~feeder , tdc_inst_0|i_sync|sync_data[13][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][4] , tdc_inst_0|i_sync|sync_data[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][4]~feeder , tdc_inst_0|int_sync_out[13][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][4] , tdc_inst_0|int_sync_out[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[2] , tdc_inst_0|gen[13].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][2]~feeder , tdc_inst_0|i_sync|data[13][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][2] , tdc_inst_0|i_sync|data[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][2]~feeder , tdc_inst_0|i_sync|sync_data[13][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][2] , tdc_inst_0|i_sync|sync_data[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][2] , tdc_inst_0|int_sync_out[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[1] , tdc_inst_0|gen[13].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][1]~feeder , tdc_inst_0|i_sync|data[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][1] , tdc_inst_0|i_sync|data[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][1]~feeder , tdc_inst_0|i_sync|sync_data[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][1] , tdc_inst_0|i_sync|sync_data[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][1] , tdc_inst_0|int_sync_out[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[0] , tdc_inst_0|gen[13].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][0] , tdc_inst_0|i_sync|data[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][0]~feeder , tdc_inst_0|i_sync|sync_data[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][0] , tdc_inst_0|i_sync|sync_data[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][0]~feeder , tdc_inst_0|int_sync_out[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][0] , tdc_inst_0|int_sync_out[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[3] , tdc_inst_0|gen[13].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][3]~feeder , tdc_inst_0|i_sync|data[13][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][3] , tdc_inst_0|i_sync|data[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][3]~feeder , tdc_inst_0|i_sync|sync_data[13][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][3] , tdc_inst_0|i_sync|sync_data[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][3] , tdc_inst_0|int_sync_out[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[13].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|ip_reg[9] , tdc_inst_0|gen[13].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[13].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[13].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|in_reg[9] , tdc_inst_0|gen[13].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add1~9 , tdc_inst_0|gen[13].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[9]~28 , tdc_inst_0|gen[13].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|int_out[9] , tdc_inst_0|gen[13].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][9]~feeder , tdc_inst_0|i_sync|data[13][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[13][9] , tdc_inst_0|i_sync|data[13][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][9]~feeder , tdc_inst_0|i_sync|sync_data[13][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[13][9] , tdc_inst_0|i_sync|sync_data[13][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][9]~feeder , tdc_inst_0|int_sync_out[13][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[13][9] , tdc_inst_0|int_sync_out[13][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tp_reg[5] , tdc_inst_0|gen[13].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[13].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[5] , tdc_inst_0|gen[13].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~0 , tdc_inst_0|gen[13].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hp_reg[5] , tdc_inst_0|gen[13].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hn_reg[5] , tdc_inst_0|gen[13].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~1 , tdc_inst_0|gen[13].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tp_reg[4] , tdc_inst_0|gen[13].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[13].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[4] , tdc_inst_0|gen[13].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~2 , tdc_inst_0|gen[13].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hp_reg[4] , tdc_inst_0|gen[13].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hn_reg[4] , tdc_inst_0|gen[13].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~3 , tdc_inst_0|gen[13].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[3] , tdc_inst_0|gen[13].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tp_reg[3] , tdc_inst_0|gen[13].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~4 , tdc_inst_0|gen[13].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hp_reg[3] , tdc_inst_0|gen[13].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hn_reg[3] , tdc_inst_0|gen[13].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~5 , tdc_inst_0|gen[13].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hn_reg[2] , tdc_inst_0|gen[13].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hp_reg[2] , tdc_inst_0|gen[13].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~7 , tdc_inst_0|gen[13].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[13].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[2] , tdc_inst_0|gen[13].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tp_reg[2] , tdc_inst_0|gen[13].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~6 , tdc_inst_0|gen[13].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[13].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[1] , tdc_inst_0|gen[13].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tp_reg[1] , tdc_inst_0|gen[13].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~8 , tdc_inst_0|gen[13].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hn_reg[1] , tdc_inst_0|gen[13].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hp_reg[1] , tdc_inst_0|gen[13].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~9 , tdc_inst_0|gen[13].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[13].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hp_reg[0] , tdc_inst_0|gen[13].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[13].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|hn_reg[0] , tdc_inst_0|gen[13].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~11 , tdc_inst_0|gen[13].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[13].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[13].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tn_reg[0] , tdc_inst_0|gen[13].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[13].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|tp_reg[0] , tdc_inst_0|gen[13].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|Add0~10 , tdc_inst_0|gen[13].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[13].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[13].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[13].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[13].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[13].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[13].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[13].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[6] , tdc_inst_0|gen[13].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][6]~feeder , tdc_inst_0|fr_sync|data[13][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][6] , tdc_inst_0|fr_sync|data[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][6]~feeder , tdc_inst_0|fr_sync|sync_data[13][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][6] , tdc_inst_0|fr_sync|sync_data[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][6]~feeder , tdc_inst_0|frac_sync_out[13][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][6] , tdc_inst_0|frac_sync_out[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~89 , tdc_inst_0|mlt_inst|frac_delay~89, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][6] , tdc_inst_0|mlt_inst|frac_delay[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[5] , tdc_inst_0|gen[13].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][5]~feeder , tdc_inst_0|fr_sync|data[13][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][5] , tdc_inst_0|fr_sync|data[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][5]~feeder , tdc_inst_0|fr_sync|sync_data[13][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][5] , tdc_inst_0|fr_sync|sync_data[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][5]~feeder , tdc_inst_0|frac_sync_out[13][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][5] , tdc_inst_0|frac_sync_out[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~90 , tdc_inst_0|mlt_inst|frac_delay~90, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][5] , tdc_inst_0|mlt_inst|frac_delay[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[4] , tdc_inst_0|gen[13].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][4]~feeder , tdc_inst_0|fr_sync|data[13][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][4] , tdc_inst_0|fr_sync|data[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][4]~feeder , tdc_inst_0|fr_sync|sync_data[13][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][4] , tdc_inst_0|fr_sync|sync_data[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][4]~feeder , tdc_inst_0|frac_sync_out[13][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][4] , tdc_inst_0|frac_sync_out[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~91 , tdc_inst_0|mlt_inst|frac_delay~91, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][4] , tdc_inst_0|mlt_inst|frac_delay[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[3] , tdc_inst_0|gen[13].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][3]~feeder , tdc_inst_0|fr_sync|data[13][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][3] , tdc_inst_0|fr_sync|data[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][3]~feeder , tdc_inst_0|fr_sync|sync_data[13][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][3] , tdc_inst_0|fr_sync|sync_data[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][3]~feeder , tdc_inst_0|frac_sync_out[13][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][3] , tdc_inst_0|frac_sync_out[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~92 , tdc_inst_0|mlt_inst|frac_delay~92, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][3] , tdc_inst_0|mlt_inst|frac_delay[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[2] , tdc_inst_0|gen[13].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][2]~feeder , tdc_inst_0|fr_sync|data[13][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][2] , tdc_inst_0|fr_sync|data[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][2]~feeder , tdc_inst_0|fr_sync|sync_data[13][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][2] , tdc_inst_0|fr_sync|sync_data[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][2]~feeder , tdc_inst_0|frac_sync_out[13][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][2] , tdc_inst_0|frac_sync_out[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~93 , tdc_inst_0|mlt_inst|frac_delay~93, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][2] , tdc_inst_0|mlt_inst|frac_delay[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][2]~466 , tdc_inst_0|mlt_inst|sum_st_1[13][2]~466, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][3]~468 , tdc_inst_0|mlt_inst|sum_st_1[13][3]~468, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][4]~470 , tdc_inst_0|mlt_inst|sum_st_1[13][4]~470, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][5]~472 , tdc_inst_0|mlt_inst|sum_st_1[13][5]~472, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][6]~474 , tdc_inst_0|mlt_inst|sum_st_1[13][6]~474, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][7]~476 , tdc_inst_0|mlt_inst|sum_st_1[13][7]~476, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][8]~478 , tdc_inst_0|mlt_inst|sum_st_1[13][8]~478, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][9]~480 , tdc_inst_0|mlt_inst|sum_st_1[13][9]~480, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][10]~482 , tdc_inst_0|mlt_inst|sum_st_1[13][10]~482, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][11]~554 , tdc_inst_0|mlt_inst|sum_st_1[13][11]~554, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][12]~586 , tdc_inst_0|mlt_inst|sum_st_1[13][12]~586, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][12] , tdc_inst_0|mlt_inst|sum_st_1[13][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][11] , tdc_inst_0|mlt_inst|sum_st_1[13][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][11] , tdc_inst_0|mlt_inst|sum_st_1[12][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][10] , tdc_inst_0|mlt_inst|sum_st_1[13][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][10] , tdc_inst_0|mlt_inst|sum_st_1[12][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][9] , tdc_inst_0|mlt_inst|sum_st_1[13][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][9] , tdc_inst_0|mlt_inst|sum_st_1[12][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][8] , tdc_inst_0|mlt_inst|sum_st_1[13][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][8] , tdc_inst_0|mlt_inst|sum_st_1[12][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][7] , tdc_inst_0|mlt_inst|sum_st_1[12][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][7] , tdc_inst_0|mlt_inst|sum_st_1[13][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][6] , tdc_inst_0|mlt_inst|sum_st_1[13][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][6] , tdc_inst_0|mlt_inst|sum_st_1[12][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][5] , tdc_inst_0|mlt_inst|sum_st_1[12][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][5] , tdc_inst_0|mlt_inst|sum_st_1[13][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][4] , tdc_inst_0|mlt_inst|sum_st_1[12][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][4] , tdc_inst_0|mlt_inst|sum_st_1[13][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][3] , tdc_inst_0|mlt_inst|sum_st_1[12][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][3] , tdc_inst_0|mlt_inst|sum_st_1[13][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][2] , tdc_inst_0|mlt_inst|sum_st_1[13][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][2] , tdc_inst_0|mlt_inst|sum_st_1[12][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[1] , tdc_inst_0|gen[12].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][1]~feeder , tdc_inst_0|fr_sync|data[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][1] , tdc_inst_0|fr_sync|data[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][1]~feeder , tdc_inst_0|fr_sync|sync_data[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][1] , tdc_inst_0|fr_sync|sync_data[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][1]~feeder , tdc_inst_0|frac_sync_out[12][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][1] , tdc_inst_0|frac_sync_out[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~94 , tdc_inst_0|mlt_inst|frac_delay~94, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][1] , tdc_inst_0|mlt_inst|frac_delay[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~484 , tdc_inst_0|mlt_inst|sum_st_1~484, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][1] , tdc_inst_0|mlt_inst|sum_st_1[12][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[1] , tdc_inst_0|gen[13].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][1]~feeder , tdc_inst_0|fr_sync|data[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][1] , tdc_inst_0|fr_sync|data[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][1]~feeder , tdc_inst_0|fr_sync|sync_data[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][1] , tdc_inst_0|fr_sync|sync_data[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][1]~feeder , tdc_inst_0|frac_sync_out[13][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][1] , tdc_inst_0|frac_sync_out[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~95 , tdc_inst_0|mlt_inst|frac_delay~95, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][1] , tdc_inst_0|mlt_inst|frac_delay[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~485 , tdc_inst_0|mlt_inst|sum_st_1~485, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][1] , tdc_inst_0|mlt_inst|sum_st_1[13][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[12].tc_inst|fr_sum[0] , tdc_inst_0|gen[12].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][0]~feeder , tdc_inst_0|fr_sync|data[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[12][0] , tdc_inst_0|fr_sync|data[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][0]~feeder , tdc_inst_0|fr_sync|sync_data[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[12][0] , tdc_inst_0|fr_sync|sync_data[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][0]~feeder , tdc_inst_0|frac_sync_out[12][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[12][0] , tdc_inst_0|frac_sync_out[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~96 , tdc_inst_0|mlt_inst|frac_delay~96, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[12][0] , tdc_inst_0|mlt_inst|frac_delay[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~486 , tdc_inst_0|mlt_inst|sum_st_1~486, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][0] , tdc_inst_0|mlt_inst|sum_st_1[12][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[13].tc_inst|fr_sum[0] , tdc_inst_0|gen[13].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][0]~feeder , tdc_inst_0|fr_sync|data[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[13][0] , tdc_inst_0|fr_sync|data[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][0]~feeder , tdc_inst_0|fr_sync|sync_data[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[13][0] , tdc_inst_0|fr_sync|sync_data[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][0]~feeder , tdc_inst_0|frac_sync_out[13][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[13][0] , tdc_inst_0|frac_sync_out[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~97 , tdc_inst_0|mlt_inst|frac_delay~97, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[13][0] , tdc_inst_0|mlt_inst|frac_delay[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~487 , tdc_inst_0|mlt_inst|sum_st_1~487, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][0] , tdc_inst_0|mlt_inst|sum_st_1[13][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][0]~260 , tdc_inst_0|mlt_inst|sum_st_2[6][0]~260, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][1]~262 , tdc_inst_0|mlt_inst|sum_st_2[6][1]~262, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][2]~264 , tdc_inst_0|mlt_inst|sum_st_2[6][2]~264, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][3]~266 , tdc_inst_0|mlt_inst|sum_st_2[6][3]~266, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][4]~268 , tdc_inst_0|mlt_inst|sum_st_2[6][4]~268, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][5]~270 , tdc_inst_0|mlt_inst|sum_st_2[6][5]~270, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][6]~272 , tdc_inst_0|mlt_inst|sum_st_2[6][6]~272, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][7]~274 , tdc_inst_0|mlt_inst|sum_st_2[6][7]~274, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][8]~276 , tdc_inst_0|mlt_inst|sum_st_2[6][8]~276, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][9]~278 , tdc_inst_0|mlt_inst|sum_st_2[6][9]~278, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][10]~280 , tdc_inst_0|mlt_inst|sum_st_2[6][10]~280, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][11]~316 , tdc_inst_0|mlt_inst|sum_st_2[6][11]~316, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][12]~332 , tdc_inst_0|mlt_inst|sum_st_2[6][12]~332, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1]~feeder , tdc_inst_0|mlt_inst|lr_ena[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1] , tdc_inst_0|mlt_inst|lr_ena[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][12] , tdc_inst_0|mlt_inst|sum_st_2[6][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[3]~20 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[4] , tdc_inst_0|gen[15].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[3]~20 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[4] , tdc_inst_0|gen[15].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~0 , tdc_inst_0|gen[15].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[3] , tdc_inst_0|gen[15].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[3] , tdc_inst_0|gen[15].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~1 , tdc_inst_0|gen[15].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[2] , tdc_inst_0|gen[15].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[2] , tdc_inst_0|gen[15].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~2 , tdc_inst_0|gen[15].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[1] , tdc_inst_0|gen[15].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[1] , tdc_inst_0|gen[15].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~3 , tdc_inst_0|gen[15].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[0] , tdc_inst_0|gen[15].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[0] , tdc_inst_0|gen[15].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~4 , tdc_inst_0|gen[15].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[0]~10 , tdc_inst_0|gen[15].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[1]~12 , tdc_inst_0|gen[15].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[2]~14 , tdc_inst_0|gen[15].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[3]~16 , tdc_inst_0|gen[15].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[4]~18 , tdc_inst_0|gen[15].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[4] , tdc_inst_0|gen[15].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][4]~feeder , tdc_inst_0|i_sync|data[15][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~15 , tdc_inst_0|fr_sync|data_wr~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][4] , tdc_inst_0|i_sync|data[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][4]~feeder , tdc_inst_0|i_sync|sync_data[15][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][4] , tdc_inst_0|i_sync|sync_data[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][4] , tdc_inst_0|int_sync_out[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[7] , tdc_inst_0|gen[15].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[7] , tdc_inst_0|gen[15].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~7 , tdc_inst_0|gen[15].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[6] , tdc_inst_0|gen[15].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[6] , tdc_inst_0|gen[15].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~6 , tdc_inst_0|gen[15].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[5] , tdc_inst_0|gen[15].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[5] , tdc_inst_0|gen[15].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~5 , tdc_inst_0|gen[15].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[5]~20 , tdc_inst_0|gen[15].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[6]~22 , tdc_inst_0|gen[15].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[7]~24 , tdc_inst_0|gen[15].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[7] , tdc_inst_0|gen[15].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][7]~feeder , tdc_inst_0|i_sync|data[15][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][7] , tdc_inst_0|i_sync|data[15][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][7]~feeder , tdc_inst_0|i_sync|sync_data[15][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][7] , tdc_inst_0|i_sync|sync_data[15][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][7] , tdc_inst_0|int_sync_out[15][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[6] , tdc_inst_0|gen[15].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][6]~feeder , tdc_inst_0|i_sync|data[15][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][6] , tdc_inst_0|i_sync|data[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][6]~feeder , tdc_inst_0|i_sync|sync_data[15][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][6] , tdc_inst_0|i_sync|sync_data[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][6]~feeder , tdc_inst_0|int_sync_out[15][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][6] , tdc_inst_0|int_sync_out[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[5] , tdc_inst_0|gen[15].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][5]~feeder , tdc_inst_0|i_sync|data[15][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][5] , tdc_inst_0|i_sync|data[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][5]~feeder , tdc_inst_0|i_sync|sync_data[15][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][5] , tdc_inst_0|i_sync|sync_data[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][5] , tdc_inst_0|int_sync_out[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[1] , tdc_inst_0|gen[15].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][1]~feeder , tdc_inst_0|i_sync|data[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][1] , tdc_inst_0|i_sync|data[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][1]~feeder , tdc_inst_0|i_sync|sync_data[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][1] , tdc_inst_0|i_sync|sync_data[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][1]~feeder , tdc_inst_0|int_sync_out[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][1] , tdc_inst_0|int_sync_out[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[0] , tdc_inst_0|gen[15].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][0]~feeder , tdc_inst_0|i_sync|data[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][0] , tdc_inst_0|i_sync|data[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][0]~feeder , tdc_inst_0|i_sync|sync_data[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][0] , tdc_inst_0|i_sync|sync_data[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][0]~feeder , tdc_inst_0|int_sync_out[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][0] , tdc_inst_0|int_sync_out[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[2] , tdc_inst_0|gen[15].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][2] , tdc_inst_0|i_sync|data[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][2]~feeder , tdc_inst_0|i_sync|sync_data[15][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][2] , tdc_inst_0|i_sync|sync_data[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][2]~feeder , tdc_inst_0|int_sync_out[15][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][2] , tdc_inst_0|int_sync_out[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[3] , tdc_inst_0|gen[15].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][3] , tdc_inst_0|i_sync|data[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][3]~feeder , tdc_inst_0|i_sync|sync_data[15][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][3] , tdc_inst_0|i_sync|sync_data[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][3]~feeder , tdc_inst_0|int_sync_out[15][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][3] , tdc_inst_0|int_sync_out[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[8] , tdc_inst_0|gen[15].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[8] , tdc_inst_0|gen[15].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~8 , tdc_inst_0|gen[15].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[8]~26 , tdc_inst_0|gen[15].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[8] , tdc_inst_0|gen[15].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][8]~feeder , tdc_inst_0|i_sync|data[15][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][8] , tdc_inst_0|i_sync|data[15][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][8]~feeder , tdc_inst_0|i_sync|sync_data[15][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][8] , tdc_inst_0|i_sync|sync_data[15][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][8]~feeder , tdc_inst_0|int_sync_out[15][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][8] , tdc_inst_0|int_sync_out[15][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[15].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[15].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|in_reg[9] , tdc_inst_0|gen[15].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[15].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|ip_reg[9] , tdc_inst_0|gen[15].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add1~9 , tdc_inst_0|gen[15].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[9]~28 , tdc_inst_0|gen[15].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|int_out[9] , tdc_inst_0|gen[15].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][9]~feeder , tdc_inst_0|i_sync|data[15][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[15][9] , tdc_inst_0|i_sync|data[15][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][9]~feeder , tdc_inst_0|i_sync|sync_data[15][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[15][9] , tdc_inst_0|i_sync|sync_data[15][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][9]~feeder , tdc_inst_0|int_sync_out[15][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[15][9] , tdc_inst_0|int_sync_out[15][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[2]~18 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[2]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hn_reg[5] , tdc_inst_0|gen[15].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[5]~18 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hp_reg[5] , tdc_inst_0|gen[15].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~1 , tdc_inst_0|gen[15].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tp_reg[5] , tdc_inst_0|gen[15].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[15].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[5] , tdc_inst_0|gen[15].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~0 , tdc_inst_0|gen[15].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hn_reg[4] , tdc_inst_0|gen[15].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hp_reg[4] , tdc_inst_0|gen[15].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~3 , tdc_inst_0|gen[15].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tp_reg[4] , tdc_inst_0|gen[15].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[15].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[4] , tdc_inst_0|gen[15].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~2 , tdc_inst_0|gen[15].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hp_reg[3] , tdc_inst_0|gen[15].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hn_reg[3] , tdc_inst_0|gen[15].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~5 , tdc_inst_0|gen[15].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tp_reg[3] , tdc_inst_0|gen[15].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[15].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[3] , tdc_inst_0|gen[15].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~4 , tdc_inst_0|gen[15].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[15].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[2] , tdc_inst_0|gen[15].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tp_reg[2] , tdc_inst_0|gen[15].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~6 , tdc_inst_0|gen[15].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hn_reg[2] , tdc_inst_0|gen[15].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hp_reg[2] , tdc_inst_0|gen[15].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~7 , tdc_inst_0|gen[15].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hp_reg[1] , tdc_inst_0|gen[15].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hn_reg[1] , tdc_inst_0|gen[15].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~9 , tdc_inst_0|gen[15].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tp_reg[1] , tdc_inst_0|gen[15].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[15].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[1] , tdc_inst_0|gen[15].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~8 , tdc_inst_0|gen[15].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[15].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hp_reg[0] , tdc_inst_0|gen[15].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[15].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|hn_reg[0] , tdc_inst_0|gen[15].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~11 , tdc_inst_0|gen[15].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[15].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tn_reg[0] , tdc_inst_0|gen[15].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[15].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|tp_reg[0] , tdc_inst_0|gen[15].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|Add0~10 , tdc_inst_0|gen[15].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[15].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[15].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[15].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[15].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[15].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[15].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[15].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[6] , tdc_inst_0|gen[15].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][6]~feeder , tdc_inst_0|fr_sync|data[15][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][6] , tdc_inst_0|fr_sync|data[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][6]~feeder , tdc_inst_0|fr_sync|sync_data[15][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][6] , tdc_inst_0|fr_sync|sync_data[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][6]~feeder , tdc_inst_0|frac_sync_out[15][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][6] , tdc_inst_0|frac_sync_out[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~103 , tdc_inst_0|mlt_inst|frac_delay~103, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][6] , tdc_inst_0|mlt_inst|frac_delay[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[5] , tdc_inst_0|gen[15].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][5]~feeder , tdc_inst_0|fr_sync|data[15][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][5] , tdc_inst_0|fr_sync|data[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][5]~feeder , tdc_inst_0|fr_sync|sync_data[15][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][5] , tdc_inst_0|fr_sync|sync_data[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][5]~feeder , tdc_inst_0|frac_sync_out[15][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][5] , tdc_inst_0|frac_sync_out[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~104 , tdc_inst_0|mlt_inst|frac_delay~104, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][5] , tdc_inst_0|mlt_inst|frac_delay[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[4] , tdc_inst_0|gen[15].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][4]~feeder , tdc_inst_0|fr_sync|data[15][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][4] , tdc_inst_0|fr_sync|data[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][4]~feeder , tdc_inst_0|fr_sync|sync_data[15][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][4] , tdc_inst_0|fr_sync|sync_data[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][4]~feeder , tdc_inst_0|frac_sync_out[15][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][4] , tdc_inst_0|frac_sync_out[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~105 , tdc_inst_0|mlt_inst|frac_delay~105, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][4] , tdc_inst_0|mlt_inst|frac_delay[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[3] , tdc_inst_0|gen[15].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][3]~feeder , tdc_inst_0|fr_sync|data[15][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][3] , tdc_inst_0|fr_sync|data[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][3]~feeder , tdc_inst_0|fr_sync|sync_data[15][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][3] , tdc_inst_0|fr_sync|sync_data[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][3]~feeder , tdc_inst_0|frac_sync_out[15][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][3] , tdc_inst_0|frac_sync_out[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~106 , tdc_inst_0|mlt_inst|frac_delay~106, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][3] , tdc_inst_0|mlt_inst|frac_delay[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[2] , tdc_inst_0|gen[15].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][2] , tdc_inst_0|fr_sync|data[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][2]~feeder , tdc_inst_0|fr_sync|sync_data[15][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][2] , tdc_inst_0|fr_sync|sync_data[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][2]~feeder , tdc_inst_0|frac_sync_out[15][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][2] , tdc_inst_0|frac_sync_out[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~107 , tdc_inst_0|mlt_inst|frac_delay~107, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][2] , tdc_inst_0|mlt_inst|frac_delay[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][2]~506 , tdc_inst_0|mlt_inst|sum_st_1[15][2]~506, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][3]~508 , tdc_inst_0|mlt_inst|sum_st_1[15][3]~508, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][4]~510 , tdc_inst_0|mlt_inst|sum_st_1[15][4]~510, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][5]~512 , tdc_inst_0|mlt_inst|sum_st_1[15][5]~512, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][6]~514 , tdc_inst_0|mlt_inst|sum_st_1[15][6]~514, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][7]~516 , tdc_inst_0|mlt_inst|sum_st_1[15][7]~516, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][8]~518 , tdc_inst_0|mlt_inst|sum_st_1[15][8]~518, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][9]~520 , tdc_inst_0|mlt_inst|sum_st_1[15][9]~520, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][10]~522 , tdc_inst_0|mlt_inst|sum_st_1[15][10]~522, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][11]~558 , tdc_inst_0|mlt_inst|sum_st_1[15][11]~558, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][12]~590 , tdc_inst_0|mlt_inst|sum_st_1[15][12]~590, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][12] , tdc_inst_0|mlt_inst|sum_st_1[15][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[6]~20 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[6]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[8] , tdc_inst_0|gen[14].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[7]~20 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[8] , tdc_inst_0|gen[14].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~8 , tdc_inst_0|gen[14].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[7] , tdc_inst_0|gen[14].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[7] , tdc_inst_0|gen[14].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~7 , tdc_inst_0|gen[14].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[6] , tdc_inst_0|gen[14].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[6] , tdc_inst_0|gen[14].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~6 , tdc_inst_0|gen[14].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[5] , tdc_inst_0|gen[14].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[5] , tdc_inst_0|gen[14].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~5 , tdc_inst_0|gen[14].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[4] , tdc_inst_0|gen[14].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[4] , tdc_inst_0|gen[14].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~0 , tdc_inst_0|gen[14].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[3] , tdc_inst_0|gen[14].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[3] , tdc_inst_0|gen[14].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~1 , tdc_inst_0|gen[14].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[2] , tdc_inst_0|gen[14].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[2] , tdc_inst_0|gen[14].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~2 , tdc_inst_0|gen[14].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[1] , tdc_inst_0|gen[14].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[1] , tdc_inst_0|gen[14].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~3 , tdc_inst_0|gen[14].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[0] , tdc_inst_0|gen[14].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[0] , tdc_inst_0|gen[14].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~4 , tdc_inst_0|gen[14].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[0]~10 , tdc_inst_0|gen[14].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[1]~12 , tdc_inst_0|gen[14].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[2]~14 , tdc_inst_0|gen[14].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[3]~16 , tdc_inst_0|gen[14].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[4]~18 , tdc_inst_0|gen[14].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[5]~20 , tdc_inst_0|gen[14].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[6]~22 , tdc_inst_0|gen[14].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[7]~24 , tdc_inst_0|gen[14].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[8]~26 , tdc_inst_0|gen[14].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[8] , tdc_inst_0|gen[14].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][8]~feeder , tdc_inst_0|i_sync|data[14][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~14 , tdc_inst_0|fr_sync|data_wr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][8] , tdc_inst_0|i_sync|data[14][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][8]~feeder , tdc_inst_0|i_sync|sync_data[14][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][8] , tdc_inst_0|i_sync|sync_data[14][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][8] , tdc_inst_0|int_sync_out[14][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[5] , tdc_inst_0|gen[14].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][5]~feeder , tdc_inst_0|i_sync|data[14][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][5] , tdc_inst_0|i_sync|data[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][5]~feeder , tdc_inst_0|i_sync|sync_data[14][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][5] , tdc_inst_0|i_sync|sync_data[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][5] , tdc_inst_0|int_sync_out[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[6] , tdc_inst_0|gen[14].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][6]~feeder , tdc_inst_0|i_sync|data[14][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][6] , tdc_inst_0|i_sync|data[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][6]~feeder , tdc_inst_0|i_sync|sync_data[14][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][6] , tdc_inst_0|i_sync|sync_data[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][6] , tdc_inst_0|int_sync_out[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[4] , tdc_inst_0|gen[14].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][4]~feeder , tdc_inst_0|i_sync|data[14][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][4] , tdc_inst_0|i_sync|data[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][4]~feeder , tdc_inst_0|i_sync|sync_data[14][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][4] , tdc_inst_0|i_sync|sync_data[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][4] , tdc_inst_0|int_sync_out[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[7] , tdc_inst_0|gen[14].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][7]~feeder , tdc_inst_0|i_sync|data[14][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][7] , tdc_inst_0|i_sync|data[14][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][7]~feeder , tdc_inst_0|i_sync|sync_data[14][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][7] , tdc_inst_0|i_sync|sync_data[14][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][7] , tdc_inst_0|int_sync_out[14][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[2] , tdc_inst_0|gen[14].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][2]~feeder , tdc_inst_0|i_sync|data[14][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][2] , tdc_inst_0|i_sync|data[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][2]~feeder , tdc_inst_0|i_sync|sync_data[14][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][2] , tdc_inst_0|i_sync|sync_data[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][2] , tdc_inst_0|int_sync_out[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[3] , tdc_inst_0|gen[14].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][3]~feeder , tdc_inst_0|i_sync|data[14][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][3] , tdc_inst_0|i_sync|data[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][3]~feeder , tdc_inst_0|i_sync|sync_data[14][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][3] , tdc_inst_0|i_sync|sync_data[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][3] , tdc_inst_0|int_sync_out[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[0] , tdc_inst_0|gen[14].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][0]~feeder , tdc_inst_0|i_sync|data[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][0] , tdc_inst_0|i_sync|data[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][0]~feeder , tdc_inst_0|i_sync|sync_data[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][0] , tdc_inst_0|i_sync|sync_data[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][0] , tdc_inst_0|int_sync_out[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[1] , tdc_inst_0|gen[14].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][1]~feeder , tdc_inst_0|i_sync|data[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][1] , tdc_inst_0|i_sync|data[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][1]~feeder , tdc_inst_0|i_sync|sync_data[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][1] , tdc_inst_0|i_sync|sync_data[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][1]~feeder , tdc_inst_0|int_sync_out[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][1] , tdc_inst_0|int_sync_out[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[14].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|ip_reg[9] , tdc_inst_0|gen[14].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[14].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[14].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|in_reg[9] , tdc_inst_0|gen[14].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add1~9 , tdc_inst_0|gen[14].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[9]~28 , tdc_inst_0|gen[14].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|int_out[9] , tdc_inst_0|gen[14].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][9]~feeder , tdc_inst_0|i_sync|data[14][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[14][9] , tdc_inst_0|i_sync|data[14][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][9]~feeder , tdc_inst_0|i_sync|sync_data[14][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[14][9] , tdc_inst_0|i_sync|sync_data[14][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][9]~feeder , tdc_inst_0|int_sync_out[14][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[14][9] , tdc_inst_0|int_sync_out[14][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hn_reg[5] , tdc_inst_0|gen[14].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hp_reg[5] , tdc_inst_0|gen[14].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~1 , tdc_inst_0|gen[14].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[14].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[5] , tdc_inst_0|gen[14].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tp_reg[5] , tdc_inst_0|gen[14].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~0 , tdc_inst_0|gen[14].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hn_reg[4] , tdc_inst_0|gen[14].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hp_reg[4] , tdc_inst_0|gen[14].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~3 , tdc_inst_0|gen[14].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tp_reg[4] , tdc_inst_0|gen[14].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[14].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[4] , tdc_inst_0|gen[14].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~2 , tdc_inst_0|gen[14].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hp_reg[3] , tdc_inst_0|gen[14].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hn_reg[3] , tdc_inst_0|gen[14].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~5 , tdc_inst_0|gen[14].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tp_reg[3] , tdc_inst_0|gen[14].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[14].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[3] , tdc_inst_0|gen[14].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~4 , tdc_inst_0|gen[14].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tp_reg[2] , tdc_inst_0|gen[14].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[14].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[2] , tdc_inst_0|gen[14].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~6 , tdc_inst_0|gen[14].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hn_reg[2] , tdc_inst_0|gen[14].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hp_reg[2] , tdc_inst_0|gen[14].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~7 , tdc_inst_0|gen[14].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hp_reg[1] , tdc_inst_0|gen[14].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hn_reg[1] , tdc_inst_0|gen[14].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~9 , tdc_inst_0|gen[14].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tp_reg[1] , tdc_inst_0|gen[14].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[14].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[1] , tdc_inst_0|gen[14].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~8 , tdc_inst_0|gen[14].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[14].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tp_reg[0] , tdc_inst_0|gen[14].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[14].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[14].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|tn_reg[0] , tdc_inst_0|gen[14].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~10 , tdc_inst_0|gen[14].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[14].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hn_reg[0] , tdc_inst_0|gen[14].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[14].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|hp_reg[0] , tdc_inst_0|gen[14].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|Add0~11 , tdc_inst_0|gen[14].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[14].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[14].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[14].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[14].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[14].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[14].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[14].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[6] , tdc_inst_0|gen[14].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][6]~feeder , tdc_inst_0|fr_sync|data[14][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][6] , tdc_inst_0|fr_sync|data[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][6]~feeder , tdc_inst_0|fr_sync|sync_data[14][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][6] , tdc_inst_0|fr_sync|sync_data[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][6]~feeder , tdc_inst_0|frac_sync_out[14][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][6] , tdc_inst_0|frac_sync_out[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~98 , tdc_inst_0|mlt_inst|frac_delay~98, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][6] , tdc_inst_0|mlt_inst|frac_delay[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[5] , tdc_inst_0|gen[14].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][5]~feeder , tdc_inst_0|fr_sync|data[14][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][5] , tdc_inst_0|fr_sync|data[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][5]~feeder , tdc_inst_0|fr_sync|sync_data[14][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][5] , tdc_inst_0|fr_sync|sync_data[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][5]~feeder , tdc_inst_0|frac_sync_out[14][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][5] , tdc_inst_0|frac_sync_out[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~99 , tdc_inst_0|mlt_inst|frac_delay~99, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][5] , tdc_inst_0|mlt_inst|frac_delay[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[4] , tdc_inst_0|gen[14].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][4]~feeder , tdc_inst_0|fr_sync|data[14][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][4] , tdc_inst_0|fr_sync|data[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][4]~feeder , tdc_inst_0|fr_sync|sync_data[14][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][4] , tdc_inst_0|fr_sync|sync_data[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][4]~feeder , tdc_inst_0|frac_sync_out[14][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][4] , tdc_inst_0|frac_sync_out[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~100 , tdc_inst_0|mlt_inst|frac_delay~100, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][4] , tdc_inst_0|mlt_inst|frac_delay[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[3] , tdc_inst_0|gen[14].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][3]~feeder , tdc_inst_0|fr_sync|data[14][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][3] , tdc_inst_0|fr_sync|data[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][3]~feeder , tdc_inst_0|fr_sync|sync_data[14][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][3] , tdc_inst_0|fr_sync|sync_data[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][3]~feeder , tdc_inst_0|frac_sync_out[14][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][3] , tdc_inst_0|frac_sync_out[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~101 , tdc_inst_0|mlt_inst|frac_delay~101, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][3] , tdc_inst_0|mlt_inst|frac_delay[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[2] , tdc_inst_0|gen[14].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][2]~feeder , tdc_inst_0|fr_sync|data[14][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][2] , tdc_inst_0|fr_sync|data[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][2]~feeder , tdc_inst_0|fr_sync|sync_data[14][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][2] , tdc_inst_0|fr_sync|sync_data[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][2]~feeder , tdc_inst_0|frac_sync_out[14][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][2] , tdc_inst_0|frac_sync_out[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~102 , tdc_inst_0|mlt_inst|frac_delay~102, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][2] , tdc_inst_0|mlt_inst|frac_delay[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][2]~488 , tdc_inst_0|mlt_inst|sum_st_1[14][2]~488, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][3]~490 , tdc_inst_0|mlt_inst|sum_st_1[14][3]~490, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][4]~492 , tdc_inst_0|mlt_inst|sum_st_1[14][4]~492, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][5]~494 , tdc_inst_0|mlt_inst|sum_st_1[14][5]~494, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][6]~496 , tdc_inst_0|mlt_inst|sum_st_1[14][6]~496, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][7]~498 , tdc_inst_0|mlt_inst|sum_st_1[14][7]~498, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][8]~500 , tdc_inst_0|mlt_inst|sum_st_1[14][8]~500, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][9]~502 , tdc_inst_0|mlt_inst|sum_st_1[14][9]~502, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][10]~504 , tdc_inst_0|mlt_inst|sum_st_1[14][10]~504, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][11]~556 , tdc_inst_0|mlt_inst|sum_st_1[14][11]~556, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][12]~588 , tdc_inst_0|mlt_inst|sum_st_1[14][12]~588, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][12] , tdc_inst_0|mlt_inst|sum_st_1[14][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][11] , tdc_inst_0|mlt_inst|sum_st_1[15][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][11] , tdc_inst_0|mlt_inst|sum_st_1[14][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][10] , tdc_inst_0|mlt_inst|sum_st_1[14][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][10] , tdc_inst_0|mlt_inst|sum_st_1[15][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][9] , tdc_inst_0|mlt_inst|sum_st_1[14][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][9] , tdc_inst_0|mlt_inst|sum_st_1[15][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][8] , tdc_inst_0|mlt_inst|sum_st_1[14][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][8] , tdc_inst_0|mlt_inst|sum_st_1[15][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][7] , tdc_inst_0|mlt_inst|sum_st_1[14][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][7] , tdc_inst_0|mlt_inst|sum_st_1[15][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][6] , tdc_inst_0|mlt_inst|sum_st_1[14][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][6] , tdc_inst_0|mlt_inst|sum_st_1[15][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][5] , tdc_inst_0|mlt_inst|sum_st_1[15][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][5] , tdc_inst_0|mlt_inst|sum_st_1[14][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][4] , tdc_inst_0|mlt_inst|sum_st_1[15][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][4] , tdc_inst_0|mlt_inst|sum_st_1[14][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][3] , tdc_inst_0|mlt_inst|sum_st_1[14][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][3] , tdc_inst_0|mlt_inst|sum_st_1[15][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][2] , tdc_inst_0|mlt_inst|sum_st_1[14][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][2] , tdc_inst_0|mlt_inst|sum_st_1[15][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[1] , tdc_inst_0|gen[15].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][1]~feeder , tdc_inst_0|fr_sync|data[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][1] , tdc_inst_0|fr_sync|data[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][1]~feeder , tdc_inst_0|fr_sync|sync_data[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][1] , tdc_inst_0|fr_sync|sync_data[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][1]~feeder , tdc_inst_0|frac_sync_out[15][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][1] , tdc_inst_0|frac_sync_out[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~109 , tdc_inst_0|mlt_inst|frac_delay~109, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][1] , tdc_inst_0|mlt_inst|frac_delay[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~525 , tdc_inst_0|mlt_inst|sum_st_1~525, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][1] , tdc_inst_0|mlt_inst|sum_st_1[15][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[1] , tdc_inst_0|gen[14].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][1]~feeder , tdc_inst_0|fr_sync|data[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][1] , tdc_inst_0|fr_sync|data[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][1]~feeder , tdc_inst_0|fr_sync|sync_data[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][1] , tdc_inst_0|fr_sync|sync_data[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][1]~feeder , tdc_inst_0|frac_sync_out[14][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][1] , tdc_inst_0|frac_sync_out[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~108 , tdc_inst_0|mlt_inst|frac_delay~108, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][1] , tdc_inst_0|mlt_inst|frac_delay[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~524 , tdc_inst_0|mlt_inst|sum_st_1~524, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][1] , tdc_inst_0|mlt_inst|sum_st_1[14][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[14].tc_inst|fr_sum[0] , tdc_inst_0|gen[14].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][0]~feeder , tdc_inst_0|fr_sync|data[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[14][0] , tdc_inst_0|fr_sync|data[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][0]~feeder , tdc_inst_0|fr_sync|sync_data[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[14][0] , tdc_inst_0|fr_sync|sync_data[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][0]~feeder , tdc_inst_0|frac_sync_out[14][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[14][0] , tdc_inst_0|frac_sync_out[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~110 , tdc_inst_0|mlt_inst|frac_delay~110, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[14][0] , tdc_inst_0|mlt_inst|frac_delay[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~526 , tdc_inst_0|mlt_inst|sum_st_1~526, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][0] , tdc_inst_0|mlt_inst|sum_st_1[14][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[15].tc_inst|fr_sum[0] , tdc_inst_0|gen[15].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[15][0] , tdc_inst_0|fr_sync|data[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][0]~feeder , tdc_inst_0|fr_sync|sync_data[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[15][0] , tdc_inst_0|fr_sync|sync_data[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][0]~feeder , tdc_inst_0|frac_sync_out[15][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[15][0] , tdc_inst_0|frac_sync_out[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~111 , tdc_inst_0|mlt_inst|frac_delay~111, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[15][0] , tdc_inst_0|mlt_inst|frac_delay[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~527 , tdc_inst_0|mlt_inst|sum_st_1~527, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][0] , tdc_inst_0|mlt_inst|sum_st_1[15][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][0]~282 , tdc_inst_0|mlt_inst|sum_st_2[7][0]~282, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][1]~284 , tdc_inst_0|mlt_inst|sum_st_2[7][1]~284, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][2]~286 , tdc_inst_0|mlt_inst|sum_st_2[7][2]~286, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][3]~288 , tdc_inst_0|mlt_inst|sum_st_2[7][3]~288, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][4]~290 , tdc_inst_0|mlt_inst|sum_st_2[7][4]~290, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][5]~292 , tdc_inst_0|mlt_inst|sum_st_2[7][5]~292, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][6]~294 , tdc_inst_0|mlt_inst|sum_st_2[7][6]~294, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][7]~296 , tdc_inst_0|mlt_inst|sum_st_2[7][7]~296, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][8]~298 , tdc_inst_0|mlt_inst|sum_st_2[7][8]~298, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][9]~300 , tdc_inst_0|mlt_inst|sum_st_2[7][9]~300, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][10]~302 , tdc_inst_0|mlt_inst|sum_st_2[7][10]~302, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][11]~318 , tdc_inst_0|mlt_inst|sum_st_2[7][11]~318, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][12]~334 , tdc_inst_0|mlt_inst|sum_st_2[7][12]~334, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][12] , tdc_inst_0|mlt_inst|sum_st_2[7][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][11] , tdc_inst_0|mlt_inst|sum_st_2[7][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][11] , tdc_inst_0|mlt_inst|sum_st_2[6][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][10] , tdc_inst_0|mlt_inst|sum_st_2[7][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][10] , tdc_inst_0|mlt_inst|sum_st_2[6][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][9] , tdc_inst_0|mlt_inst|sum_st_2[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][9] , tdc_inst_0|mlt_inst|sum_st_2[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][8] , tdc_inst_0|mlt_inst|sum_st_2[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][8] , tdc_inst_0|mlt_inst|sum_st_2[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][7] , tdc_inst_0|mlt_inst|sum_st_2[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][7] , tdc_inst_0|mlt_inst|sum_st_2[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][6] , tdc_inst_0|mlt_inst|sum_st_2[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][6] , tdc_inst_0|mlt_inst|sum_st_2[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][5] , tdc_inst_0|mlt_inst|sum_st_2[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][5] , tdc_inst_0|mlt_inst|sum_st_2[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][4] , tdc_inst_0|mlt_inst|sum_st_2[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][4] , tdc_inst_0|mlt_inst|sum_st_2[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][3] , tdc_inst_0|mlt_inst|sum_st_2[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][3] , tdc_inst_0|mlt_inst|sum_st_2[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][2] , tdc_inst_0|mlt_inst|sum_st_2[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][2] , tdc_inst_0|mlt_inst|sum_st_2[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][1] , tdc_inst_0|mlt_inst|sum_st_2[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][1] , tdc_inst_0|mlt_inst|sum_st_2[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][0] , tdc_inst_0|mlt_inst|sum_st_2[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][0] , tdc_inst_0|mlt_inst|sum_st_2[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][0]~134 , tdc_inst_0|mlt_inst|sum_st_3[3][0]~134, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][1]~136 , tdc_inst_0|mlt_inst|sum_st_3[3][1]~136, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][2]~138 , tdc_inst_0|mlt_inst|sum_st_3[3][2]~138, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][3]~140 , tdc_inst_0|mlt_inst|sum_st_3[3][3]~140, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][4]~142 , tdc_inst_0|mlt_inst|sum_st_3[3][4]~142, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][5]~144 , tdc_inst_0|mlt_inst|sum_st_3[3][5]~144, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][6]~146 , tdc_inst_0|mlt_inst|sum_st_3[3][6]~146, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][7]~148 , tdc_inst_0|mlt_inst|sum_st_3[3][7]~148, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][8]~150 , tdc_inst_0|mlt_inst|sum_st_3[3][8]~150, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][9]~152 , tdc_inst_0|mlt_inst|sum_st_3[3][9]~152, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][10]~154 , tdc_inst_0|mlt_inst|sum_st_3[3][10]~154, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][11]~162 , tdc_inst_0|mlt_inst|sum_st_3[3][11]~162, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][12]~170 , tdc_inst_0|mlt_inst|sum_st_3[3][12]~170, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[2] , tdc_inst_0|mlt_inst|lr_ena[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][12] , tdc_inst_0|mlt_inst|sum_st_3[3][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[9]~20 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[9]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[7] , tdc_inst_0|gen[11].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[9]~20 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[9]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[7] , tdc_inst_0|gen[11].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~7 , tdc_inst_0|gen[11].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[6] , tdc_inst_0|gen[11].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[6] , tdc_inst_0|gen[11].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~6 , tdc_inst_0|gen[11].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[5] , tdc_inst_0|gen[11].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[5] , tdc_inst_0|gen[11].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~5 , tdc_inst_0|gen[11].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[4] , tdc_inst_0|gen[11].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[4] , tdc_inst_0|gen[11].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~0 , tdc_inst_0|gen[11].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[3] , tdc_inst_0|gen[11].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[3] , tdc_inst_0|gen[11].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~1 , tdc_inst_0|gen[11].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[2] , tdc_inst_0|gen[11].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[2] , tdc_inst_0|gen[11].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~2 , tdc_inst_0|gen[11].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[1] , tdc_inst_0|gen[11].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[1] , tdc_inst_0|gen[11].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~3 , tdc_inst_0|gen[11].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[0] , tdc_inst_0|gen[11].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[0] , tdc_inst_0|gen[11].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~4 , tdc_inst_0|gen[11].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[0]~10 , tdc_inst_0|gen[11].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[1]~12 , tdc_inst_0|gen[11].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[2]~14 , tdc_inst_0|gen[11].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[3]~16 , tdc_inst_0|gen[11].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[4]~18 , tdc_inst_0|gen[11].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[5]~20 , tdc_inst_0|gen[11].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[6]~22 , tdc_inst_0|gen[11].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[7]~24 , tdc_inst_0|gen[11].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[7] , tdc_inst_0|gen[11].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][7]~feeder , tdc_inst_0|i_sync|data[11][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~11 , tdc_inst_0|fr_sync|data_wr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][7] , tdc_inst_0|i_sync|data[11][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][7]~feeder , tdc_inst_0|i_sync|sync_data[11][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][7] , tdc_inst_0|i_sync|sync_data[11][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][7] , tdc_inst_0|int_sync_out[11][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[6] , tdc_inst_0|gen[11].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][6]~feeder , tdc_inst_0|i_sync|data[11][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][6] , tdc_inst_0|i_sync|data[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][6]~feeder , tdc_inst_0|i_sync|sync_data[11][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][6] , tdc_inst_0|i_sync|sync_data[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][6] , tdc_inst_0|int_sync_out[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[5] , tdc_inst_0|gen[11].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][5]~feeder , tdc_inst_0|i_sync|data[11][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][5] , tdc_inst_0|i_sync|data[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][5]~feeder , tdc_inst_0|i_sync|sync_data[11][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][5] , tdc_inst_0|i_sync|sync_data[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][5] , tdc_inst_0|int_sync_out[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[4] , tdc_inst_0|gen[11].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][4] , tdc_inst_0|i_sync|data[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][4]~feeder , tdc_inst_0|i_sync|sync_data[11][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][4] , tdc_inst_0|i_sync|sync_data[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][4]~feeder , tdc_inst_0|int_sync_out[11][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][4] , tdc_inst_0|int_sync_out[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[1] , tdc_inst_0|gen[11].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][1]~feeder , tdc_inst_0|i_sync|data[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][1] , tdc_inst_0|i_sync|data[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][1]~feeder , tdc_inst_0|i_sync|sync_data[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][1] , tdc_inst_0|i_sync|sync_data[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][1]~feeder , tdc_inst_0|int_sync_out[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][1] , tdc_inst_0|int_sync_out[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[0] , tdc_inst_0|gen[11].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][0]~feeder , tdc_inst_0|i_sync|data[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][0] , tdc_inst_0|i_sync|data[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][0]~feeder , tdc_inst_0|i_sync|sync_data[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][0] , tdc_inst_0|i_sync|sync_data[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][0]~feeder , tdc_inst_0|int_sync_out[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][0] , tdc_inst_0|int_sync_out[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[2] , tdc_inst_0|gen[11].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][2]~feeder , tdc_inst_0|i_sync|data[11][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][2] , tdc_inst_0|i_sync|data[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][2]~feeder , tdc_inst_0|i_sync|sync_data[11][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][2] , tdc_inst_0|i_sync|sync_data[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][2] , tdc_inst_0|int_sync_out[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[3] , tdc_inst_0|gen[11].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][3]~feeder , tdc_inst_0|i_sync|data[11][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][3] , tdc_inst_0|i_sync|data[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][3]~feeder , tdc_inst_0|i_sync|sync_data[11][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][3] , tdc_inst_0|i_sync|sync_data[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][3]~feeder , tdc_inst_0|int_sync_out[11][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][3] , tdc_inst_0|int_sync_out[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[11].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[8] , tdc_inst_0|gen[11].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[8] , tdc_inst_0|gen[11].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~8 , tdc_inst_0|gen[11].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[8]~26 , tdc_inst_0|gen[11].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[8] , tdc_inst_0|gen[11].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][8]~feeder , tdc_inst_0|i_sync|data[11][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][8] , tdc_inst_0|i_sync|data[11][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][8]~feeder , tdc_inst_0|i_sync|sync_data[11][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][8] , tdc_inst_0|i_sync|sync_data[11][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][8]~feeder , tdc_inst_0|int_sync_out[11][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][8] , tdc_inst_0|int_sync_out[11][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[11].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|ip_reg[9] , tdc_inst_0|gen[11].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[11].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|in_reg[9] , tdc_inst_0|gen[11].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add1~9 , tdc_inst_0|gen[11].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[9]~28 , tdc_inst_0|gen[11].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|int_out[9] , tdc_inst_0|gen[11].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][9]~feeder , tdc_inst_0|i_sync|data[11][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[11][9] , tdc_inst_0|i_sync|data[11][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][9]~feeder , tdc_inst_0|i_sync|sync_data[11][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[11][9] , tdc_inst_0|i_sync|sync_data[11][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][9]~feeder , tdc_inst_0|int_sync_out[11][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[11][9] , tdc_inst_0|int_sync_out[11][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[11].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[5] , tdc_inst_0|gen[11].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[5]~feeder , tdc_inst_0|gen[11].tc_inst|tp_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[5] , tdc_inst_0|gen[11].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~0 , tdc_inst_0|gen[11].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hp_reg[5] , tdc_inst_0|gen[11].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[0]~18 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hn_reg[5] , tdc_inst_0|gen[11].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~1 , tdc_inst_0|gen[11].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[4] , tdc_inst_0|gen[11].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[4] , tdc_inst_0|gen[11].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~2 , tdc_inst_0|gen[11].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hp_reg[4] , tdc_inst_0|gen[11].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hn_reg[4] , tdc_inst_0|gen[11].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~3 , tdc_inst_0|gen[11].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hn_reg[3] , tdc_inst_0|gen[11].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hp_reg[3] , tdc_inst_0|gen[11].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~5 , tdc_inst_0|gen[11].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[11].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[3] , tdc_inst_0|gen[11].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[3] , tdc_inst_0|gen[11].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~4 , tdc_inst_0|gen[11].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hp_reg[2] , tdc_inst_0|gen[11].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hn_reg[2] , tdc_inst_0|gen[11].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~7 , tdc_inst_0|gen[11].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[11].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[2] , tdc_inst_0|gen[11].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[2] , tdc_inst_0|gen[11].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~6 , tdc_inst_0|gen[11].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hn_reg[1] , tdc_inst_0|gen[11].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hp_reg[1] , tdc_inst_0|gen[11].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~9 , tdc_inst_0|gen[11].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[1] , tdc_inst_0|gen[11].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[1] , tdc_inst_0|gen[11].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~8 , tdc_inst_0|gen[11].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[11].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hp_reg[0] , tdc_inst_0|gen[11].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[11].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|hn_reg[0] , tdc_inst_0|gen[11].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~11 , tdc_inst_0|gen[11].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[11].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[11].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tn_reg[0] , tdc_inst_0|gen[11].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[11].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|tp_reg[0] , tdc_inst_0|gen[11].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|Add0~10 , tdc_inst_0|gen[11].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[11].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[11].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[11].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[11].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[11].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[11].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[11].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[6] , tdc_inst_0|gen[11].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][6]~feeder , tdc_inst_0|fr_sync|data[11][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][6] , tdc_inst_0|fr_sync|data[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][6]~feeder , tdc_inst_0|fr_sync|sync_data[11][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][6] , tdc_inst_0|fr_sync|sync_data[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][6]~feeder , tdc_inst_0|frac_sync_out[11][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][6] , tdc_inst_0|frac_sync_out[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~75 , tdc_inst_0|mlt_inst|frac_delay~75, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][6] , tdc_inst_0|mlt_inst|frac_delay[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[5] , tdc_inst_0|gen[11].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][5]~feeder , tdc_inst_0|fr_sync|data[11][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][5] , tdc_inst_0|fr_sync|data[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][5]~feeder , tdc_inst_0|fr_sync|sync_data[11][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][5] , tdc_inst_0|fr_sync|sync_data[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][5]~feeder , tdc_inst_0|frac_sync_out[11][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][5] , tdc_inst_0|frac_sync_out[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~76 , tdc_inst_0|mlt_inst|frac_delay~76, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][5] , tdc_inst_0|mlt_inst|frac_delay[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[4] , tdc_inst_0|gen[11].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][4]~feeder , tdc_inst_0|fr_sync|data[11][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][4] , tdc_inst_0|fr_sync|data[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][4]~feeder , tdc_inst_0|fr_sync|sync_data[11][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][4] , tdc_inst_0|fr_sync|sync_data[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][4]~feeder , tdc_inst_0|frac_sync_out[11][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][4] , tdc_inst_0|frac_sync_out[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~77 , tdc_inst_0|mlt_inst|frac_delay~77, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][4] , tdc_inst_0|mlt_inst|frac_delay[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[3] , tdc_inst_0|gen[11].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][3]~feeder , tdc_inst_0|fr_sync|data[11][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][3] , tdc_inst_0|fr_sync|data[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][3]~feeder , tdc_inst_0|fr_sync|sync_data[11][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][3] , tdc_inst_0|fr_sync|sync_data[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][3] , tdc_inst_0|frac_sync_out[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~78 , tdc_inst_0|mlt_inst|frac_delay~78, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][3] , tdc_inst_0|mlt_inst|frac_delay[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[2] , tdc_inst_0|gen[11].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][2]~feeder , tdc_inst_0|fr_sync|data[11][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][2] , tdc_inst_0|fr_sync|data[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][2]~feeder , tdc_inst_0|fr_sync|sync_data[11][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][2] , tdc_inst_0|fr_sync|sync_data[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][2]~feeder , tdc_inst_0|frac_sync_out[11][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][2] , tdc_inst_0|frac_sync_out[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~79 , tdc_inst_0|mlt_inst|frac_delay~79, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][2] , tdc_inst_0|mlt_inst|frac_delay[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][2]~426 , tdc_inst_0|mlt_inst|sum_st_1[11][2]~426, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][3]~428 , tdc_inst_0|mlt_inst|sum_st_1[11][3]~428, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][4]~430 , tdc_inst_0|mlt_inst|sum_st_1[11][4]~430, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][5]~432 , tdc_inst_0|mlt_inst|sum_st_1[11][5]~432, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][6]~434 , tdc_inst_0|mlt_inst|sum_st_1[11][6]~434, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][7]~436 , tdc_inst_0|mlt_inst|sum_st_1[11][7]~436, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][8]~438 , tdc_inst_0|mlt_inst|sum_st_1[11][8]~438, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][9]~440 , tdc_inst_0|mlt_inst|sum_st_1[11][9]~440, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][10]~442 , tdc_inst_0|mlt_inst|sum_st_1[11][10]~442, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][11]~550 , tdc_inst_0|mlt_inst|sum_st_1[11][11]~550, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][12]~582 , tdc_inst_0|mlt_inst|sum_st_1[11][12]~582, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][12] , tdc_inst_0|mlt_inst|sum_st_1[11][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[0]~20 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[0]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[7] , tdc_inst_0|gen[10].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[5]~20 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[7] , tdc_inst_0|gen[10].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~7 , tdc_inst_0|gen[10].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[6] , tdc_inst_0|gen[10].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[10].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[6] , tdc_inst_0|gen[10].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~6 , tdc_inst_0|gen[10].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[5] , tdc_inst_0|gen[10].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[5] , tdc_inst_0|gen[10].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~5 , tdc_inst_0|gen[10].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[4] , tdc_inst_0|gen[10].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[4] , tdc_inst_0|gen[10].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~0 , tdc_inst_0|gen[10].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[3] , tdc_inst_0|gen[10].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[10].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[3] , tdc_inst_0|gen[10].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~1 , tdc_inst_0|gen[10].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[2] , tdc_inst_0|gen[10].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[10].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[2] , tdc_inst_0|gen[10].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~2 , tdc_inst_0|gen[10].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[1] , tdc_inst_0|gen[10].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[10].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[1] , tdc_inst_0|gen[10].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~3 , tdc_inst_0|gen[10].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[0] , tdc_inst_0|gen[10].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[0] , tdc_inst_0|gen[10].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~4 , tdc_inst_0|gen[10].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[0]~10 , tdc_inst_0|gen[10].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[1]~12 , tdc_inst_0|gen[10].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[2]~14 , tdc_inst_0|gen[10].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[3]~16 , tdc_inst_0|gen[10].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[4]~18 , tdc_inst_0|gen[10].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[5]~20 , tdc_inst_0|gen[10].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[6]~22 , tdc_inst_0|gen[10].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[7]~24 , tdc_inst_0|gen[10].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[7] , tdc_inst_0|gen[10].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][7]~feeder , tdc_inst_0|i_sync|data[10][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~10 , tdc_inst_0|fr_sync|data_wr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][7] , tdc_inst_0|i_sync|data[10][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][7]~feeder , tdc_inst_0|i_sync|sync_data[10][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][7] , tdc_inst_0|i_sync|sync_data[10][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][7] , tdc_inst_0|int_sync_out[10][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[4] , tdc_inst_0|gen[10].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][4]~feeder , tdc_inst_0|i_sync|data[10][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][4] , tdc_inst_0|i_sync|data[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][4]~feeder , tdc_inst_0|i_sync|sync_data[10][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][4] , tdc_inst_0|i_sync|sync_data[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][4] , tdc_inst_0|int_sync_out[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[5] , tdc_inst_0|gen[10].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][5]~feeder , tdc_inst_0|i_sync|data[10][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][5] , tdc_inst_0|i_sync|data[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][5]~feeder , tdc_inst_0|i_sync|sync_data[10][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][5] , tdc_inst_0|i_sync|sync_data[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][5] , tdc_inst_0|int_sync_out[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[6] , tdc_inst_0|gen[10].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][6]~feeder , tdc_inst_0|i_sync|data[10][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][6] , tdc_inst_0|i_sync|data[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][6]~feeder , tdc_inst_0|i_sync|sync_data[10][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][6] , tdc_inst_0|i_sync|sync_data[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][6] , tdc_inst_0|int_sync_out[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[2] , tdc_inst_0|gen[10].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][2]~feeder , tdc_inst_0|i_sync|data[10][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][2] , tdc_inst_0|i_sync|data[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][2]~feeder , tdc_inst_0|i_sync|sync_data[10][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][2] , tdc_inst_0|i_sync|sync_data[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][2] , tdc_inst_0|int_sync_out[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[1] , tdc_inst_0|gen[10].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][1]~feeder , tdc_inst_0|i_sync|data[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][1] , tdc_inst_0|i_sync|data[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][1]~feeder , tdc_inst_0|i_sync|sync_data[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][1] , tdc_inst_0|i_sync|sync_data[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][1]~feeder , tdc_inst_0|int_sync_out[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][1] , tdc_inst_0|int_sync_out[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[0] , tdc_inst_0|gen[10].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][0]~feeder , tdc_inst_0|i_sync|data[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][0] , tdc_inst_0|i_sync|data[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][0]~feeder , tdc_inst_0|i_sync|sync_data[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][0] , tdc_inst_0|i_sync|sync_data[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][0] , tdc_inst_0|int_sync_out[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[3] , tdc_inst_0|gen[10].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][3]~feeder , tdc_inst_0|i_sync|data[10][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][3] , tdc_inst_0|i_sync|data[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][3]~feeder , tdc_inst_0|i_sync|sync_data[10][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][3] , tdc_inst_0|i_sync|sync_data[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][3] , tdc_inst_0|int_sync_out[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[8] , tdc_inst_0|gen[10].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[8] , tdc_inst_0|gen[10].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~8 , tdc_inst_0|gen[10].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[8]~26 , tdc_inst_0|gen[10].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[8] , tdc_inst_0|gen[10].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][8]~feeder , tdc_inst_0|i_sync|data[10][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][8] , tdc_inst_0|i_sync|data[10][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][8]~feeder , tdc_inst_0|i_sync|sync_data[10][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][8] , tdc_inst_0|i_sync|sync_data[10][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][8] , tdc_inst_0|int_sync_out[10][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[10].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[10].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|in_reg[9] , tdc_inst_0|gen[10].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[10].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|ip_reg[9] , tdc_inst_0|gen[10].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add1~9 , tdc_inst_0|gen[10].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[9]~28 , tdc_inst_0|gen[10].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|int_out[9] , tdc_inst_0|gen[10].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][9]~feeder , tdc_inst_0|i_sync|data[10][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[10][9] , tdc_inst_0|i_sync|data[10][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][9]~feeder , tdc_inst_0|i_sync|sync_data[10][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[10][9] , tdc_inst_0|i_sync|sync_data[10][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][9]~feeder , tdc_inst_0|int_sync_out[10][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[10][9] , tdc_inst_0|int_sync_out[10][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[2]~18 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[2]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hn_reg[5] , tdc_inst_0|gen[10].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[4]~18 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hp_reg[5] , tdc_inst_0|gen[10].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~1 , tdc_inst_0|gen[10].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tp_reg[5] , tdc_inst_0|gen[10].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[10].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[5] , tdc_inst_0|gen[10].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~0 , tdc_inst_0|gen[10].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[10].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[4] , tdc_inst_0|gen[10].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tp_reg[4] , tdc_inst_0|gen[10].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~2 , tdc_inst_0|gen[10].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hn_reg[4] , tdc_inst_0|gen[10].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hp_reg[4] , tdc_inst_0|gen[10].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~3 , tdc_inst_0|gen[10].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hn_reg[3] , tdc_inst_0|gen[10].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hp_reg[3] , tdc_inst_0|gen[10].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~5 , tdc_inst_0|gen[10].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tp_reg[3] , tdc_inst_0|gen[10].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[10].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[3] , tdc_inst_0|gen[10].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~4 , tdc_inst_0|gen[10].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tp_reg[2] , tdc_inst_0|gen[10].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[10].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[2] , tdc_inst_0|gen[10].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~6 , tdc_inst_0|gen[10].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hn_reg[2] , tdc_inst_0|gen[10].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hp_reg[2] , tdc_inst_0|gen[10].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~7 , tdc_inst_0|gen[10].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[10].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[1] , tdc_inst_0|gen[10].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tp_reg[1] , tdc_inst_0|gen[10].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~8 , tdc_inst_0|gen[10].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hp_reg[1] , tdc_inst_0|gen[10].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hn_reg[1] , tdc_inst_0|gen[10].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~9 , tdc_inst_0|gen[10].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[10].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hn_reg[0] , tdc_inst_0|gen[10].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[10].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|hp_reg[0] , tdc_inst_0|gen[10].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~11 , tdc_inst_0|gen[10].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[10].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tp_reg[0] , tdc_inst_0|gen[10].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[10].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[10].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|tn_reg[0] , tdc_inst_0|gen[10].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|Add0~10 , tdc_inst_0|gen[10].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[10].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[10].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[10].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[10].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[10].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[10].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[10].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[6] , tdc_inst_0|gen[10].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][6]~feeder , tdc_inst_0|fr_sync|data[10][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][6] , tdc_inst_0|fr_sync|data[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][6]~feeder , tdc_inst_0|fr_sync|sync_data[10][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][6] , tdc_inst_0|fr_sync|sync_data[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][6]~feeder , tdc_inst_0|frac_sync_out[10][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][6] , tdc_inst_0|frac_sync_out[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~70 , tdc_inst_0|mlt_inst|frac_delay~70, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][6] , tdc_inst_0|mlt_inst|frac_delay[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[5] , tdc_inst_0|gen[10].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][5]~feeder , tdc_inst_0|fr_sync|data[10][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][5] , tdc_inst_0|fr_sync|data[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][5]~feeder , tdc_inst_0|fr_sync|sync_data[10][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][5] , tdc_inst_0|fr_sync|sync_data[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][5]~feeder , tdc_inst_0|frac_sync_out[10][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][5] , tdc_inst_0|frac_sync_out[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~71 , tdc_inst_0|mlt_inst|frac_delay~71, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][5] , tdc_inst_0|mlt_inst|frac_delay[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[4] , tdc_inst_0|gen[10].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][4]~feeder , tdc_inst_0|fr_sync|data[10][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][4] , tdc_inst_0|fr_sync|data[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][4]~feeder , tdc_inst_0|fr_sync|sync_data[10][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][4] , tdc_inst_0|fr_sync|sync_data[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][4]~feeder , tdc_inst_0|frac_sync_out[10][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][4] , tdc_inst_0|frac_sync_out[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~72 , tdc_inst_0|mlt_inst|frac_delay~72, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][4] , tdc_inst_0|mlt_inst|frac_delay[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[3] , tdc_inst_0|gen[10].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][3]~feeder , tdc_inst_0|fr_sync|data[10][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][3] , tdc_inst_0|fr_sync|data[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][3]~feeder , tdc_inst_0|fr_sync|sync_data[10][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][3] , tdc_inst_0|fr_sync|sync_data[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][3] , tdc_inst_0|frac_sync_out[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~73 , tdc_inst_0|mlt_inst|frac_delay~73, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][3]~feeder , tdc_inst_0|mlt_inst|frac_delay[10][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][3] , tdc_inst_0|mlt_inst|frac_delay[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[2] , tdc_inst_0|gen[10].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][2]~feeder , tdc_inst_0|fr_sync|data[10][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][2] , tdc_inst_0|fr_sync|data[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][2]~feeder , tdc_inst_0|fr_sync|sync_data[10][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][2] , tdc_inst_0|fr_sync|sync_data[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][2]~feeder , tdc_inst_0|frac_sync_out[10][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][2] , tdc_inst_0|frac_sync_out[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~74 , tdc_inst_0|mlt_inst|frac_delay~74, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][2] , tdc_inst_0|mlt_inst|frac_delay[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][2]~408 , tdc_inst_0|mlt_inst|sum_st_1[10][2]~408, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][3]~410 , tdc_inst_0|mlt_inst|sum_st_1[10][3]~410, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][4]~412 , tdc_inst_0|mlt_inst|sum_st_1[10][4]~412, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][5]~414 , tdc_inst_0|mlt_inst|sum_st_1[10][5]~414, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][6]~416 , tdc_inst_0|mlt_inst|sum_st_1[10][6]~416, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][7]~418 , tdc_inst_0|mlt_inst|sum_st_1[10][7]~418, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][8]~420 , tdc_inst_0|mlt_inst|sum_st_1[10][8]~420, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][9]~422 , tdc_inst_0|mlt_inst|sum_st_1[10][9]~422, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][10]~424 , tdc_inst_0|mlt_inst|sum_st_1[10][10]~424, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][11]~548 , tdc_inst_0|mlt_inst|sum_st_1[10][11]~548, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][12]~580 , tdc_inst_0|mlt_inst|sum_st_1[10][12]~580, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][12] , tdc_inst_0|mlt_inst|sum_st_1[10][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][11] , tdc_inst_0|mlt_inst|sum_st_1[10][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][11] , tdc_inst_0|mlt_inst|sum_st_1[11][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][10] , tdc_inst_0|mlt_inst|sum_st_1[10][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][10] , tdc_inst_0|mlt_inst|sum_st_1[11][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][9] , tdc_inst_0|mlt_inst|sum_st_1[11][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][9] , tdc_inst_0|mlt_inst|sum_st_1[10][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][8] , tdc_inst_0|mlt_inst|sum_st_1[11][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][8] , tdc_inst_0|mlt_inst|sum_st_1[10][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][7] , tdc_inst_0|mlt_inst|sum_st_1[11][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][7] , tdc_inst_0|mlt_inst|sum_st_1[10][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][6] , tdc_inst_0|mlt_inst|sum_st_1[11][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][6] , tdc_inst_0|mlt_inst|sum_st_1[10][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][5] , tdc_inst_0|mlt_inst|sum_st_1[11][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][5] , tdc_inst_0|mlt_inst|sum_st_1[10][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][4] , tdc_inst_0|mlt_inst|sum_st_1[11][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][4] , tdc_inst_0|mlt_inst|sum_st_1[10][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][3] , tdc_inst_0|mlt_inst|sum_st_1[10][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][3] , tdc_inst_0|mlt_inst|sum_st_1[11][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][2] , tdc_inst_0|mlt_inst|sum_st_1[11][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][2] , tdc_inst_0|mlt_inst|sum_st_1[10][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[1] , tdc_inst_0|gen[11].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][1]~feeder , tdc_inst_0|fr_sync|data[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][1] , tdc_inst_0|fr_sync|data[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][1]~feeder , tdc_inst_0|fr_sync|sync_data[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][1] , tdc_inst_0|fr_sync|sync_data[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][1]~feeder , tdc_inst_0|frac_sync_out[11][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][1] , tdc_inst_0|frac_sync_out[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~81 , tdc_inst_0|mlt_inst|frac_delay~81, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][1] , tdc_inst_0|mlt_inst|frac_delay[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~445 , tdc_inst_0|mlt_inst|sum_st_1~445, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][1] , tdc_inst_0|mlt_inst|sum_st_1[11][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[1] , tdc_inst_0|gen[10].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][1]~feeder , tdc_inst_0|fr_sync|data[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][1] , tdc_inst_0|fr_sync|data[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][1]~feeder , tdc_inst_0|fr_sync|sync_data[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][1] , tdc_inst_0|fr_sync|sync_data[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][1]~feeder , tdc_inst_0|frac_sync_out[10][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][1] , tdc_inst_0|frac_sync_out[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~80 , tdc_inst_0|mlt_inst|frac_delay~80, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][1] , tdc_inst_0|mlt_inst|frac_delay[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~444 , tdc_inst_0|mlt_inst|sum_st_1~444, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][1] , tdc_inst_0|mlt_inst|sum_st_1[10][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[11].tc_inst|fr_sum[0] , tdc_inst_0|gen[11].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][0]~feeder , tdc_inst_0|fr_sync|data[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[11][0] , tdc_inst_0|fr_sync|data[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][0]~feeder , tdc_inst_0|fr_sync|sync_data[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[11][0] , tdc_inst_0|fr_sync|sync_data[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][0]~feeder , tdc_inst_0|frac_sync_out[11][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[11][0] , tdc_inst_0|frac_sync_out[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~83 , tdc_inst_0|mlt_inst|frac_delay~83, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[11][0] , tdc_inst_0|mlt_inst|frac_delay[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~447 , tdc_inst_0|mlt_inst|sum_st_1~447, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][0] , tdc_inst_0|mlt_inst|sum_st_1[11][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[10].tc_inst|fr_sum[0] , tdc_inst_0|gen[10].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][0]~feeder , tdc_inst_0|fr_sync|data[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[10][0] , tdc_inst_0|fr_sync|data[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][0]~feeder , tdc_inst_0|fr_sync|sync_data[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[10][0] , tdc_inst_0|fr_sync|sync_data[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][0]~feeder , tdc_inst_0|frac_sync_out[10][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[10][0] , tdc_inst_0|frac_sync_out[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~82 , tdc_inst_0|mlt_inst|frac_delay~82, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[10][0] , tdc_inst_0|mlt_inst|frac_delay[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~446 , tdc_inst_0|mlt_inst|sum_st_1~446, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][0] , tdc_inst_0|mlt_inst|sum_st_1[10][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][0]~238 , tdc_inst_0|mlt_inst|sum_st_2[5][0]~238, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][1]~240 , tdc_inst_0|mlt_inst|sum_st_2[5][1]~240, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][2]~242 , tdc_inst_0|mlt_inst|sum_st_2[5][2]~242, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][3]~244 , tdc_inst_0|mlt_inst|sum_st_2[5][3]~244, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][4]~246 , tdc_inst_0|mlt_inst|sum_st_2[5][4]~246, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][5]~248 , tdc_inst_0|mlt_inst|sum_st_2[5][5]~248, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][6]~250 , tdc_inst_0|mlt_inst|sum_st_2[5][6]~250, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][7]~252 , tdc_inst_0|mlt_inst|sum_st_2[5][7]~252, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][8]~254 , tdc_inst_0|mlt_inst|sum_st_2[5][8]~254, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][9]~256 , tdc_inst_0|mlt_inst|sum_st_2[5][9]~256, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][10]~258 , tdc_inst_0|mlt_inst|sum_st_2[5][10]~258, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][11]~314 , tdc_inst_0|mlt_inst|sum_st_2[5][11]~314, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][12]~330 , tdc_inst_0|mlt_inst|sum_st_2[5][12]~330, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][12] , tdc_inst_0|mlt_inst|sum_st_2[5][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[8]~20 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[8] , tdc_inst_0|gen[8].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[7]~20 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[7]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[8] , tdc_inst_0|gen[8].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~8 , tdc_inst_0|gen[8].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[7] , tdc_inst_0|gen[8].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[7] , tdc_inst_0|gen[8].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~7 , tdc_inst_0|gen[8].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[6] , tdc_inst_0|gen[8].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[6] , tdc_inst_0|gen[8].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~6 , tdc_inst_0|gen[8].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[5] , tdc_inst_0|gen[8].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[5] , tdc_inst_0|gen[8].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~5 , tdc_inst_0|gen[8].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[4] , tdc_inst_0|gen[8].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[4] , tdc_inst_0|gen[8].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~0 , tdc_inst_0|gen[8].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[3] , tdc_inst_0|gen[8].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[3] , tdc_inst_0|gen[8].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~1 , tdc_inst_0|gen[8].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[2] , tdc_inst_0|gen[8].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[2] , tdc_inst_0|gen[8].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~2 , tdc_inst_0|gen[8].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[1] , tdc_inst_0|gen[8].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[1] , tdc_inst_0|gen[8].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~3 , tdc_inst_0|gen[8].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[0] , tdc_inst_0|gen[8].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[0] , tdc_inst_0|gen[8].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~4 , tdc_inst_0|gen[8].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[0]~10 , tdc_inst_0|gen[8].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[1]~12 , tdc_inst_0|gen[8].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[2]~14 , tdc_inst_0|gen[8].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[3]~16 , tdc_inst_0|gen[8].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[4]~18 , tdc_inst_0|gen[8].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[5]~20 , tdc_inst_0|gen[8].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[6]~22 , tdc_inst_0|gen[8].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[7]~24 , tdc_inst_0|gen[8].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[8]~26 , tdc_inst_0|gen[8].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[8] , tdc_inst_0|gen[8].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][8]~feeder , tdc_inst_0|i_sync|data[8][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~8 , tdc_inst_0|fr_sync|data_wr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][8] , tdc_inst_0|i_sync|data[8][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][8]~feeder , tdc_inst_0|i_sync|sync_data[8][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][8] , tdc_inst_0|i_sync|sync_data[8][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][8] , tdc_inst_0|int_sync_out[8][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[7] , tdc_inst_0|gen[8].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][7]~feeder , tdc_inst_0|i_sync|data[8][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][7] , tdc_inst_0|i_sync|data[8][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][7]~feeder , tdc_inst_0|i_sync|sync_data[8][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][7] , tdc_inst_0|i_sync|sync_data[8][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][7]~feeder , tdc_inst_0|int_sync_out[8][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][7] , tdc_inst_0|int_sync_out[8][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[4] , tdc_inst_0|gen[8].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][4]~feeder , tdc_inst_0|i_sync|data[8][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][4] , tdc_inst_0|i_sync|data[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][4]~feeder , tdc_inst_0|i_sync|sync_data[8][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][4] , tdc_inst_0|i_sync|sync_data[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][4]~feeder , tdc_inst_0|int_sync_out[8][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][4] , tdc_inst_0|int_sync_out[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[6] , tdc_inst_0|gen[8].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][6]~feeder , tdc_inst_0|i_sync|data[8][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][6] , tdc_inst_0|i_sync|data[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][6]~feeder , tdc_inst_0|i_sync|sync_data[8][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][6] , tdc_inst_0|i_sync|sync_data[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][6]~feeder , tdc_inst_0|int_sync_out[8][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][6] , tdc_inst_0|int_sync_out[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[5] , tdc_inst_0|gen[8].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][5]~feeder , tdc_inst_0|i_sync|data[8][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][5] , tdc_inst_0|i_sync|data[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][5]~feeder , tdc_inst_0|i_sync|sync_data[8][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][5] , tdc_inst_0|i_sync|sync_data[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][5]~feeder , tdc_inst_0|int_sync_out[8][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][5] , tdc_inst_0|int_sync_out[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[2] , tdc_inst_0|gen[8].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][2]~feeder , tdc_inst_0|i_sync|data[8][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][2] , tdc_inst_0|i_sync|data[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][2]~feeder , tdc_inst_0|i_sync|sync_data[8][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][2] , tdc_inst_0|i_sync|sync_data[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][2] , tdc_inst_0|int_sync_out[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[1] , tdc_inst_0|gen[8].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][1]~feeder , tdc_inst_0|i_sync|data[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][1] , tdc_inst_0|i_sync|data[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][1]~feeder , tdc_inst_0|i_sync|sync_data[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][1] , tdc_inst_0|i_sync|sync_data[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][1]~feeder , tdc_inst_0|int_sync_out[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][1] , tdc_inst_0|int_sync_out[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[0] , tdc_inst_0|gen[8].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][0]~feeder , tdc_inst_0|i_sync|data[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][0] , tdc_inst_0|i_sync|data[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][0]~feeder , tdc_inst_0|i_sync|sync_data[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][0] , tdc_inst_0|i_sync|sync_data[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][0]~feeder , tdc_inst_0|int_sync_out[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][0] , tdc_inst_0|int_sync_out[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[3] , tdc_inst_0|gen[8].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][3]~feeder , tdc_inst_0|i_sync|data[8][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][3] , tdc_inst_0|i_sync|data[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][3]~feeder , tdc_inst_0|i_sync|sync_data[8][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][3] , tdc_inst_0|i_sync|sync_data[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][3]~feeder , tdc_inst_0|int_sync_out[8][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][3] , tdc_inst_0|int_sync_out[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[8].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[8].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|in_reg[9] , tdc_inst_0|gen[8].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[8].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|ip_reg[9] , tdc_inst_0|gen[8].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add1~9 , tdc_inst_0|gen[8].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[9]~28 , tdc_inst_0|gen[8].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|int_out[9] , tdc_inst_0|gen[8].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][9]~feeder , tdc_inst_0|i_sync|data[8][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[8][9] , tdc_inst_0|i_sync|data[8][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][9]~feeder , tdc_inst_0|i_sync|sync_data[8][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[8][9] , tdc_inst_0|i_sync|sync_data[8][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][9]~feeder , tdc_inst_0|int_sync_out[8][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[8][9] , tdc_inst_0|int_sync_out[8][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hn_reg[5] , tdc_inst_0|gen[8].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[1]~18 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[1]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hp_reg[5] , tdc_inst_0|gen[8].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~1 , tdc_inst_0|gen[8].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[5] , tdc_inst_0|gen[8].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tp_reg[5] , tdc_inst_0|gen[8].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~0 , tdc_inst_0|gen[8].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[8].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[4] , tdc_inst_0|gen[8].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tp_reg[4] , tdc_inst_0|gen[8].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~2 , tdc_inst_0|gen[8].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hp_reg[4] , tdc_inst_0|gen[8].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hn_reg[4] , tdc_inst_0|gen[8].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~3 , tdc_inst_0|gen[8].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hn_reg[3] , tdc_inst_0|gen[8].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hp_reg[3] , tdc_inst_0|gen[8].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~5 , tdc_inst_0|gen[8].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[8].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[3] , tdc_inst_0|gen[8].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tp_reg[3] , tdc_inst_0|gen[8].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~4 , tdc_inst_0|gen[8].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hp_reg[2] , tdc_inst_0|gen[8].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hn_reg[2] , tdc_inst_0|gen[8].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~7 , tdc_inst_0|gen[8].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[8].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[2] , tdc_inst_0|gen[8].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tp_reg[2] , tdc_inst_0|gen[8].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~6 , tdc_inst_0|gen[8].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[8].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[1] , tdc_inst_0|gen[8].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tp_reg[1] , tdc_inst_0|gen[8].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~8 , tdc_inst_0|gen[8].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hp_reg[1] , tdc_inst_0|gen[8].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hn_reg[1] , tdc_inst_0|gen[8].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~9 , tdc_inst_0|gen[8].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[8].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hn_reg[0] , tdc_inst_0|gen[8].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[8].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|hp_reg[0] , tdc_inst_0|gen[8].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~11 , tdc_inst_0|gen[8].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[8].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[8].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tn_reg[0] , tdc_inst_0|gen[8].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[8].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|tp_reg[0] , tdc_inst_0|gen[8].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|Add0~10 , tdc_inst_0|gen[8].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[8].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[8].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[8].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[8].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[8].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[8].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[8].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[6] , tdc_inst_0|gen[8].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][6]~feeder , tdc_inst_0|fr_sync|data[8][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][6] , tdc_inst_0|fr_sync|data[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][6]~feeder , tdc_inst_0|fr_sync|sync_data[8][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][6] , tdc_inst_0|fr_sync|sync_data[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][6]~feeder , tdc_inst_0|frac_sync_out[8][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][6] , tdc_inst_0|frac_sync_out[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~56 , tdc_inst_0|mlt_inst|frac_delay~56, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][6] , tdc_inst_0|mlt_inst|frac_delay[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[5] , tdc_inst_0|gen[8].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][5]~feeder , tdc_inst_0|fr_sync|data[8][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][5] , tdc_inst_0|fr_sync|data[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][5] , tdc_inst_0|fr_sync|sync_data[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][5]~feeder , tdc_inst_0|frac_sync_out[8][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][5] , tdc_inst_0|frac_sync_out[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~57 , tdc_inst_0|mlt_inst|frac_delay~57, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][5] , tdc_inst_0|mlt_inst|frac_delay[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[4] , tdc_inst_0|gen[8].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][4]~feeder , tdc_inst_0|fr_sync|data[8][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][4] , tdc_inst_0|fr_sync|data[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][4]~feeder , tdc_inst_0|fr_sync|sync_data[8][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][4] , tdc_inst_0|fr_sync|sync_data[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][4] , tdc_inst_0|frac_sync_out[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~58 , tdc_inst_0|mlt_inst|frac_delay~58, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][4] , tdc_inst_0|mlt_inst|frac_delay[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[3] , tdc_inst_0|gen[8].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][3]~feeder , tdc_inst_0|fr_sync|data[8][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][3] , tdc_inst_0|fr_sync|data[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][3]~feeder , tdc_inst_0|fr_sync|sync_data[8][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][3] , tdc_inst_0|fr_sync|sync_data[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][3] , tdc_inst_0|frac_sync_out[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~59 , tdc_inst_0|mlt_inst|frac_delay~59, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][3] , tdc_inst_0|mlt_inst|frac_delay[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[2] , tdc_inst_0|gen[8].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][2]~feeder , tdc_inst_0|fr_sync|data[8][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][2] , tdc_inst_0|fr_sync|data[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][2]~feeder , tdc_inst_0|fr_sync|sync_data[8][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][2] , tdc_inst_0|fr_sync|sync_data[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][2]~feeder , tdc_inst_0|frac_sync_out[8][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][2] , tdc_inst_0|frac_sync_out[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~60 , tdc_inst_0|mlt_inst|frac_delay~60, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][2] , tdc_inst_0|mlt_inst|frac_delay[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][2]~368 , tdc_inst_0|mlt_inst|sum_st_1[8][2]~368, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][3]~370 , tdc_inst_0|mlt_inst|sum_st_1[8][3]~370, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][4]~372 , tdc_inst_0|mlt_inst|sum_st_1[8][4]~372, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][5]~374 , tdc_inst_0|mlt_inst|sum_st_1[8][5]~374, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][6]~376 , tdc_inst_0|mlt_inst|sum_st_1[8][6]~376, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][7]~378 , tdc_inst_0|mlt_inst|sum_st_1[8][7]~378, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][8]~380 , tdc_inst_0|mlt_inst|sum_st_1[8][8]~380, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][9]~382 , tdc_inst_0|mlt_inst|sum_st_1[8][9]~382, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][10]~384 , tdc_inst_0|mlt_inst|sum_st_1[8][10]~384, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][11]~544 , tdc_inst_0|mlt_inst|sum_st_1[8][11]~544, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][12]~576 , tdc_inst_0|mlt_inst|sum_st_1[8][12]~576, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][12] , tdc_inst_0|mlt_inst|sum_st_1[8][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[2]~20 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[2]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[7] , tdc_inst_0|gen[9].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[2]~20 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[2]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[7] , tdc_inst_0|gen[9].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~7 , tdc_inst_0|gen[9].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[6] , tdc_inst_0|gen[9].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[6] , tdc_inst_0|gen[9].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~6 , tdc_inst_0|gen[9].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[5] , tdc_inst_0|gen[9].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[5] , tdc_inst_0|gen[9].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~5 , tdc_inst_0|gen[9].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[4] , tdc_inst_0|gen[9].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[4] , tdc_inst_0|gen[9].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~0 , tdc_inst_0|gen[9].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[3] , tdc_inst_0|gen[9].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[3] , tdc_inst_0|gen[9].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~1 , tdc_inst_0|gen[9].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[2] , tdc_inst_0|gen[9].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[2] , tdc_inst_0|gen[9].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~2 , tdc_inst_0|gen[9].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[1] , tdc_inst_0|gen[9].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[1] , tdc_inst_0|gen[9].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~3 , tdc_inst_0|gen[9].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[0] , tdc_inst_0|gen[9].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[0] , tdc_inst_0|gen[9].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~4 , tdc_inst_0|gen[9].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[0]~10 , tdc_inst_0|gen[9].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[1]~12 , tdc_inst_0|gen[9].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[2]~14 , tdc_inst_0|gen[9].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[3]~16 , tdc_inst_0|gen[9].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[4]~18 , tdc_inst_0|gen[9].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[5]~20 , tdc_inst_0|gen[9].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[6]~22 , tdc_inst_0|gen[9].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[7]~24 , tdc_inst_0|gen[9].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[7] , tdc_inst_0|gen[9].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][7]~feeder , tdc_inst_0|i_sync|data[9][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~9 , tdc_inst_0|fr_sync|data_wr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][7] , tdc_inst_0|i_sync|data[9][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][7]~feeder , tdc_inst_0|i_sync|sync_data[9][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][7] , tdc_inst_0|i_sync|sync_data[9][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][7]~feeder , tdc_inst_0|int_sync_out[9][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][7] , tdc_inst_0|int_sync_out[9][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[6] , tdc_inst_0|gen[9].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][6]~feeder , tdc_inst_0|i_sync|data[9][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][6] , tdc_inst_0|i_sync|data[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][6]~feeder , tdc_inst_0|i_sync|sync_data[9][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][6] , tdc_inst_0|i_sync|sync_data[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][6]~feeder , tdc_inst_0|int_sync_out[9][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][6] , tdc_inst_0|int_sync_out[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[4] , tdc_inst_0|gen[9].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][4]~feeder , tdc_inst_0|i_sync|data[9][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][4] , tdc_inst_0|i_sync|data[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][4]~feeder , tdc_inst_0|i_sync|sync_data[9][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][4] , tdc_inst_0|i_sync|sync_data[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][4]~feeder , tdc_inst_0|int_sync_out[9][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][4] , tdc_inst_0|int_sync_out[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[5] , tdc_inst_0|gen[9].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][5] , tdc_inst_0|i_sync|data[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][5]~feeder , tdc_inst_0|i_sync|sync_data[9][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][5] , tdc_inst_0|i_sync|sync_data[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][5]~feeder , tdc_inst_0|int_sync_out[9][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][5] , tdc_inst_0|int_sync_out[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[3] , tdc_inst_0|gen[9].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][3]~feeder , tdc_inst_0|i_sync|data[9][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][3] , tdc_inst_0|i_sync|data[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][3]~feeder , tdc_inst_0|i_sync|sync_data[9][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][3] , tdc_inst_0|i_sync|sync_data[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][3]~feeder , tdc_inst_0|int_sync_out[9][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][3] , tdc_inst_0|int_sync_out[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[2] , tdc_inst_0|gen[9].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][2]~feeder , tdc_inst_0|i_sync|data[9][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][2] , tdc_inst_0|i_sync|data[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][2] , tdc_inst_0|i_sync|sync_data[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][2] , tdc_inst_0|int_sync_out[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[1] , tdc_inst_0|gen[9].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][1]~feeder , tdc_inst_0|i_sync|data[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][1] , tdc_inst_0|i_sync|data[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][1] , tdc_inst_0|i_sync|sync_data[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][1]~feeder , tdc_inst_0|int_sync_out[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][1] , tdc_inst_0|int_sync_out[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[0] , tdc_inst_0|gen[9].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][0] , tdc_inst_0|i_sync|data[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][0]~feeder , tdc_inst_0|i_sync|sync_data[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][0] , tdc_inst_0|i_sync|sync_data[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][0]~feeder , tdc_inst_0|int_sync_out[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][0] , tdc_inst_0|int_sync_out[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[8] , tdc_inst_0|gen[9].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[8] , tdc_inst_0|gen[9].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~8 , tdc_inst_0|gen[9].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[8]~26 , tdc_inst_0|gen[9].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[8] , tdc_inst_0|gen[9].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][8]~feeder , tdc_inst_0|i_sync|data[9][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][8] , tdc_inst_0|i_sync|data[9][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][8]~feeder , tdc_inst_0|i_sync|sync_data[9][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][8] , tdc_inst_0|i_sync|sync_data[9][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][8]~feeder , tdc_inst_0|int_sync_out[9][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][8] , tdc_inst_0|int_sync_out[9][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[9].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|ip_reg[9] , tdc_inst_0|gen[9].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[9].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[9].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|in_reg[9] , tdc_inst_0|gen[9].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add1~9 , tdc_inst_0|gen[9].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[9]~28 , tdc_inst_0|gen[9].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|int_out[9] , tdc_inst_0|gen[9].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][9]~feeder , tdc_inst_0|i_sync|data[9][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[9][9] , tdc_inst_0|i_sync|data[9][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][9]~feeder , tdc_inst_0|i_sync|sync_data[9][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[9][9] , tdc_inst_0|i_sync|sync_data[9][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[9][9] , tdc_inst_0|int_sync_out[9][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hn_reg[5] , tdc_inst_0|gen[9].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[5]~18 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hp_reg[5] , tdc_inst_0|gen[9].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~1 , tdc_inst_0|gen[9].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tp_reg[5] , tdc_inst_0|gen[9].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[5] , tdc_inst_0|gen[9].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~0 , tdc_inst_0|gen[9].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hp_reg[4] , tdc_inst_0|gen[9].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hn_reg[4] , tdc_inst_0|gen[9].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~3 , tdc_inst_0|gen[9].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[4] , tdc_inst_0|gen[9].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tp_reg[4] , tdc_inst_0|gen[9].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~2 , tdc_inst_0|gen[9].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tp_reg[3] , tdc_inst_0|gen[9].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[9].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[3] , tdc_inst_0|gen[9].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~4 , tdc_inst_0|gen[9].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hp_reg[3] , tdc_inst_0|gen[9].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hn_reg[3] , tdc_inst_0|gen[9].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~5 , tdc_inst_0|gen[9].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tp_reg[2] , tdc_inst_0|gen[9].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[9].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[2] , tdc_inst_0|gen[9].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~6 , tdc_inst_0|gen[9].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hp_reg[2] , tdc_inst_0|gen[9].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hn_reg[2] , tdc_inst_0|gen[9].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~7 , tdc_inst_0|gen[9].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hp_reg[1] , tdc_inst_0|gen[9].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hn_reg[1] , tdc_inst_0|gen[9].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~9 , tdc_inst_0|gen[9].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tp_reg[1] , tdc_inst_0|gen[9].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[9].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[1] , tdc_inst_0|gen[9].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~8 , tdc_inst_0|gen[9].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[9].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hp_reg[0] , tdc_inst_0|gen[9].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[9].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|hn_reg[0] , tdc_inst_0|gen[9].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~11 , tdc_inst_0|gen[9].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[9].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tp_reg[0] , tdc_inst_0|gen[9].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[9].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[9].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|tn_reg[0] , tdc_inst_0|gen[9].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|Add0~10 , tdc_inst_0|gen[9].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[9].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[9].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[9].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[9].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[9].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[9].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[9].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[6] , tdc_inst_0|gen[9].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][6]~feeder , tdc_inst_0|fr_sync|data[9][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][6] , tdc_inst_0|fr_sync|data[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][6]~feeder , tdc_inst_0|fr_sync|sync_data[9][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][6] , tdc_inst_0|fr_sync|sync_data[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][6]~feeder , tdc_inst_0|frac_sync_out[9][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][6] , tdc_inst_0|frac_sync_out[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~61 , tdc_inst_0|mlt_inst|frac_delay~61, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][6] , tdc_inst_0|mlt_inst|frac_delay[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[5] , tdc_inst_0|gen[9].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][5] , tdc_inst_0|fr_sync|data[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][5]~feeder , tdc_inst_0|fr_sync|sync_data[9][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][5] , tdc_inst_0|fr_sync|sync_data[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][5] , tdc_inst_0|frac_sync_out[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~62 , tdc_inst_0|mlt_inst|frac_delay~62, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][5] , tdc_inst_0|mlt_inst|frac_delay[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[4] , tdc_inst_0|gen[9].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][4]~feeder , tdc_inst_0|fr_sync|data[9][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][4] , tdc_inst_0|fr_sync|data[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][4]~feeder , tdc_inst_0|fr_sync|sync_data[9][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][4] , tdc_inst_0|fr_sync|sync_data[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][4]~feeder , tdc_inst_0|frac_sync_out[9][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][4] , tdc_inst_0|frac_sync_out[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~63 , tdc_inst_0|mlt_inst|frac_delay~63, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][4] , tdc_inst_0|mlt_inst|frac_delay[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[3] , tdc_inst_0|gen[9].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][3] , tdc_inst_0|fr_sync|data[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][3]~feeder , tdc_inst_0|fr_sync|sync_data[9][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][3] , tdc_inst_0|fr_sync|sync_data[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][3] , tdc_inst_0|frac_sync_out[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~64 , tdc_inst_0|mlt_inst|frac_delay~64, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][3] , tdc_inst_0|mlt_inst|frac_delay[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[2] , tdc_inst_0|gen[9].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][2] , tdc_inst_0|fr_sync|data[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][2]~feeder , tdc_inst_0|fr_sync|sync_data[9][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][2] , tdc_inst_0|fr_sync|sync_data[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][2]~feeder , tdc_inst_0|frac_sync_out[9][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][2] , tdc_inst_0|frac_sync_out[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~65 , tdc_inst_0|mlt_inst|frac_delay~65, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][2] , tdc_inst_0|mlt_inst|frac_delay[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][2]~386 , tdc_inst_0|mlt_inst|sum_st_1[9][2]~386, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][3]~388 , tdc_inst_0|mlt_inst|sum_st_1[9][3]~388, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][4]~390 , tdc_inst_0|mlt_inst|sum_st_1[9][4]~390, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][5]~392 , tdc_inst_0|mlt_inst|sum_st_1[9][5]~392, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][6]~394 , tdc_inst_0|mlt_inst|sum_st_1[9][6]~394, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][7]~396 , tdc_inst_0|mlt_inst|sum_st_1[9][7]~396, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][8]~398 , tdc_inst_0|mlt_inst|sum_st_1[9][8]~398, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][9]~400 , tdc_inst_0|mlt_inst|sum_st_1[9][9]~400, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][10]~402 , tdc_inst_0|mlt_inst|sum_st_1[9][10]~402, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][11]~546 , tdc_inst_0|mlt_inst|sum_st_1[9][11]~546, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][12]~578 , tdc_inst_0|mlt_inst|sum_st_1[9][12]~578, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][12] , tdc_inst_0|mlt_inst|sum_st_1[9][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][11] , tdc_inst_0|mlt_inst|sum_st_1[8][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][11] , tdc_inst_0|mlt_inst|sum_st_1[9][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][10] , tdc_inst_0|mlt_inst|sum_st_1[9][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][10] , tdc_inst_0|mlt_inst|sum_st_1[8][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][9] , tdc_inst_0|mlt_inst|sum_st_1[8][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][9] , tdc_inst_0|mlt_inst|sum_st_1[9][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][8] , tdc_inst_0|mlt_inst|sum_st_1[9][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][8] , tdc_inst_0|mlt_inst|sum_st_1[8][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][7] , tdc_inst_0|mlt_inst|sum_st_1[9][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][7] , tdc_inst_0|mlt_inst|sum_st_1[8][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][6] , tdc_inst_0|mlt_inst|sum_st_1[8][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][6] , tdc_inst_0|mlt_inst|sum_st_1[9][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][5] , tdc_inst_0|mlt_inst|sum_st_1[8][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][5] , tdc_inst_0|mlt_inst|sum_st_1[9][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][4] , tdc_inst_0|mlt_inst|sum_st_1[8][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][4] , tdc_inst_0|mlt_inst|sum_st_1[9][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][3] , tdc_inst_0|mlt_inst|sum_st_1[8][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][3] , tdc_inst_0|mlt_inst|sum_st_1[9][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][2] , tdc_inst_0|mlt_inst|sum_st_1[8][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][2] , tdc_inst_0|mlt_inst|sum_st_1[9][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[1] , tdc_inst_0|gen[9].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][1] , tdc_inst_0|fr_sync|data[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][1]~feeder , tdc_inst_0|fr_sync|sync_data[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][1] , tdc_inst_0|fr_sync|sync_data[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][1]~feeder , tdc_inst_0|frac_sync_out[9][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][1] , tdc_inst_0|frac_sync_out[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~67 , tdc_inst_0|mlt_inst|frac_delay~67, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][1] , tdc_inst_0|mlt_inst|frac_delay[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~405 , tdc_inst_0|mlt_inst|sum_st_1~405, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][1] , tdc_inst_0|mlt_inst|sum_st_1[9][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[1] , tdc_inst_0|gen[8].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][1]~feeder , tdc_inst_0|fr_sync|data[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][1] , tdc_inst_0|fr_sync|data[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][1]~feeder , tdc_inst_0|fr_sync|sync_data[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][1] , tdc_inst_0|fr_sync|sync_data[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][1]~feeder , tdc_inst_0|frac_sync_out[8][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][1] , tdc_inst_0|frac_sync_out[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~66 , tdc_inst_0|mlt_inst|frac_delay~66, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][1] , tdc_inst_0|mlt_inst|frac_delay[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~404 , tdc_inst_0|mlt_inst|sum_st_1~404, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][1] , tdc_inst_0|mlt_inst|sum_st_1[8][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[8].tc_inst|fr_sum[0] , tdc_inst_0|gen[8].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][0]~feeder , tdc_inst_0|fr_sync|data[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[8][0] , tdc_inst_0|fr_sync|data[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][0]~feeder , tdc_inst_0|fr_sync|sync_data[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[8][0] , tdc_inst_0|fr_sync|sync_data[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][0]~feeder , tdc_inst_0|frac_sync_out[8][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[8][0] , tdc_inst_0|frac_sync_out[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~68 , tdc_inst_0|mlt_inst|frac_delay~68, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[8][0] , tdc_inst_0|mlt_inst|frac_delay[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~406 , tdc_inst_0|mlt_inst|sum_st_1~406, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][0] , tdc_inst_0|mlt_inst|sum_st_1[8][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[9].tc_inst|fr_sum[0] , tdc_inst_0|gen[9].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][0]~feeder , tdc_inst_0|fr_sync|data[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[9][0] , tdc_inst_0|fr_sync|data[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][0]~feeder , tdc_inst_0|fr_sync|sync_data[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[9][0] , tdc_inst_0|fr_sync|sync_data[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][0]~feeder , tdc_inst_0|frac_sync_out[9][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[9][0] , tdc_inst_0|frac_sync_out[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~69 , tdc_inst_0|mlt_inst|frac_delay~69, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[9][0] , tdc_inst_0|mlt_inst|frac_delay[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~407 , tdc_inst_0|mlt_inst|sum_st_1~407, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][0] , tdc_inst_0|mlt_inst|sum_st_1[9][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][0]~216 , tdc_inst_0|mlt_inst|sum_st_2[4][0]~216, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][1]~218 , tdc_inst_0|mlt_inst|sum_st_2[4][1]~218, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][2]~220 , tdc_inst_0|mlt_inst|sum_st_2[4][2]~220, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][3]~222 , tdc_inst_0|mlt_inst|sum_st_2[4][3]~222, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][4]~224 , tdc_inst_0|mlt_inst|sum_st_2[4][4]~224, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][5]~226 , tdc_inst_0|mlt_inst|sum_st_2[4][5]~226, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][6]~228 , tdc_inst_0|mlt_inst|sum_st_2[4][6]~228, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][7]~230 , tdc_inst_0|mlt_inst|sum_st_2[4][7]~230, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][8]~232 , tdc_inst_0|mlt_inst|sum_st_2[4][8]~232, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][9]~234 , tdc_inst_0|mlt_inst|sum_st_2[4][9]~234, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][10]~236 , tdc_inst_0|mlt_inst|sum_st_2[4][10]~236, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][11]~312 , tdc_inst_0|mlt_inst|sum_st_2[4][11]~312, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][12]~328 , tdc_inst_0|mlt_inst|sum_st_2[4][12]~328, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][12] , tdc_inst_0|mlt_inst|sum_st_2[4][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][11] , tdc_inst_0|mlt_inst|sum_st_2[4][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][11] , tdc_inst_0|mlt_inst|sum_st_2[5][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][10] , tdc_inst_0|mlt_inst|sum_st_2[5][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][10] , tdc_inst_0|mlt_inst|sum_st_2[4][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][9] , tdc_inst_0|mlt_inst|sum_st_2[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][9] , tdc_inst_0|mlt_inst|sum_st_2[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][8] , tdc_inst_0|mlt_inst|sum_st_2[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][8] , tdc_inst_0|mlt_inst|sum_st_2[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][7] , tdc_inst_0|mlt_inst|sum_st_2[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][7] , tdc_inst_0|mlt_inst|sum_st_2[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][6] , tdc_inst_0|mlt_inst|sum_st_2[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][6] , tdc_inst_0|mlt_inst|sum_st_2[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][5] , tdc_inst_0|mlt_inst|sum_st_2[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][5] , tdc_inst_0|mlt_inst|sum_st_2[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][4] , tdc_inst_0|mlt_inst|sum_st_2[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][4] , tdc_inst_0|mlt_inst|sum_st_2[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][3] , tdc_inst_0|mlt_inst|sum_st_2[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][3] , tdc_inst_0|mlt_inst|sum_st_2[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][2] , tdc_inst_0|mlt_inst|sum_st_2[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][2] , tdc_inst_0|mlt_inst|sum_st_2[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][1] , tdc_inst_0|mlt_inst|sum_st_2[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][1] , tdc_inst_0|mlt_inst|sum_st_2[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][0] , tdc_inst_0|mlt_inst|sum_st_2[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][0] , tdc_inst_0|mlt_inst|sum_st_2[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][0]~112 , tdc_inst_0|mlt_inst|sum_st_3[2][0]~112, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][1]~114 , tdc_inst_0|mlt_inst|sum_st_3[2][1]~114, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][2]~116 , tdc_inst_0|mlt_inst|sum_st_3[2][2]~116, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][3]~118 , tdc_inst_0|mlt_inst|sum_st_3[2][3]~118, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][4]~120 , tdc_inst_0|mlt_inst|sum_st_3[2][4]~120, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][5]~122 , tdc_inst_0|mlt_inst|sum_st_3[2][5]~122, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][6]~124 , tdc_inst_0|mlt_inst|sum_st_3[2][6]~124, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][7]~126 , tdc_inst_0|mlt_inst|sum_st_3[2][7]~126, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][8]~128 , tdc_inst_0|mlt_inst|sum_st_3[2][8]~128, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][9]~130 , tdc_inst_0|mlt_inst|sum_st_3[2][9]~130, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][10]~132 , tdc_inst_0|mlt_inst|sum_st_3[2][10]~132, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][11]~160 , tdc_inst_0|mlt_inst|sum_st_3[2][11]~160, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][12]~168 , tdc_inst_0|mlt_inst|sum_st_3[2][12]~168, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][12] , tdc_inst_0|mlt_inst|sum_st_3[2][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][11] , tdc_inst_0|mlt_inst|sum_st_3[3][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][11] , tdc_inst_0|mlt_inst|sum_st_3[2][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][10] , tdc_inst_0|mlt_inst|sum_st_3[2][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][10] , tdc_inst_0|mlt_inst|sum_st_3[3][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][9] , tdc_inst_0|mlt_inst|sum_st_3[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][9] , tdc_inst_0|mlt_inst|sum_st_3[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][8] , tdc_inst_0|mlt_inst|sum_st_3[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][8] , tdc_inst_0|mlt_inst|sum_st_3[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][7] , tdc_inst_0|mlt_inst|sum_st_3[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][7] , tdc_inst_0|mlt_inst|sum_st_3[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][6] , tdc_inst_0|mlt_inst|sum_st_3[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][6] , tdc_inst_0|mlt_inst|sum_st_3[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][5] , tdc_inst_0|mlt_inst|sum_st_3[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][5] , tdc_inst_0|mlt_inst|sum_st_3[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][4] , tdc_inst_0|mlt_inst|sum_st_3[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][4] , tdc_inst_0|mlt_inst|sum_st_3[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][3] , tdc_inst_0|mlt_inst|sum_st_3[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][3] , tdc_inst_0|mlt_inst|sum_st_3[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][2] , tdc_inst_0|mlt_inst|sum_st_3[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][2] , tdc_inst_0|mlt_inst|sum_st_3[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][1] , tdc_inst_0|mlt_inst|sum_st_3[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][1] , tdc_inst_0|mlt_inst|sum_st_3[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][0] , tdc_inst_0|mlt_inst|sum_st_3[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][0] , tdc_inst_0|mlt_inst|sum_st_3[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][0]~58 , tdc_inst_0|mlt_inst|sum_st_4[1][0]~58, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][1]~60 , tdc_inst_0|mlt_inst|sum_st_4[1][1]~60, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][2]~62 , tdc_inst_0|mlt_inst|sum_st_4[1][2]~62, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][3]~64 , tdc_inst_0|mlt_inst|sum_st_4[1][3]~64, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][4]~66 , tdc_inst_0|mlt_inst|sum_st_4[1][4]~66, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][5]~68 , tdc_inst_0|mlt_inst|sum_st_4[1][5]~68, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][6]~70 , tdc_inst_0|mlt_inst|sum_st_4[1][6]~70, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][7]~72 , tdc_inst_0|mlt_inst|sum_st_4[1][7]~72, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][8]~74 , tdc_inst_0|mlt_inst|sum_st_4[1][8]~74, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][9]~76 , tdc_inst_0|mlt_inst|sum_st_4[1][9]~76, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][10]~78 , tdc_inst_0|mlt_inst|sum_st_4[1][10]~78, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][11]~82 , tdc_inst_0|mlt_inst|sum_st_4[1][11]~82, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][12]~86 , tdc_inst_0|mlt_inst|sum_st_4[1][12]~86, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[3] , tdc_inst_0|mlt_inst|lr_ena[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][12] , tdc_inst_0|mlt_inst|sum_st_4[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4]~20 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[5] , tdc_inst_0|gen[1].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4]~20 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[5] , tdc_inst_0|gen[1].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~5 , tdc_inst_0|gen[1].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[4] , tdc_inst_0|gen[1].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[4] , tdc_inst_0|gen[1].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~0 , tdc_inst_0|gen[1].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[3] , tdc_inst_0|gen[1].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[3] , tdc_inst_0|gen[1].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~1 , tdc_inst_0|gen[1].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[2] , tdc_inst_0|gen[1].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[2] , tdc_inst_0|gen[1].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~2 , tdc_inst_0|gen[1].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[1] , tdc_inst_0|gen[1].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[1] , tdc_inst_0|gen[1].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~3 , tdc_inst_0|gen[1].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[0] , tdc_inst_0|gen[1].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[0] , tdc_inst_0|gen[1].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~4 , tdc_inst_0|gen[1].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[0]~10 , tdc_inst_0|gen[1].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[1]~12 , tdc_inst_0|gen[1].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[2]~14 , tdc_inst_0|gen[1].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[3]~16 , tdc_inst_0|gen[1].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[4]~18 , tdc_inst_0|gen[1].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[5]~20 , tdc_inst_0|gen[1].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[5] , tdc_inst_0|gen[1].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][5]~feeder , tdc_inst_0|i_sync|data[1][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~1 , tdc_inst_0|fr_sync|data_wr~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][5] , tdc_inst_0|i_sync|data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][5]~feeder , tdc_inst_0|i_sync|sync_data[1][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][5] , tdc_inst_0|i_sync|sync_data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][5] , tdc_inst_0|int_sync_out[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[4] , tdc_inst_0|gen[1].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][4]~feeder , tdc_inst_0|i_sync|data[1][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][4] , tdc_inst_0|i_sync|data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][4]~feeder , tdc_inst_0|i_sync|sync_data[1][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][4] , tdc_inst_0|i_sync|sync_data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][4] , tdc_inst_0|int_sync_out[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[7] , tdc_inst_0|gen[1].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[7] , tdc_inst_0|gen[1].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~7 , tdc_inst_0|gen[1].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[6] , tdc_inst_0|gen[1].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[6] , tdc_inst_0|gen[1].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~6 , tdc_inst_0|gen[1].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[6]~22 , tdc_inst_0|gen[1].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[7]~24 , tdc_inst_0|gen[1].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[7] , tdc_inst_0|gen[1].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][7]~feeder , tdc_inst_0|i_sync|data[1][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][7] , tdc_inst_0|i_sync|data[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][7]~feeder , tdc_inst_0|i_sync|sync_data[1][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][7] , tdc_inst_0|i_sync|sync_data[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][7] , tdc_inst_0|int_sync_out[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[6] , tdc_inst_0|gen[1].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][6]~feeder , tdc_inst_0|i_sync|data[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][6] , tdc_inst_0|i_sync|data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][6]~feeder , tdc_inst_0|i_sync|sync_data[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][6] , tdc_inst_0|i_sync|sync_data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][6] , tdc_inst_0|int_sync_out[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[2] , tdc_inst_0|gen[1].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][2]~feeder , tdc_inst_0|i_sync|data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][2] , tdc_inst_0|i_sync|data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][2]~feeder , tdc_inst_0|i_sync|sync_data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][2] , tdc_inst_0|i_sync|sync_data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][2] , tdc_inst_0|int_sync_out[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[3] , tdc_inst_0|gen[1].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][3]~feeder , tdc_inst_0|i_sync|data[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][3] , tdc_inst_0|i_sync|data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][3]~feeder , tdc_inst_0|i_sync|sync_data[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][3] , tdc_inst_0|i_sync|sync_data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][3] , tdc_inst_0|int_sync_out[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[0] , tdc_inst_0|gen[1].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][0]~feeder , tdc_inst_0|i_sync|data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][0] , tdc_inst_0|i_sync|data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][0]~feeder , tdc_inst_0|i_sync|sync_data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][0] , tdc_inst_0|i_sync|sync_data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][0] , tdc_inst_0|int_sync_out[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[1] , tdc_inst_0|gen[1].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][1]~feeder , tdc_inst_0|i_sync|data[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][1] , tdc_inst_0|i_sync|data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][1]~feeder , tdc_inst_0|i_sync|sync_data[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][1] , tdc_inst_0|i_sync|sync_data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][1] , tdc_inst_0|int_sync_out[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[8] , tdc_inst_0|gen[1].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[8] , tdc_inst_0|gen[1].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~8 , tdc_inst_0|gen[1].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[8]~26 , tdc_inst_0|gen[1].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[8] , tdc_inst_0|gen[1].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][8]~feeder , tdc_inst_0|i_sync|data[1][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][8] , tdc_inst_0|i_sync|data[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][8]~feeder , tdc_inst_0|i_sync|sync_data[1][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][8] , tdc_inst_0|i_sync|sync_data[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][8]~feeder , tdc_inst_0|int_sync_out[1][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][8] , tdc_inst_0|int_sync_out[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[1].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[1].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|in_reg[9] , tdc_inst_0|gen[1].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[1].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|ip_reg[9] , tdc_inst_0|gen[1].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add1~9 , tdc_inst_0|gen[1].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[9]~28 , tdc_inst_0|gen[1].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|int_out[9] , tdc_inst_0|gen[1].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][9]~feeder , tdc_inst_0|i_sync|data[1][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[1][9] , tdc_inst_0|i_sync|data[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][9]~feeder , tdc_inst_0|i_sync|sync_data[1][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[1][9] , tdc_inst_0|i_sync|sync_data[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[1][9] , tdc_inst_0|int_sync_out[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1]~18 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[5] , tdc_inst_0|gen[1].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1]~18 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[5] , tdc_inst_0|gen[1].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~1 , tdc_inst_0|gen[1].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[5] , tdc_inst_0|gen[1].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[5] , tdc_inst_0|gen[1].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~0 , tdc_inst_0|gen[1].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[4] , tdc_inst_0|gen[1].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[4] , tdc_inst_0|gen[1].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~3 , tdc_inst_0|gen[1].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[4] , tdc_inst_0|gen[1].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[4] , tdc_inst_0|gen[1].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~2 , tdc_inst_0|gen[1].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[3] , tdc_inst_0|gen[1].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[3] , tdc_inst_0|gen[1].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~4 , tdc_inst_0|gen[1].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[3] , tdc_inst_0|gen[1].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[3] , tdc_inst_0|gen[1].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~5 , tdc_inst_0|gen[1].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[2] , tdc_inst_0|gen[1].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[2] , tdc_inst_0|gen[1].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~6 , tdc_inst_0|gen[1].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[2] , tdc_inst_0|gen[1].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[2] , tdc_inst_0|gen[1].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~7 , tdc_inst_0|gen[1].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[1] , tdc_inst_0|gen[1].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[1] , tdc_inst_0|gen[1].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~8 , tdc_inst_0|gen[1].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[1] , tdc_inst_0|gen[1].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[1] , tdc_inst_0|gen[1].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~9 , tdc_inst_0|gen[1].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[1].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hn_reg[0] , tdc_inst_0|gen[1].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[1].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|hp_reg[0] , tdc_inst_0|gen[1].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~11 , tdc_inst_0|gen[1].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[1].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tn_reg[0] , tdc_inst_0|gen[1].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[1].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|tp_reg[0] , tdc_inst_0|gen[1].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|Add0~10 , tdc_inst_0|gen[1].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[1].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[1].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[1].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[1].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[1].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[1].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[1].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[6] , tdc_inst_0|gen[1].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][6] , tdc_inst_0|fr_sync|data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][6] , tdc_inst_0|fr_sync|sync_data[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][6]~feeder , tdc_inst_0|frac_sync_out[1][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][6] , tdc_inst_0|frac_sync_out[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~5 , tdc_inst_0|mlt_inst|frac_delay~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][6] , tdc_inst_0|mlt_inst|frac_delay[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[5] , tdc_inst_0|gen[1].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][5] , tdc_inst_0|fr_sync|data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][5]~feeder , tdc_inst_0|fr_sync|sync_data[1][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][5] , tdc_inst_0|fr_sync|sync_data[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][5] , tdc_inst_0|frac_sync_out[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~6 , tdc_inst_0|mlt_inst|frac_delay~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][5] , tdc_inst_0|mlt_inst|frac_delay[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[4] , tdc_inst_0|gen[1].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][4] , tdc_inst_0|fr_sync|data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][4]~feeder , tdc_inst_0|fr_sync|sync_data[1][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][4] , tdc_inst_0|fr_sync|sync_data[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][4]~feeder , tdc_inst_0|frac_sync_out[1][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][4] , tdc_inst_0|frac_sync_out[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~7 , tdc_inst_0|mlt_inst|frac_delay~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][4] , tdc_inst_0|mlt_inst|frac_delay[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[3] , tdc_inst_0|gen[1].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][3] , tdc_inst_0|fr_sync|data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][3]~feeder , tdc_inst_0|fr_sync|sync_data[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][3] , tdc_inst_0|fr_sync|sync_data[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][3]~feeder , tdc_inst_0|frac_sync_out[1][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][3] , tdc_inst_0|frac_sync_out[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~8 , tdc_inst_0|mlt_inst|frac_delay~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][3] , tdc_inst_0|mlt_inst|frac_delay[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[2] , tdc_inst_0|gen[1].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][2]~feeder , tdc_inst_0|fr_sync|data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][2] , tdc_inst_0|fr_sync|data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][2]~feeder , tdc_inst_0|fr_sync|sync_data[1][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][2] , tdc_inst_0|fr_sync|sync_data[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][2] , tdc_inst_0|frac_sync_out[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~9 , tdc_inst_0|mlt_inst|frac_delay~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][2] , tdc_inst_0|mlt_inst|frac_delay[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][2]~226 , tdc_inst_0|mlt_inst|sum_st_1[1][2]~226, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][3]~228 , tdc_inst_0|mlt_inst|sum_st_1[1][3]~228, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][4]~230 , tdc_inst_0|mlt_inst|sum_st_1[1][4]~230, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][5]~232 , tdc_inst_0|mlt_inst|sum_st_1[1][5]~232, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][6]~234 , tdc_inst_0|mlt_inst|sum_st_1[1][6]~234, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][7]~236 , tdc_inst_0|mlt_inst|sum_st_1[1][7]~236, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][8]~238 , tdc_inst_0|mlt_inst|sum_st_1[1][8]~238, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][9]~240 , tdc_inst_0|mlt_inst|sum_st_1[1][9]~240, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][10]~242 , tdc_inst_0|mlt_inst|sum_st_1[1][10]~242, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][11]~530 , tdc_inst_0|mlt_inst|sum_st_1[1][11]~530, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][12]~562 , tdc_inst_0|mlt_inst|sum_st_1[1][12]~562, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][12] , tdc_inst_0|mlt_inst|sum_st_1[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4] , tdc_inst_0|gen[0].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[4] , tdc_inst_0|gen[0].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~0 , tdc_inst_0|gen[0].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3] , tdc_inst_0|gen[0].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[3] , tdc_inst_0|gen[0].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~1 , tdc_inst_0|gen[0].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[2] , tdc_inst_0|gen[0].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[2] , tdc_inst_0|gen[0].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~2 , tdc_inst_0|gen[0].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1] , tdc_inst_0|gen[0].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[1] , tdc_inst_0|gen[0].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~3 , tdc_inst_0|gen[0].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[0] , tdc_inst_0|gen[0].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[0] , tdc_inst_0|gen[0].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~4 , tdc_inst_0|gen[0].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 , tdc_inst_0|gen[0].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 , tdc_inst_0|gen[0].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 , tdc_inst_0|gen[0].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 , tdc_inst_0|gen[0].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 , tdc_inst_0|gen[0].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4] , tdc_inst_0|gen[0].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~0 , tdc_inst_0|fr_sync|data_wr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][4] , tdc_inst_0|i_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][4] , tdc_inst_0|i_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][4]~feeder , tdc_inst_0|int_sync_out[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][4] , tdc_inst_0|int_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5] , tdc_inst_0|gen[0].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[5] , tdc_inst_0|gen[0].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~5 , tdc_inst_0|gen[0].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 , tdc_inst_0|gen[0].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5] , tdc_inst_0|gen[0].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][5] , tdc_inst_0|i_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5]~feeder , tdc_inst_0|i_sync|sync_data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5] , tdc_inst_0|i_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][5] , tdc_inst_0|int_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[7] , tdc_inst_0|gen[0].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7] , tdc_inst_0|gen[0].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~7 , tdc_inst_0|gen[0].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6] , tdc_inst_0|gen[0].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[6] , tdc_inst_0|gen[0].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~6 , tdc_inst_0|gen[0].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 , tdc_inst_0|gen[0].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 , tdc_inst_0|gen[0].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7] , tdc_inst_0|gen[0].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][7] , tdc_inst_0|i_sync|data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7]~feeder , tdc_inst_0|i_sync|sync_data[0][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7] , tdc_inst_0|i_sync|sync_data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][7] , tdc_inst_0|int_sync_out[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6] , tdc_inst_0|gen[0].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6]~feeder , tdc_inst_0|i_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6] , tdc_inst_0|i_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][6]~feeder , tdc_inst_0|i_sync|sync_data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][6] , tdc_inst_0|i_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][6] , tdc_inst_0|int_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1] , tdc_inst_0|gen[0].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][1]~feeder , tdc_inst_0|i_sync|data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][1] , tdc_inst_0|i_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1] , tdc_inst_0|i_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1]~feeder , tdc_inst_0|int_sync_out[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1] , tdc_inst_0|int_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2] , tdc_inst_0|gen[0].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2]~feeder , tdc_inst_0|i_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2] , tdc_inst_0|i_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2]~feeder , tdc_inst_0|i_sync|sync_data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2] , tdc_inst_0|i_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][2] , tdc_inst_0|int_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0] , tdc_inst_0|gen[0].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][0] , tdc_inst_0|i_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][0]~feeder , tdc_inst_0|i_sync|sync_data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][0] , tdc_inst_0|i_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][0] , tdc_inst_0|int_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3] , tdc_inst_0|gen[0].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][3] , tdc_inst_0|i_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3]~feeder , tdc_inst_0|i_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3] , tdc_inst_0|i_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][3] , tdc_inst_0|int_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8] , tdc_inst_0|gen[0].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[8] , tdc_inst_0|gen[0].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~8 , tdc_inst_0|gen[0].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 , tdc_inst_0|gen[0].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8] , tdc_inst_0|gen[0].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8]~feeder , tdc_inst_0|i_sync|data[0][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8] , tdc_inst_0|i_sync|data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8]~feeder , tdc_inst_0|i_sync|sync_data[0][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8] , tdc_inst_0|i_sync|sync_data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][8] , tdc_inst_0|int_sync_out[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[0].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9] , tdc_inst_0|gen[0].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[9] , tdc_inst_0|gen[0].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~9 , tdc_inst_0|gen[0].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 , tdc_inst_0|gen[0].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9] , tdc_inst_0|gen[0].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9]~feeder , tdc_inst_0|i_sync|data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9] , tdc_inst_0|i_sync|data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9]~feeder , tdc_inst_0|i_sync|sync_data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9] , tdc_inst_0|i_sync|sync_data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9]~feeder , tdc_inst_0|int_sync_out[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9] , tdc_inst_0|int_sync_out[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~18 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[5] , tdc_inst_0|gen[0].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[5] , tdc_inst_0|gen[0].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~1 , tdc_inst_0|gen[0].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[5] , tdc_inst_0|gen[0].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[5] , tdc_inst_0|gen[0].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~0 , tdc_inst_0|gen[0].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[4] , tdc_inst_0|gen[0].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[4] , tdc_inst_0|gen[0].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~2 , tdc_inst_0|gen[0].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[4] , tdc_inst_0|gen[0].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[4] , tdc_inst_0|gen[0].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~3 , tdc_inst_0|gen[0].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[3] , tdc_inst_0|gen[0].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[3] , tdc_inst_0|gen[0].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~5 , tdc_inst_0|gen[0].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[3] , tdc_inst_0|gen[0].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[3] , tdc_inst_0|gen[0].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~4 , tdc_inst_0|gen[0].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[2] , tdc_inst_0|gen[0].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2] , tdc_inst_0|gen[0].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~6 , tdc_inst_0|gen[0].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[2] , tdc_inst_0|gen[0].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[2] , tdc_inst_0|gen[0].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~7 , tdc_inst_0|gen[0].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[1] , tdc_inst_0|gen[0].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[1] , tdc_inst_0|gen[0].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~8 , tdc_inst_0|gen[0].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[1] , tdc_inst_0|gen[0].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[1] , tdc_inst_0|gen[0].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~9 , tdc_inst_0|gen[0].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[0] , tdc_inst_0|gen[0].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[0] , tdc_inst_0|gen[0].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~11 , tdc_inst_0|gen[0].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0] , tdc_inst_0|gen[0].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[0] , tdc_inst_0|gen[0].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~10 , tdc_inst_0|gen[0].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6] , tdc_inst_0|gen[0].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6]~feeder , tdc_inst_0|fr_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6] , tdc_inst_0|fr_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6]~feeder , tdc_inst_0|fr_sync|sync_data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6] , tdc_inst_0|fr_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][6]~feeder , tdc_inst_0|frac_sync_out[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][6] , tdc_inst_0|frac_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~0 , tdc_inst_0|mlt_inst|frac_delay~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][6] , tdc_inst_0|mlt_inst|frac_delay[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5] , tdc_inst_0|gen[0].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5]~feeder , tdc_inst_0|fr_sync|data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5] , tdc_inst_0|fr_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][5] , tdc_inst_0|fr_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5]~feeder , tdc_inst_0|frac_sync_out[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5] , tdc_inst_0|frac_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~1 , tdc_inst_0|mlt_inst|frac_delay~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][5] , tdc_inst_0|mlt_inst|frac_delay[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4] , tdc_inst_0|gen[0].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][4] , tdc_inst_0|fr_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4]~feeder , tdc_inst_0|fr_sync|sync_data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4] , tdc_inst_0|fr_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4]~feeder , tdc_inst_0|frac_sync_out[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4] , tdc_inst_0|frac_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~2 , tdc_inst_0|mlt_inst|frac_delay~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][4] , tdc_inst_0|mlt_inst|frac_delay[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3] , tdc_inst_0|gen[0].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3]~feeder , tdc_inst_0|fr_sync|data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3] , tdc_inst_0|fr_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3]~feeder , tdc_inst_0|fr_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3] , tdc_inst_0|fr_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3]~feeder , tdc_inst_0|frac_sync_out[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3] , tdc_inst_0|frac_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~3 , tdc_inst_0|mlt_inst|frac_delay~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][3] , tdc_inst_0|mlt_inst|frac_delay[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2] , tdc_inst_0|gen[0].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2]~feeder , tdc_inst_0|fr_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2] , tdc_inst_0|fr_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][2]~feeder , tdc_inst_0|fr_sync|sync_data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][2] , tdc_inst_0|fr_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2]~feeder , tdc_inst_0|frac_sync_out[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2] , tdc_inst_0|frac_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~4 , tdc_inst_0|mlt_inst|frac_delay~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][2] , tdc_inst_0|mlt_inst|frac_delay[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2]~208 , tdc_inst_0|mlt_inst|sum_st_1[0][2]~208, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3]~210 , tdc_inst_0|mlt_inst|sum_st_1[0][3]~210, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4]~212 , tdc_inst_0|mlt_inst|sum_st_1[0][4]~212, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5]~214 , tdc_inst_0|mlt_inst|sum_st_1[0][5]~214, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6]~216 , tdc_inst_0|mlt_inst|sum_st_1[0][6]~216, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7]~218 , tdc_inst_0|mlt_inst|sum_st_1[0][7]~218, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8]~220 , tdc_inst_0|mlt_inst|sum_st_1[0][8]~220, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9]~222 , tdc_inst_0|mlt_inst|sum_st_1[0][9]~222, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10]~224 , tdc_inst_0|mlt_inst|sum_st_1[0][10]~224, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11]~528 , tdc_inst_0|mlt_inst|sum_st_1[0][11]~528, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12]~560 , tdc_inst_0|mlt_inst|sum_st_1[0][12]~560, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12] , tdc_inst_0|mlt_inst|sum_st_1[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11] , tdc_inst_0|mlt_inst|sum_st_1[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][11] , tdc_inst_0|mlt_inst|sum_st_1[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][10] , tdc_inst_0|mlt_inst|sum_st_1[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10] , tdc_inst_0|mlt_inst|sum_st_1[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][9] , tdc_inst_0|mlt_inst|sum_st_1[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9] , tdc_inst_0|mlt_inst|sum_st_1[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][8] , tdc_inst_0|mlt_inst|sum_st_1[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8] , tdc_inst_0|mlt_inst|sum_st_1[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][7] , tdc_inst_0|mlt_inst|sum_st_1[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7] , tdc_inst_0|mlt_inst|sum_st_1[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][6] , tdc_inst_0|mlt_inst|sum_st_1[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6] , tdc_inst_0|mlt_inst|sum_st_1[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][5] , tdc_inst_0|mlt_inst|sum_st_1[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5] , tdc_inst_0|mlt_inst|sum_st_1[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4] , tdc_inst_0|mlt_inst|sum_st_1[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][4] , tdc_inst_0|mlt_inst|sum_st_1[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3] , tdc_inst_0|mlt_inst|sum_st_1[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][3] , tdc_inst_0|mlt_inst|sum_st_1[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2] , tdc_inst_0|mlt_inst|sum_st_1[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][2] , tdc_inst_0|mlt_inst|sum_st_1[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[1] , tdc_inst_0|gen[1].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][1] , tdc_inst_0|fr_sync|data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][1]~feeder , tdc_inst_0|fr_sync|sync_data[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][1] , tdc_inst_0|fr_sync|sync_data[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][1]~feeder , tdc_inst_0|frac_sync_out[1][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][1] , tdc_inst_0|frac_sync_out[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~11 , tdc_inst_0|mlt_inst|frac_delay~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][1] , tdc_inst_0|mlt_inst|frac_delay[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~245 , tdc_inst_0|mlt_inst|sum_st_1~245, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][1] , tdc_inst_0|mlt_inst|sum_st_1[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1] , tdc_inst_0|gen[0].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][1] , tdc_inst_0|fr_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1]~feeder , tdc_inst_0|fr_sync|sync_data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1] , tdc_inst_0|fr_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1]~feeder , tdc_inst_0|frac_sync_out[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1] , tdc_inst_0|frac_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~10 , tdc_inst_0|mlt_inst|frac_delay~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][1] , tdc_inst_0|mlt_inst|frac_delay[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~244 , tdc_inst_0|mlt_inst|sum_st_1~244, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][1] , tdc_inst_0|mlt_inst|sum_st_1[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0] , tdc_inst_0|gen[0].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0] , tdc_inst_0|fr_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0]~feeder , tdc_inst_0|fr_sync|sync_data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0] , tdc_inst_0|fr_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0]~feeder , tdc_inst_0|frac_sync_out[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0] , tdc_inst_0|frac_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~12 , tdc_inst_0|mlt_inst|frac_delay~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][0] , tdc_inst_0|mlt_inst|frac_delay[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~246 , tdc_inst_0|mlt_inst|sum_st_1~246, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][0] , tdc_inst_0|mlt_inst|sum_st_1[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[1].tc_inst|fr_sum[0] , tdc_inst_0|gen[1].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[1][0] , tdc_inst_0|fr_sync|data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][0]~feeder , tdc_inst_0|fr_sync|sync_data[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[1][0] , tdc_inst_0|fr_sync|sync_data[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][0]~feeder , tdc_inst_0|frac_sync_out[1][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[1][0] , tdc_inst_0|frac_sync_out[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~13 , tdc_inst_0|mlt_inst|frac_delay~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[1][0] , tdc_inst_0|mlt_inst|frac_delay[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~247 , tdc_inst_0|mlt_inst|sum_st_1~247, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][0] , tdc_inst_0|mlt_inst|sum_st_1[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][0]~128 , tdc_inst_0|mlt_inst|sum_st_2[0][0]~128, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][1]~130 , tdc_inst_0|mlt_inst|sum_st_2[0][1]~130, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][2]~132 , tdc_inst_0|mlt_inst|sum_st_2[0][2]~132, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][3]~134 , tdc_inst_0|mlt_inst|sum_st_2[0][3]~134, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][4]~136 , tdc_inst_0|mlt_inst|sum_st_2[0][4]~136, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][5]~138 , tdc_inst_0|mlt_inst|sum_st_2[0][5]~138, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][6]~140 , tdc_inst_0|mlt_inst|sum_st_2[0][6]~140, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][7]~142 , tdc_inst_0|mlt_inst|sum_st_2[0][7]~142, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][8]~144 , tdc_inst_0|mlt_inst|sum_st_2[0][8]~144, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][9]~146 , tdc_inst_0|mlt_inst|sum_st_2[0][9]~146, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][10]~148 , tdc_inst_0|mlt_inst|sum_st_2[0][10]~148, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][11]~304 , tdc_inst_0|mlt_inst|sum_st_2[0][11]~304, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][12]~320 , tdc_inst_0|mlt_inst|sum_st_2[0][12]~320, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][12] , tdc_inst_0|mlt_inst|sum_st_2[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~20 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[8] , tdc_inst_0|gen[3].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3]~20 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[8] , tdc_inst_0|gen[3].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~8 , tdc_inst_0|gen[3].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[7] , tdc_inst_0|gen[3].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[7] , tdc_inst_0|gen[3].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~7 , tdc_inst_0|gen[3].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[6] , tdc_inst_0|gen[3].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[6] , tdc_inst_0|gen[3].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~6 , tdc_inst_0|gen[3].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[5] , tdc_inst_0|gen[3].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[5] , tdc_inst_0|gen[3].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~5 , tdc_inst_0|gen[3].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[4] , tdc_inst_0|gen[3].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[4] , tdc_inst_0|gen[3].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~0 , tdc_inst_0|gen[3].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[3] , tdc_inst_0|gen[3].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[3] , tdc_inst_0|gen[3].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~1 , tdc_inst_0|gen[3].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[2] , tdc_inst_0|gen[3].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[2] , tdc_inst_0|gen[3].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~2 , tdc_inst_0|gen[3].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[3].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[1] , tdc_inst_0|gen[3].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[1] , tdc_inst_0|gen[3].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~3 , tdc_inst_0|gen[3].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[0] , tdc_inst_0|gen[3].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[0] , tdc_inst_0|gen[3].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~4 , tdc_inst_0|gen[3].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[0]~10 , tdc_inst_0|gen[3].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[1]~12 , tdc_inst_0|gen[3].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[2]~14 , tdc_inst_0|gen[3].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[3]~16 , tdc_inst_0|gen[3].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[4]~18 , tdc_inst_0|gen[3].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[5]~20 , tdc_inst_0|gen[3].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[6]~22 , tdc_inst_0|gen[3].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[7]~24 , tdc_inst_0|gen[3].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[8]~26 , tdc_inst_0|gen[3].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[8] , tdc_inst_0|gen[3].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][8]~feeder , tdc_inst_0|i_sync|data[3][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~3 , tdc_inst_0|fr_sync|data_wr~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][8] , tdc_inst_0|i_sync|data[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][8]~feeder , tdc_inst_0|i_sync|sync_data[3][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][8] , tdc_inst_0|i_sync|sync_data[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][8] , tdc_inst_0|int_sync_out[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[4] , tdc_inst_0|gen[3].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][4]~feeder , tdc_inst_0|i_sync|data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][4] , tdc_inst_0|i_sync|data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][4]~feeder , tdc_inst_0|i_sync|sync_data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][4] , tdc_inst_0|i_sync|sync_data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][4] , tdc_inst_0|int_sync_out[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[5] , tdc_inst_0|gen[3].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][5] , tdc_inst_0|i_sync|data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][5]~feeder , tdc_inst_0|i_sync|sync_data[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][5] , tdc_inst_0|i_sync|sync_data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][5] , tdc_inst_0|int_sync_out[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[6] , tdc_inst_0|gen[3].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][6]~feeder , tdc_inst_0|i_sync|data[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][6] , tdc_inst_0|i_sync|data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][6]~feeder , tdc_inst_0|i_sync|sync_data[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][6] , tdc_inst_0|i_sync|sync_data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][6] , tdc_inst_0|int_sync_out[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[7] , tdc_inst_0|gen[3].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][7]~feeder , tdc_inst_0|i_sync|data[3][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][7] , tdc_inst_0|i_sync|data[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][7]~feeder , tdc_inst_0|i_sync|sync_data[3][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][7] , tdc_inst_0|i_sync|sync_data[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][7]~feeder , tdc_inst_0|int_sync_out[3][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][7] , tdc_inst_0|int_sync_out[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[3] , tdc_inst_0|gen[3].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][3]~feeder , tdc_inst_0|i_sync|data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][3] , tdc_inst_0|i_sync|data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][3]~feeder , tdc_inst_0|i_sync|sync_data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][3] , tdc_inst_0|i_sync|sync_data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][3] , tdc_inst_0|int_sync_out[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[2] , tdc_inst_0|gen[3].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][2]~feeder , tdc_inst_0|i_sync|data[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][2] , tdc_inst_0|i_sync|data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][2]~feeder , tdc_inst_0|i_sync|sync_data[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][2] , tdc_inst_0|i_sync|sync_data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][2] , tdc_inst_0|int_sync_out[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[0] , tdc_inst_0|gen[3].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][0] , tdc_inst_0|i_sync|data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][0]~feeder , tdc_inst_0|i_sync|sync_data[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][0] , tdc_inst_0|i_sync|sync_data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][0] , tdc_inst_0|int_sync_out[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[1] , tdc_inst_0|gen[3].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][1]~feeder , tdc_inst_0|i_sync|data[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][1] , tdc_inst_0|i_sync|data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][1]~feeder , tdc_inst_0|i_sync|sync_data[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][1] , tdc_inst_0|i_sync|sync_data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][1] , tdc_inst_0|int_sync_out[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[3].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|in_reg[9] , tdc_inst_0|gen[3].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[3].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|ip_reg[9] , tdc_inst_0|gen[3].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add1~9 , tdc_inst_0|gen[3].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[9]~28 , tdc_inst_0|gen[3].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|int_out[9] , tdc_inst_0|gen[3].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][9]~feeder , tdc_inst_0|i_sync|data[3][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[3][9] , tdc_inst_0|i_sync|data[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][9]~feeder , tdc_inst_0|i_sync|sync_data[3][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[3][9] , tdc_inst_0|i_sync|sync_data[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][9]~feeder , tdc_inst_0|int_sync_out[3][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[3][9] , tdc_inst_0|int_sync_out[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[5] , tdc_inst_0|gen[3].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~18 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[5] , tdc_inst_0|gen[3].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~1 , tdc_inst_0|gen[3].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[5] , tdc_inst_0|gen[3].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[5] , tdc_inst_0|gen[3].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~0 , tdc_inst_0|gen[3].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[4] , tdc_inst_0|gen[3].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[4] , tdc_inst_0|gen[3].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~3 , tdc_inst_0|gen[3].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[4] , tdc_inst_0|gen[3].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[4] , tdc_inst_0|gen[3].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~2 , tdc_inst_0|gen[3].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[3] , tdc_inst_0|gen[3].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[3] , tdc_inst_0|gen[3].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~5 , tdc_inst_0|gen[3].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[3] , tdc_inst_0|gen[3].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[3] , tdc_inst_0|gen[3].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~4 , tdc_inst_0|gen[3].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[2] , tdc_inst_0|gen[3].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[2] , tdc_inst_0|gen[3].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~6 , tdc_inst_0|gen[3].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[2] , tdc_inst_0|gen[3].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[2] , tdc_inst_0|gen[3].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~7 , tdc_inst_0|gen[3].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[1] , tdc_inst_0|gen[3].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[1] , tdc_inst_0|gen[3].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~8 , tdc_inst_0|gen[3].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[1] , tdc_inst_0|gen[3].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[1] , tdc_inst_0|gen[3].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~9 , tdc_inst_0|gen[3].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tp_reg[0] , tdc_inst_0|gen[3].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[3].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|tn_reg[0] , tdc_inst_0|gen[3].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~10 , tdc_inst_0|gen[3].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[3].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hp_reg[0] , tdc_inst_0|gen[3].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[3].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|hn_reg[0] , tdc_inst_0|gen[3].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|Add0~11 , tdc_inst_0|gen[3].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[3].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[3].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[3].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[3].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[3].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[3].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[3].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[6] , tdc_inst_0|gen[3].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][6] , tdc_inst_0|fr_sync|data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][6]~feeder , tdc_inst_0|fr_sync|sync_data[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][6] , tdc_inst_0|fr_sync|sync_data[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][6]~feeder , tdc_inst_0|frac_sync_out[3][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][6] , tdc_inst_0|frac_sync_out[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~19 , tdc_inst_0|mlt_inst|frac_delay~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][6] , tdc_inst_0|mlt_inst|frac_delay[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[5] , tdc_inst_0|gen[3].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][5] , tdc_inst_0|fr_sync|data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][5]~feeder , tdc_inst_0|fr_sync|sync_data[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][5] , tdc_inst_0|fr_sync|sync_data[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][5]~feeder , tdc_inst_0|frac_sync_out[3][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][5] , tdc_inst_0|frac_sync_out[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~20 , tdc_inst_0|mlt_inst|frac_delay~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][5] , tdc_inst_0|mlt_inst|frac_delay[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[4] , tdc_inst_0|gen[3].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][4]~feeder , tdc_inst_0|fr_sync|data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][4] , tdc_inst_0|fr_sync|data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][4]~feeder , tdc_inst_0|fr_sync|sync_data[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][4] , tdc_inst_0|fr_sync|sync_data[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][4]~feeder , tdc_inst_0|frac_sync_out[3][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][4] , tdc_inst_0|frac_sync_out[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~21 , tdc_inst_0|mlt_inst|frac_delay~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][4] , tdc_inst_0|mlt_inst|frac_delay[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[3] , tdc_inst_0|gen[3].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][3]~feeder , tdc_inst_0|fr_sync|data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][3] , tdc_inst_0|fr_sync|data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][3]~feeder , tdc_inst_0|fr_sync|sync_data[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][3] , tdc_inst_0|fr_sync|sync_data[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][3]~feeder , tdc_inst_0|frac_sync_out[3][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][3] , tdc_inst_0|frac_sync_out[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~22 , tdc_inst_0|mlt_inst|frac_delay~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][3] , tdc_inst_0|mlt_inst|frac_delay[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[2] , tdc_inst_0|gen[3].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][2]~feeder , tdc_inst_0|fr_sync|data[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][2] , tdc_inst_0|fr_sync|data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][2]~feeder , tdc_inst_0|fr_sync|sync_data[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][2] , tdc_inst_0|fr_sync|sync_data[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][2]~feeder , tdc_inst_0|frac_sync_out[3][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][2] , tdc_inst_0|frac_sync_out[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~23 , tdc_inst_0|mlt_inst|frac_delay~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][2] , tdc_inst_0|mlt_inst|frac_delay[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][2]~266 , tdc_inst_0|mlt_inst|sum_st_1[3][2]~266, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][3]~268 , tdc_inst_0|mlt_inst|sum_st_1[3][3]~268, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][4]~270 , tdc_inst_0|mlt_inst|sum_st_1[3][4]~270, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][5]~272 , tdc_inst_0|mlt_inst|sum_st_1[3][5]~272, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][6]~274 , tdc_inst_0|mlt_inst|sum_st_1[3][6]~274, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][7]~276 , tdc_inst_0|mlt_inst|sum_st_1[3][7]~276, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][8]~278 , tdc_inst_0|mlt_inst|sum_st_1[3][8]~278, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][9]~280 , tdc_inst_0|mlt_inst|sum_st_1[3][9]~280, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][10]~282 , tdc_inst_0|mlt_inst|sum_st_1[3][10]~282, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][11]~534 , tdc_inst_0|mlt_inst|sum_st_1[3][11]~534, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][12]~566 , tdc_inst_0|mlt_inst|sum_st_1[3][12]~566, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][12] , tdc_inst_0|mlt_inst|sum_st_1[3][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2]~20 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[8] , tdc_inst_0|gen[2].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5]~20 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[8] , tdc_inst_0|gen[2].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~8 , tdc_inst_0|gen[2].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[7] , tdc_inst_0|gen[2].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[7] , tdc_inst_0|gen[2].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~7 , tdc_inst_0|gen[2].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[6] , tdc_inst_0|gen[2].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[6] , tdc_inst_0|gen[2].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~6 , tdc_inst_0|gen[2].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[5] , tdc_inst_0|gen[2].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[5] , tdc_inst_0|gen[2].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~5 , tdc_inst_0|gen[2].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[4] , tdc_inst_0|gen[2].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[4] , tdc_inst_0|gen[2].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~0 , tdc_inst_0|gen[2].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[3] , tdc_inst_0|gen[2].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[3] , tdc_inst_0|gen[2].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~1 , tdc_inst_0|gen[2].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[2] , tdc_inst_0|gen[2].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[2] , tdc_inst_0|gen[2].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~2 , tdc_inst_0|gen[2].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[1] , tdc_inst_0|gen[2].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[1] , tdc_inst_0|gen[2].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~3 , tdc_inst_0|gen[2].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[0] , tdc_inst_0|gen[2].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[0] , tdc_inst_0|gen[2].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~4 , tdc_inst_0|gen[2].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[0]~10 , tdc_inst_0|gen[2].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[1]~12 , tdc_inst_0|gen[2].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[2]~14 , tdc_inst_0|gen[2].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[3]~16 , tdc_inst_0|gen[2].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[4]~18 , tdc_inst_0|gen[2].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[5]~20 , tdc_inst_0|gen[2].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[6]~22 , tdc_inst_0|gen[2].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[7]~24 , tdc_inst_0|gen[2].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[8]~26 , tdc_inst_0|gen[2].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[8] , tdc_inst_0|gen[2].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][8]~feeder , tdc_inst_0|i_sync|data[2][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~2 , tdc_inst_0|fr_sync|data_wr~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][8] , tdc_inst_0|i_sync|data[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][8] , tdc_inst_0|i_sync|sync_data[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][8]~feeder , tdc_inst_0|int_sync_out[2][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][8] , tdc_inst_0|int_sync_out[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[7] , tdc_inst_0|gen[2].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][7]~feeder , tdc_inst_0|i_sync|data[2][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][7] , tdc_inst_0|i_sync|data[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][7]~feeder , tdc_inst_0|i_sync|sync_data[2][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][7] , tdc_inst_0|i_sync|sync_data[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][7] , tdc_inst_0|int_sync_out[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[4] , tdc_inst_0|gen[2].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][4] , tdc_inst_0|i_sync|data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][4]~feeder , tdc_inst_0|i_sync|sync_data[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][4] , tdc_inst_0|i_sync|sync_data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][4]~feeder , tdc_inst_0|int_sync_out[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][4] , tdc_inst_0|int_sync_out[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[5] , tdc_inst_0|gen[2].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][5] , tdc_inst_0|i_sync|data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][5]~feeder , tdc_inst_0|i_sync|sync_data[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][5] , tdc_inst_0|i_sync|sync_data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][5] , tdc_inst_0|int_sync_out[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[6] , tdc_inst_0|gen[2].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][6]~feeder , tdc_inst_0|i_sync|data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][6] , tdc_inst_0|i_sync|data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][6]~feeder , tdc_inst_0|i_sync|sync_data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][6] , tdc_inst_0|i_sync|sync_data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][6] , tdc_inst_0|int_sync_out[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[2] , tdc_inst_0|gen[2].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][2]~feeder , tdc_inst_0|i_sync|data[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][2] , tdc_inst_0|i_sync|data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][2]~feeder , tdc_inst_0|i_sync|sync_data[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][2] , tdc_inst_0|i_sync|sync_data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][2]~feeder , tdc_inst_0|int_sync_out[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][2] , tdc_inst_0|int_sync_out[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[0] , tdc_inst_0|gen[2].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][0]~feeder , tdc_inst_0|i_sync|data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][0] , tdc_inst_0|i_sync|data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][0]~feeder , tdc_inst_0|i_sync|sync_data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][0] , tdc_inst_0|i_sync|sync_data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][0]~feeder , tdc_inst_0|int_sync_out[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][0] , tdc_inst_0|int_sync_out[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[3] , tdc_inst_0|gen[2].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][3]~feeder , tdc_inst_0|i_sync|data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][3] , tdc_inst_0|i_sync|data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][3]~feeder , tdc_inst_0|i_sync|sync_data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][3] , tdc_inst_0|i_sync|sync_data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][3]~feeder , tdc_inst_0|int_sync_out[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][3] , tdc_inst_0|int_sync_out[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[1] , tdc_inst_0|gen[2].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][1]~feeder , tdc_inst_0|i_sync|data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][1] , tdc_inst_0|i_sync|data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][1]~feeder , tdc_inst_0|i_sync|sync_data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][1] , tdc_inst_0|i_sync|sync_data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][1]~feeder , tdc_inst_0|int_sync_out[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][1] , tdc_inst_0|int_sync_out[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[2].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[2].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|in_reg[9] , tdc_inst_0|gen[2].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[2].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|ip_reg[9] , tdc_inst_0|gen[2].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add1~9 , tdc_inst_0|gen[2].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[9]~28 , tdc_inst_0|gen[2].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|int_out[9] , tdc_inst_0|gen[2].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][9]~feeder , tdc_inst_0|i_sync|data[2][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[2][9] , tdc_inst_0|i_sync|data[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][9]~feeder , tdc_inst_0|i_sync|sync_data[2][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[2][9] , tdc_inst_0|i_sync|sync_data[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][9]~feeder , tdc_inst_0|int_sync_out[2][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[2][9] , tdc_inst_0|int_sync_out[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5]~18 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[5] , tdc_inst_0|gen[2].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[5] , tdc_inst_0|gen[2].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~1 , tdc_inst_0|gen[2].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[5] , tdc_inst_0|gen[2].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[5] , tdc_inst_0|gen[2].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~0 , tdc_inst_0|gen[2].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[4] , tdc_inst_0|gen[2].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[4] , tdc_inst_0|gen[2].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~3 , tdc_inst_0|gen[2].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[4] , tdc_inst_0|gen[2].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[4] , tdc_inst_0|gen[2].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~2 , tdc_inst_0|gen[2].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[3] , tdc_inst_0|gen[2].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[3] , tdc_inst_0|gen[2].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~4 , tdc_inst_0|gen[2].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[3] , tdc_inst_0|gen[2].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[3] , tdc_inst_0|gen[2].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~5 , tdc_inst_0|gen[2].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[2] , tdc_inst_0|gen[2].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[2] , tdc_inst_0|gen[2].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~7 , tdc_inst_0|gen[2].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[2] , tdc_inst_0|gen[2].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[2] , tdc_inst_0|gen[2].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~6 , tdc_inst_0|gen[2].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[2].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[1] , tdc_inst_0|gen[2].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[1] , tdc_inst_0|gen[2].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~8 , tdc_inst_0|gen[2].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[1] , tdc_inst_0|gen[2].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[1] , tdc_inst_0|gen[2].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~9 , tdc_inst_0|gen[2].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[2].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hp_reg[0] , tdc_inst_0|gen[2].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[2].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|hn_reg[0] , tdc_inst_0|gen[2].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~11 , tdc_inst_0|gen[2].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tp_reg[0] , tdc_inst_0|gen[2].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[2].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|tn_reg[0] , tdc_inst_0|gen[2].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|Add0~10 , tdc_inst_0|gen[2].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[2].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[2].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[2].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[2].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[2].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[2].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[2].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[6] , tdc_inst_0|gen[2].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][6]~feeder , tdc_inst_0|fr_sync|data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][6] , tdc_inst_0|fr_sync|data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][6]~feeder , tdc_inst_0|fr_sync|sync_data[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][6] , tdc_inst_0|fr_sync|sync_data[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][6]~feeder , tdc_inst_0|frac_sync_out[2][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][6] , tdc_inst_0|frac_sync_out[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~14 , tdc_inst_0|mlt_inst|frac_delay~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][6] , tdc_inst_0|mlt_inst|frac_delay[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[5] , tdc_inst_0|gen[2].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][5]~feeder , tdc_inst_0|fr_sync|data[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][5] , tdc_inst_0|fr_sync|data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][5]~feeder , tdc_inst_0|fr_sync|sync_data[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][5] , tdc_inst_0|fr_sync|sync_data[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][5]~feeder , tdc_inst_0|frac_sync_out[2][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][5] , tdc_inst_0|frac_sync_out[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~15 , tdc_inst_0|mlt_inst|frac_delay~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][5] , tdc_inst_0|mlt_inst|frac_delay[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[4] , tdc_inst_0|gen[2].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][4]~feeder , tdc_inst_0|fr_sync|data[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][4] , tdc_inst_0|fr_sync|data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][4]~feeder , tdc_inst_0|fr_sync|sync_data[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][4] , tdc_inst_0|fr_sync|sync_data[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][4]~feeder , tdc_inst_0|frac_sync_out[2][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][4] , tdc_inst_0|frac_sync_out[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~16 , tdc_inst_0|mlt_inst|frac_delay~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][4] , tdc_inst_0|mlt_inst|frac_delay[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[3] , tdc_inst_0|gen[2].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][3]~feeder , tdc_inst_0|fr_sync|data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][3] , tdc_inst_0|fr_sync|data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][3]~feeder , tdc_inst_0|fr_sync|sync_data[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][3] , tdc_inst_0|fr_sync|sync_data[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][3]~feeder , tdc_inst_0|frac_sync_out[2][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][3] , tdc_inst_0|frac_sync_out[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~17 , tdc_inst_0|mlt_inst|frac_delay~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][3] , tdc_inst_0|mlt_inst|frac_delay[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[2] , tdc_inst_0|gen[2].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][2]~feeder , tdc_inst_0|fr_sync|data[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][2] , tdc_inst_0|fr_sync|data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][2]~feeder , tdc_inst_0|fr_sync|sync_data[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][2] , tdc_inst_0|fr_sync|sync_data[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][2]~feeder , tdc_inst_0|frac_sync_out[2][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][2] , tdc_inst_0|frac_sync_out[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~18 , tdc_inst_0|mlt_inst|frac_delay~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][2] , tdc_inst_0|mlt_inst|frac_delay[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][2]~248 , tdc_inst_0|mlt_inst|sum_st_1[2][2]~248, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][3]~250 , tdc_inst_0|mlt_inst|sum_st_1[2][3]~250, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][4]~252 , tdc_inst_0|mlt_inst|sum_st_1[2][4]~252, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][5]~254 , tdc_inst_0|mlt_inst|sum_st_1[2][5]~254, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][6]~256 , tdc_inst_0|mlt_inst|sum_st_1[2][6]~256, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][7]~258 , tdc_inst_0|mlt_inst|sum_st_1[2][7]~258, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][8]~260 , tdc_inst_0|mlt_inst|sum_st_1[2][8]~260, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][9]~262 , tdc_inst_0|mlt_inst|sum_st_1[2][9]~262, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][10]~264 , tdc_inst_0|mlt_inst|sum_st_1[2][10]~264, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][11]~532 , tdc_inst_0|mlt_inst|sum_st_1[2][11]~532, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][12]~564 , tdc_inst_0|mlt_inst|sum_st_1[2][12]~564, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][12] , tdc_inst_0|mlt_inst|sum_st_1[2][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][11] , tdc_inst_0|mlt_inst|sum_st_1[3][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][11] , tdc_inst_0|mlt_inst|sum_st_1[2][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][10] , tdc_inst_0|mlt_inst|sum_st_1[3][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][10] , tdc_inst_0|mlt_inst|sum_st_1[2][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][9] , tdc_inst_0|mlt_inst|sum_st_1[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][9] , tdc_inst_0|mlt_inst|sum_st_1[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][8] , tdc_inst_0|mlt_inst|sum_st_1[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][8] , tdc_inst_0|mlt_inst|sum_st_1[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][7] , tdc_inst_0|mlt_inst|sum_st_1[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][7] , tdc_inst_0|mlt_inst|sum_st_1[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][6] , tdc_inst_0|mlt_inst|sum_st_1[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][6] , tdc_inst_0|mlt_inst|sum_st_1[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][5] , tdc_inst_0|mlt_inst|sum_st_1[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][5] , tdc_inst_0|mlt_inst|sum_st_1[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][4] , tdc_inst_0|mlt_inst|sum_st_1[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][4] , tdc_inst_0|mlt_inst|sum_st_1[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][3] , tdc_inst_0|mlt_inst|sum_st_1[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][3] , tdc_inst_0|mlt_inst|sum_st_1[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][2] , tdc_inst_0|mlt_inst|sum_st_1[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][2] , tdc_inst_0|mlt_inst|sum_st_1[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[1] , tdc_inst_0|gen[3].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][1] , tdc_inst_0|fr_sync|data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][1]~feeder , tdc_inst_0|fr_sync|sync_data[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][1] , tdc_inst_0|fr_sync|sync_data[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][1]~feeder , tdc_inst_0|frac_sync_out[3][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][1] , tdc_inst_0|frac_sync_out[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~25 , tdc_inst_0|mlt_inst|frac_delay~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][1] , tdc_inst_0|mlt_inst|frac_delay[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~285 , tdc_inst_0|mlt_inst|sum_st_1~285, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][1] , tdc_inst_0|mlt_inst|sum_st_1[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[1] , tdc_inst_0|gen[2].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][1]~feeder , tdc_inst_0|fr_sync|data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][1] , tdc_inst_0|fr_sync|data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][1]~feeder , tdc_inst_0|fr_sync|sync_data[2][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][1] , tdc_inst_0|fr_sync|sync_data[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][1] , tdc_inst_0|frac_sync_out[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~24 , tdc_inst_0|mlt_inst|frac_delay~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][1] , tdc_inst_0|mlt_inst|frac_delay[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~284 , tdc_inst_0|mlt_inst|sum_st_1~284, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][1] , tdc_inst_0|mlt_inst|sum_st_1[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[3].tc_inst|fr_sum[0] , tdc_inst_0|gen[3].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][0]~feeder , tdc_inst_0|fr_sync|data[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[3][0] , tdc_inst_0|fr_sync|data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][0]~feeder , tdc_inst_0|fr_sync|sync_data[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[3][0] , tdc_inst_0|fr_sync|sync_data[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][0]~feeder , tdc_inst_0|frac_sync_out[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[3][0] , tdc_inst_0|frac_sync_out[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~27 , tdc_inst_0|mlt_inst|frac_delay~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[3][0] , tdc_inst_0|mlt_inst|frac_delay[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~287 , tdc_inst_0|mlt_inst|sum_st_1~287, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][0]~feeder , tdc_inst_0|mlt_inst|sum_st_1[3][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][0] , tdc_inst_0|mlt_inst|sum_st_1[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[2].tc_inst|fr_sum[0] , tdc_inst_0|gen[2].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][0]~feeder , tdc_inst_0|fr_sync|data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[2][0] , tdc_inst_0|fr_sync|data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][0]~feeder , tdc_inst_0|fr_sync|sync_data[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[2][0] , tdc_inst_0|fr_sync|sync_data[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][0]~feeder , tdc_inst_0|frac_sync_out[2][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[2][0] , tdc_inst_0|frac_sync_out[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~26 , tdc_inst_0|mlt_inst|frac_delay~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[2][0] , tdc_inst_0|mlt_inst|frac_delay[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~286 , tdc_inst_0|mlt_inst|sum_st_1~286, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][0] , tdc_inst_0|mlt_inst|sum_st_1[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][0]~150 , tdc_inst_0|mlt_inst|sum_st_2[1][0]~150, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][1]~152 , tdc_inst_0|mlt_inst|sum_st_2[1][1]~152, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][2]~154 , tdc_inst_0|mlt_inst|sum_st_2[1][2]~154, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][3]~156 , tdc_inst_0|mlt_inst|sum_st_2[1][3]~156, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][4]~158 , tdc_inst_0|mlt_inst|sum_st_2[1][4]~158, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][5]~160 , tdc_inst_0|mlt_inst|sum_st_2[1][5]~160, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][6]~162 , tdc_inst_0|mlt_inst|sum_st_2[1][6]~162, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][7]~164 , tdc_inst_0|mlt_inst|sum_st_2[1][7]~164, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][8]~166 , tdc_inst_0|mlt_inst|sum_st_2[1][8]~166, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][9]~168 , tdc_inst_0|mlt_inst|sum_st_2[1][9]~168, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][10]~170 , tdc_inst_0|mlt_inst|sum_st_2[1][10]~170, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][11]~306 , tdc_inst_0|mlt_inst|sum_st_2[1][11]~306, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][12]~322 , tdc_inst_0|mlt_inst|sum_st_2[1][12]~322, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][12] , tdc_inst_0|mlt_inst|sum_st_2[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][11] , tdc_inst_0|mlt_inst|sum_st_2[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][11] , tdc_inst_0|mlt_inst|sum_st_2[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][10] , tdc_inst_0|mlt_inst|sum_st_2[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][10] , tdc_inst_0|mlt_inst|sum_st_2[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][9] , tdc_inst_0|mlt_inst|sum_st_2[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][9] , tdc_inst_0|mlt_inst|sum_st_2[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][8] , tdc_inst_0|mlt_inst|sum_st_2[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][8] , tdc_inst_0|mlt_inst|sum_st_2[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][7] , tdc_inst_0|mlt_inst|sum_st_2[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][7] , tdc_inst_0|mlt_inst|sum_st_2[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][6] , tdc_inst_0|mlt_inst|sum_st_2[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][6] , tdc_inst_0|mlt_inst|sum_st_2[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][5] , tdc_inst_0|mlt_inst|sum_st_2[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][5] , tdc_inst_0|mlt_inst|sum_st_2[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][4] , tdc_inst_0|mlt_inst|sum_st_2[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][4] , tdc_inst_0|mlt_inst|sum_st_2[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][3] , tdc_inst_0|mlt_inst|sum_st_2[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][3] , tdc_inst_0|mlt_inst|sum_st_2[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][2] , tdc_inst_0|mlt_inst|sum_st_2[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][2] , tdc_inst_0|mlt_inst|sum_st_2[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][1] , tdc_inst_0|mlt_inst|sum_st_2[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][1] , tdc_inst_0|mlt_inst|sum_st_2[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][0] , tdc_inst_0|mlt_inst|sum_st_2[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][0] , tdc_inst_0|mlt_inst|sum_st_2[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][0]~68 , tdc_inst_0|mlt_inst|sum_st_3[0][0]~68, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][1]~70 , tdc_inst_0|mlt_inst|sum_st_3[0][1]~70, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][2]~72 , tdc_inst_0|mlt_inst|sum_st_3[0][2]~72, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][3]~74 , tdc_inst_0|mlt_inst|sum_st_3[0][3]~74, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][4]~76 , tdc_inst_0|mlt_inst|sum_st_3[0][4]~76, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][5]~78 , tdc_inst_0|mlt_inst|sum_st_3[0][5]~78, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][6]~80 , tdc_inst_0|mlt_inst|sum_st_3[0][6]~80, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][7]~82 , tdc_inst_0|mlt_inst|sum_st_3[0][7]~82, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][8]~84 , tdc_inst_0|mlt_inst|sum_st_3[0][8]~84, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][9]~86 , tdc_inst_0|mlt_inst|sum_st_3[0][9]~86, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][10]~88 , tdc_inst_0|mlt_inst|sum_st_3[0][10]~88, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][11]~156 , tdc_inst_0|mlt_inst|sum_st_3[0][11]~156, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][12]~164 , tdc_inst_0|mlt_inst|sum_st_3[0][12]~164, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][12] , tdc_inst_0|mlt_inst|sum_st_3[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8]~20 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[8] , tdc_inst_0|gen[6].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6]~20 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[8] , tdc_inst_0|gen[6].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~8 , tdc_inst_0|gen[6].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[7] , tdc_inst_0|gen[6].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[7] , tdc_inst_0|gen[6].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~7 , tdc_inst_0|gen[6].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[6] , tdc_inst_0|gen[6].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[6] , tdc_inst_0|gen[6].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~6 , tdc_inst_0|gen[6].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[5] , tdc_inst_0|gen[6].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[5] , tdc_inst_0|gen[6].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~5 , tdc_inst_0|gen[6].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[4] , tdc_inst_0|gen[6].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[4] , tdc_inst_0|gen[6].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~0 , tdc_inst_0|gen[6].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[3] , tdc_inst_0|gen[6].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[3] , tdc_inst_0|gen[6].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~1 , tdc_inst_0|gen[6].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[2] , tdc_inst_0|gen[6].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[2] , tdc_inst_0|gen[6].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~2 , tdc_inst_0|gen[6].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[1] , tdc_inst_0|gen[6].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[1] , tdc_inst_0|gen[6].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~3 , tdc_inst_0|gen[6].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[0] , tdc_inst_0|gen[6].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[0] , tdc_inst_0|gen[6].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~4 , tdc_inst_0|gen[6].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[0]~10 , tdc_inst_0|gen[6].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[1]~12 , tdc_inst_0|gen[6].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[2]~14 , tdc_inst_0|gen[6].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[3]~16 , tdc_inst_0|gen[6].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[4]~18 , tdc_inst_0|gen[6].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[5]~20 , tdc_inst_0|gen[6].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[6]~22 , tdc_inst_0|gen[6].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[7]~24 , tdc_inst_0|gen[6].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[8]~26 , tdc_inst_0|gen[6].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[8] , tdc_inst_0|gen[6].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][8]~feeder , tdc_inst_0|i_sync|data[6][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~6 , tdc_inst_0|fr_sync|data_wr~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][8] , tdc_inst_0|i_sync|data[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][8]~feeder , tdc_inst_0|i_sync|sync_data[6][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][8] , tdc_inst_0|i_sync|sync_data[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][8] , tdc_inst_0|int_sync_out[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[7] , tdc_inst_0|gen[6].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][7]~feeder , tdc_inst_0|i_sync|data[6][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][7] , tdc_inst_0|i_sync|data[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][7]~feeder , tdc_inst_0|i_sync|sync_data[6][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][7] , tdc_inst_0|i_sync|sync_data[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][7] , tdc_inst_0|int_sync_out[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[4] , tdc_inst_0|gen[6].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][4] , tdc_inst_0|i_sync|data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][4]~feeder , tdc_inst_0|i_sync|sync_data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][4] , tdc_inst_0|i_sync|sync_data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][4] , tdc_inst_0|int_sync_out[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[5] , tdc_inst_0|gen[6].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][5]~feeder , tdc_inst_0|i_sync|data[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][5] , tdc_inst_0|i_sync|data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][5]~feeder , tdc_inst_0|i_sync|sync_data[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][5] , tdc_inst_0|i_sync|sync_data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][5] , tdc_inst_0|int_sync_out[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[6] , tdc_inst_0|gen[6].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][6] , tdc_inst_0|i_sync|data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][6]~feeder , tdc_inst_0|i_sync|sync_data[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][6] , tdc_inst_0|i_sync|sync_data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][6] , tdc_inst_0|int_sync_out[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[2] , tdc_inst_0|gen[6].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][2]~feeder , tdc_inst_0|i_sync|data[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][2] , tdc_inst_0|i_sync|data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][2]~feeder , tdc_inst_0|i_sync|sync_data[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][2] , tdc_inst_0|i_sync|sync_data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][2] , tdc_inst_0|int_sync_out[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[1] , tdc_inst_0|gen[6].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][1] , tdc_inst_0|i_sync|data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][1]~feeder , tdc_inst_0|i_sync|sync_data[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][1] , tdc_inst_0|i_sync|sync_data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][1]~feeder , tdc_inst_0|int_sync_out[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][1] , tdc_inst_0|int_sync_out[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[0] , tdc_inst_0|gen[6].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][0] , tdc_inst_0|i_sync|data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][0] , tdc_inst_0|i_sync|sync_data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][0] , tdc_inst_0|int_sync_out[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[3] , tdc_inst_0|gen[6].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][3]~feeder , tdc_inst_0|i_sync|data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][3] , tdc_inst_0|i_sync|data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][3]~feeder , tdc_inst_0|i_sync|sync_data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][3] , tdc_inst_0|i_sync|sync_data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][3] , tdc_inst_0|int_sync_out[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[6].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|ip_reg[9] , tdc_inst_0|gen[6].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[6].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[6].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|in_reg[9] , tdc_inst_0|gen[6].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add1~9 , tdc_inst_0|gen[6].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[9]~28 , tdc_inst_0|gen[6].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|int_out[9] , tdc_inst_0|gen[6].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][9]~feeder , tdc_inst_0|i_sync|data[6][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[6][9] , tdc_inst_0|i_sync|data[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][9]~feeder , tdc_inst_0|i_sync|sync_data[6][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[6][9] , tdc_inst_0|i_sync|sync_data[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][9]~feeder , tdc_inst_0|int_sync_out[6][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[6][9] , tdc_inst_0|int_sync_out[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4]~18 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[5] , tdc_inst_0|gen[6].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5]~18 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[5] , tdc_inst_0|gen[6].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~1 , tdc_inst_0|gen[6].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[5] , tdc_inst_0|gen[6].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[5] , tdc_inst_0|gen[6].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~0 , tdc_inst_0|gen[6].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[4] , tdc_inst_0|gen[6].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[4] , tdc_inst_0|gen[6].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~2 , tdc_inst_0|gen[6].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[4] , tdc_inst_0|gen[6].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[4] , tdc_inst_0|gen[6].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~3 , tdc_inst_0|gen[6].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[3] , tdc_inst_0|gen[6].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[3] , tdc_inst_0|gen[6].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~4 , tdc_inst_0|gen[6].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[3] , tdc_inst_0|gen[6].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[3] , tdc_inst_0|gen[6].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~5 , tdc_inst_0|gen[6].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[2] , tdc_inst_0|gen[6].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[2] , tdc_inst_0|gen[6].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~7 , tdc_inst_0|gen[6].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[2] , tdc_inst_0|gen[6].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[2] , tdc_inst_0|gen[6].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~6 , tdc_inst_0|gen[6].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[1] , tdc_inst_0|gen[6].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[1] , tdc_inst_0|gen[6].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~9 , tdc_inst_0|gen[6].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[1] , tdc_inst_0|gen[6].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[1] , tdc_inst_0|gen[6].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~8 , tdc_inst_0|gen[6].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tp_reg[0] , tdc_inst_0|gen[6].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[6].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|tn_reg[0] , tdc_inst_0|gen[6].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~10 , tdc_inst_0|gen[6].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[6].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hn_reg[0] , tdc_inst_0|gen[6].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[6].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|hp_reg[0] , tdc_inst_0|gen[6].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|Add0~11 , tdc_inst_0|gen[6].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[6].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[6].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[6].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[6].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[6].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[6].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[6].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[6] , tdc_inst_0|gen[6].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][6] , tdc_inst_0|fr_sync|data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][6]~feeder , tdc_inst_0|fr_sync|sync_data[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][6] , tdc_inst_0|fr_sync|sync_data[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][6]~feeder , tdc_inst_0|frac_sync_out[6][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][6] , tdc_inst_0|frac_sync_out[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~42 , tdc_inst_0|mlt_inst|frac_delay~42, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][6] , tdc_inst_0|mlt_inst|frac_delay[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[5] , tdc_inst_0|gen[6].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][5] , tdc_inst_0|fr_sync|data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][5]~feeder , tdc_inst_0|fr_sync|sync_data[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][5] , tdc_inst_0|fr_sync|sync_data[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][5]~feeder , tdc_inst_0|frac_sync_out[6][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][5] , tdc_inst_0|frac_sync_out[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~43 , tdc_inst_0|mlt_inst|frac_delay~43, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][5] , tdc_inst_0|mlt_inst|frac_delay[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[4] , tdc_inst_0|gen[6].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][4]~feeder , tdc_inst_0|fr_sync|data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][4] , tdc_inst_0|fr_sync|data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][4]~feeder , tdc_inst_0|fr_sync|sync_data[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][4] , tdc_inst_0|fr_sync|sync_data[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][4]~feeder , tdc_inst_0|frac_sync_out[6][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][4] , tdc_inst_0|frac_sync_out[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~44 , tdc_inst_0|mlt_inst|frac_delay~44, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][4] , tdc_inst_0|mlt_inst|frac_delay[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[3] , tdc_inst_0|gen[6].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][3]~feeder , tdc_inst_0|fr_sync|data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][3] , tdc_inst_0|fr_sync|data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][3]~feeder , tdc_inst_0|fr_sync|sync_data[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][3] , tdc_inst_0|fr_sync|sync_data[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][3]~feeder , tdc_inst_0|frac_sync_out[6][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][3] , tdc_inst_0|frac_sync_out[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~45 , tdc_inst_0|mlt_inst|frac_delay~45, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][3] , tdc_inst_0|mlt_inst|frac_delay[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[2] , tdc_inst_0|gen[6].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][2] , tdc_inst_0|fr_sync|data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][2]~feeder , tdc_inst_0|fr_sync|sync_data[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][2] , tdc_inst_0|fr_sync|sync_data[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][2]~feeder , tdc_inst_0|frac_sync_out[6][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][2] , tdc_inst_0|frac_sync_out[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~46 , tdc_inst_0|mlt_inst|frac_delay~46, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][2] , tdc_inst_0|mlt_inst|frac_delay[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][2]~328 , tdc_inst_0|mlt_inst|sum_st_1[6][2]~328, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][3]~330 , tdc_inst_0|mlt_inst|sum_st_1[6][3]~330, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][4]~332 , tdc_inst_0|mlt_inst|sum_st_1[6][4]~332, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][5]~334 , tdc_inst_0|mlt_inst|sum_st_1[6][5]~334, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][6]~336 , tdc_inst_0|mlt_inst|sum_st_1[6][6]~336, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][7]~338 , tdc_inst_0|mlt_inst|sum_st_1[6][7]~338, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][8]~340 , tdc_inst_0|mlt_inst|sum_st_1[6][8]~340, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][9]~342 , tdc_inst_0|mlt_inst|sum_st_1[6][9]~342, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][10]~344 , tdc_inst_0|mlt_inst|sum_st_1[6][10]~344, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][11]~540 , tdc_inst_0|mlt_inst|sum_st_1[6][11]~540, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][12]~572 , tdc_inst_0|mlt_inst|sum_st_1[6][12]~572, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][12] , tdc_inst_0|mlt_inst|sum_st_1[6][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~20 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[7] , tdc_inst_0|gen[7].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~20 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[7] , tdc_inst_0|gen[7].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~7 , tdc_inst_0|gen[7].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[6] , tdc_inst_0|gen[7].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[6] , tdc_inst_0|gen[7].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~6 , tdc_inst_0|gen[7].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[5] , tdc_inst_0|gen[7].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[5] , tdc_inst_0|gen[7].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~5 , tdc_inst_0|gen[7].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[4] , tdc_inst_0|gen[7].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[4] , tdc_inst_0|gen[7].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~0 , tdc_inst_0|gen[7].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[3] , tdc_inst_0|gen[7].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[3] , tdc_inst_0|gen[7].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~1 , tdc_inst_0|gen[7].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[2] , tdc_inst_0|gen[7].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[2] , tdc_inst_0|gen[7].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~2 , tdc_inst_0|gen[7].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[1] , tdc_inst_0|gen[7].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[1] , tdc_inst_0|gen[7].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~3 , tdc_inst_0|gen[7].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[0] , tdc_inst_0|gen[7].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[0] , tdc_inst_0|gen[7].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~4 , tdc_inst_0|gen[7].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[0]~10 , tdc_inst_0|gen[7].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[1]~12 , tdc_inst_0|gen[7].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[2]~14 , tdc_inst_0|gen[7].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[3]~16 , tdc_inst_0|gen[7].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[4]~18 , tdc_inst_0|gen[7].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[5]~20 , tdc_inst_0|gen[7].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[6]~22 , tdc_inst_0|gen[7].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[7]~24 , tdc_inst_0|gen[7].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[7] , tdc_inst_0|gen[7].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][7]~feeder , tdc_inst_0|i_sync|data[7][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~7 , tdc_inst_0|fr_sync|data_wr~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][7] , tdc_inst_0|i_sync|data[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][7]~feeder , tdc_inst_0|i_sync|sync_data[7][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][7] , tdc_inst_0|i_sync|sync_data[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][7]~feeder , tdc_inst_0|int_sync_out[7][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][7] , tdc_inst_0|int_sync_out[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[5] , tdc_inst_0|gen[7].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][5]~feeder , tdc_inst_0|i_sync|data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][5] , tdc_inst_0|i_sync|data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][5]~feeder , tdc_inst_0|i_sync|sync_data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][5] , tdc_inst_0|i_sync|sync_data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][5]~feeder , tdc_inst_0|int_sync_out[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][5] , tdc_inst_0|int_sync_out[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[6] , tdc_inst_0|gen[7].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][6]~feeder , tdc_inst_0|i_sync|data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][6] , tdc_inst_0|i_sync|data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][6]~feeder , tdc_inst_0|i_sync|sync_data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][6] , tdc_inst_0|i_sync|sync_data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][6] , tdc_inst_0|int_sync_out[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[4] , tdc_inst_0|gen[7].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][4] , tdc_inst_0|i_sync|data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][4]~feeder , tdc_inst_0|i_sync|sync_data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][4] , tdc_inst_0|i_sync|sync_data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][4]~feeder , tdc_inst_0|int_sync_out[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][4] , tdc_inst_0|int_sync_out[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[0] , tdc_inst_0|gen[7].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][0]~feeder , tdc_inst_0|i_sync|data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][0] , tdc_inst_0|i_sync|data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][0]~feeder , tdc_inst_0|i_sync|sync_data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][0] , tdc_inst_0|i_sync|sync_data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][0]~feeder , tdc_inst_0|int_sync_out[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][0] , tdc_inst_0|int_sync_out[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[1] , tdc_inst_0|gen[7].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][1]~feeder , tdc_inst_0|i_sync|data[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][1] , tdc_inst_0|i_sync|data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][1]~feeder , tdc_inst_0|i_sync|sync_data[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][1] , tdc_inst_0|i_sync|sync_data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][1] , tdc_inst_0|int_sync_out[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[3] , tdc_inst_0|gen[7].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][3]~feeder , tdc_inst_0|i_sync|data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][3] , tdc_inst_0|i_sync|data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][3]~feeder , tdc_inst_0|i_sync|sync_data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][3] , tdc_inst_0|i_sync|sync_data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][3] , tdc_inst_0|int_sync_out[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[2] , tdc_inst_0|gen[7].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][2]~feeder , tdc_inst_0|i_sync|data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][2] , tdc_inst_0|i_sync|data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][2]~feeder , tdc_inst_0|i_sync|sync_data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][2] , tdc_inst_0|i_sync|sync_data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][2] , tdc_inst_0|int_sync_out[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[8] , tdc_inst_0|gen[7].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[8] , tdc_inst_0|gen[7].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~8 , tdc_inst_0|gen[7].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[8]~26 , tdc_inst_0|gen[7].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[8] , tdc_inst_0|gen[7].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][8]~feeder , tdc_inst_0|i_sync|data[7][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][8] , tdc_inst_0|i_sync|data[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][8]~feeder , tdc_inst_0|i_sync|sync_data[7][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][8] , tdc_inst_0|i_sync|sync_data[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][8] , tdc_inst_0|int_sync_out[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[7].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|ip_reg[9] , tdc_inst_0|gen[7].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[7].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[7].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|in_reg[9] , tdc_inst_0|gen[7].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add1~9 , tdc_inst_0|gen[7].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[9]~28 , tdc_inst_0|gen[7].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|int_out[9] , tdc_inst_0|gen[7].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][9]~feeder , tdc_inst_0|i_sync|data[7][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[7][9] , tdc_inst_0|i_sync|data[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][9]~feeder , tdc_inst_0|i_sync|sync_data[7][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[7][9] , tdc_inst_0|i_sync|sync_data[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[7][9] , tdc_inst_0|int_sync_out[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[5] , tdc_inst_0|gen[7].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[5] , tdc_inst_0|gen[7].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~0 , tdc_inst_0|gen[7].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0]~18 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[5] , tdc_inst_0|gen[7].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[5] , tdc_inst_0|gen[7].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~1 , tdc_inst_0|gen[7].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[4] , tdc_inst_0|gen[7].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[4] , tdc_inst_0|gen[7].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~3 , tdc_inst_0|gen[7].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[4] , tdc_inst_0|gen[7].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[4] , tdc_inst_0|gen[7].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~2 , tdc_inst_0|gen[7].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[3] , tdc_inst_0|gen[7].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[3] , tdc_inst_0|gen[7].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~4 , tdc_inst_0|gen[7].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[3] , tdc_inst_0|gen[7].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[3] , tdc_inst_0|gen[7].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~5 , tdc_inst_0|gen[7].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[2] , tdc_inst_0|gen[7].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[2] , tdc_inst_0|gen[7].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~7 , tdc_inst_0|gen[7].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[2] , tdc_inst_0|gen[7].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[2] , tdc_inst_0|gen[7].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~6 , tdc_inst_0|gen[7].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[1] , tdc_inst_0|gen[7].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[7].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[1] , tdc_inst_0|gen[7].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~8 , tdc_inst_0|gen[7].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[1] , tdc_inst_0|gen[7].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[1] , tdc_inst_0|gen[7].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~9 , tdc_inst_0|gen[7].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tp_reg[0] , tdc_inst_0|gen[7].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|tn_reg[0] , tdc_inst_0|gen[7].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~10 , tdc_inst_0|gen[7].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[7].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hn_reg[0] , tdc_inst_0|gen[7].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[7].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|hp_reg[0] , tdc_inst_0|gen[7].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|Add0~11 , tdc_inst_0|gen[7].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[7].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[7].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[7].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[7].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[7].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[7].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[7].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[6] , tdc_inst_0|gen[7].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][6]~feeder , tdc_inst_0|fr_sync|data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][6] , tdc_inst_0|fr_sync|data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][6]~feeder , tdc_inst_0|fr_sync|sync_data[7][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][6] , tdc_inst_0|fr_sync|sync_data[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][6] , tdc_inst_0|frac_sync_out[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~47 , tdc_inst_0|mlt_inst|frac_delay~47, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][6] , tdc_inst_0|mlt_inst|frac_delay[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[5] , tdc_inst_0|gen[7].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][5]~feeder , tdc_inst_0|fr_sync|data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][5] , tdc_inst_0|fr_sync|data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][5]~feeder , tdc_inst_0|fr_sync|sync_data[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][5] , tdc_inst_0|fr_sync|sync_data[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][5]~feeder , tdc_inst_0|frac_sync_out[7][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][5] , tdc_inst_0|frac_sync_out[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~48 , tdc_inst_0|mlt_inst|frac_delay~48, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][5] , tdc_inst_0|mlt_inst|frac_delay[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[4] , tdc_inst_0|gen[7].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][4]~feeder , tdc_inst_0|fr_sync|data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][4] , tdc_inst_0|fr_sync|data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][4]~feeder , tdc_inst_0|fr_sync|sync_data[7][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][4] , tdc_inst_0|fr_sync|sync_data[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][4] , tdc_inst_0|frac_sync_out[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~49 , tdc_inst_0|mlt_inst|frac_delay~49, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][4] , tdc_inst_0|mlt_inst|frac_delay[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[3] , tdc_inst_0|gen[7].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][3]~feeder , tdc_inst_0|fr_sync|data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][3] , tdc_inst_0|fr_sync|data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][3]~feeder , tdc_inst_0|fr_sync|sync_data[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][3] , tdc_inst_0|fr_sync|sync_data[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][3]~feeder , tdc_inst_0|frac_sync_out[7][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][3] , tdc_inst_0|frac_sync_out[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~50 , tdc_inst_0|mlt_inst|frac_delay~50, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][3] , tdc_inst_0|mlt_inst|frac_delay[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[2] , tdc_inst_0|gen[7].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][2]~feeder , tdc_inst_0|fr_sync|data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][2] , tdc_inst_0|fr_sync|data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][2]~feeder , tdc_inst_0|fr_sync|sync_data[7][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][2] , tdc_inst_0|fr_sync|sync_data[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][2] , tdc_inst_0|frac_sync_out[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~51 , tdc_inst_0|mlt_inst|frac_delay~51, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][2] , tdc_inst_0|mlt_inst|frac_delay[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][2]~346 , tdc_inst_0|mlt_inst|sum_st_1[7][2]~346, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][3]~348 , tdc_inst_0|mlt_inst|sum_st_1[7][3]~348, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][4]~350 , tdc_inst_0|mlt_inst|sum_st_1[7][4]~350, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][5]~352 , tdc_inst_0|mlt_inst|sum_st_1[7][5]~352, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][6]~354 , tdc_inst_0|mlt_inst|sum_st_1[7][6]~354, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][7]~356 , tdc_inst_0|mlt_inst|sum_st_1[7][7]~356, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][8]~358 , tdc_inst_0|mlt_inst|sum_st_1[7][8]~358, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][9]~360 , tdc_inst_0|mlt_inst|sum_st_1[7][9]~360, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][10]~362 , tdc_inst_0|mlt_inst|sum_st_1[7][10]~362, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][11]~542 , tdc_inst_0|mlt_inst|sum_st_1[7][11]~542, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][12]~574 , tdc_inst_0|mlt_inst|sum_st_1[7][12]~574, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][12] , tdc_inst_0|mlt_inst|sum_st_1[7][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][11] , tdc_inst_0|mlt_inst|sum_st_1[7][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][11] , tdc_inst_0|mlt_inst|sum_st_1[6][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][10] , tdc_inst_0|mlt_inst|sum_st_1[6][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][10] , tdc_inst_0|mlt_inst|sum_st_1[7][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][9] , tdc_inst_0|mlt_inst|sum_st_1[7][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][9] , tdc_inst_0|mlt_inst|sum_st_1[6][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][8] , tdc_inst_0|mlt_inst|sum_st_1[6][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][8] , tdc_inst_0|mlt_inst|sum_st_1[7][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][7] , tdc_inst_0|mlt_inst|sum_st_1[6][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][7] , tdc_inst_0|mlt_inst|sum_st_1[7][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][6] , tdc_inst_0|mlt_inst|sum_st_1[6][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][6] , tdc_inst_0|mlt_inst|sum_st_1[7][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][5] , tdc_inst_0|mlt_inst|sum_st_1[6][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][5] , tdc_inst_0|mlt_inst|sum_st_1[7][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][4] , tdc_inst_0|mlt_inst|sum_st_1[6][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][4] , tdc_inst_0|mlt_inst|sum_st_1[7][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][3] , tdc_inst_0|mlt_inst|sum_st_1[7][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][3] , tdc_inst_0|mlt_inst|sum_st_1[6][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][2] , tdc_inst_0|mlt_inst|sum_st_1[7][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][2] , tdc_inst_0|mlt_inst|sum_st_1[6][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[1] , tdc_inst_0|gen[7].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][1]~feeder , tdc_inst_0|fr_sync|data[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][1] , tdc_inst_0|fr_sync|data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][1]~feeder , tdc_inst_0|fr_sync|sync_data[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][1] , tdc_inst_0|fr_sync|sync_data[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][1]~feeder , tdc_inst_0|frac_sync_out[7][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][1] , tdc_inst_0|frac_sync_out[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~53 , tdc_inst_0|mlt_inst|frac_delay~53, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][1] , tdc_inst_0|mlt_inst|frac_delay[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~365 , tdc_inst_0|mlt_inst|sum_st_1~365, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][1] , tdc_inst_0|mlt_inst|sum_st_1[7][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[1] , tdc_inst_0|gen[6].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][1]~feeder , tdc_inst_0|fr_sync|data[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][1] , tdc_inst_0|fr_sync|data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][1]~feeder , tdc_inst_0|fr_sync|sync_data[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][1] , tdc_inst_0|fr_sync|sync_data[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][1]~feeder , tdc_inst_0|frac_sync_out[6][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][1] , tdc_inst_0|frac_sync_out[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~52 , tdc_inst_0|mlt_inst|frac_delay~52, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][1] , tdc_inst_0|mlt_inst|frac_delay[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~364 , tdc_inst_0|mlt_inst|sum_st_1~364, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][1] , tdc_inst_0|mlt_inst|sum_st_1[6][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[6].tc_inst|fr_sum[0] , tdc_inst_0|gen[6].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[6][0] , tdc_inst_0|fr_sync|data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][0]~feeder , tdc_inst_0|fr_sync|sync_data[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[6][0] , tdc_inst_0|fr_sync|sync_data[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][0]~feeder , tdc_inst_0|frac_sync_out[6][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[6][0] , tdc_inst_0|frac_sync_out[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~54 , tdc_inst_0|mlt_inst|frac_delay~54, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[6][0] , tdc_inst_0|mlt_inst|frac_delay[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~366 , tdc_inst_0|mlt_inst|sum_st_1~366, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][0] , tdc_inst_0|mlt_inst|sum_st_1[6][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[7].tc_inst|fr_sum[0] , tdc_inst_0|gen[7].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][0]~feeder , tdc_inst_0|fr_sync|data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[7][0] , tdc_inst_0|fr_sync|data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][0]~feeder , tdc_inst_0|fr_sync|sync_data[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[7][0] , tdc_inst_0|fr_sync|sync_data[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][0]~feeder , tdc_inst_0|frac_sync_out[7][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[7][0] , tdc_inst_0|frac_sync_out[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~55 , tdc_inst_0|mlt_inst|frac_delay~55, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[7][0] , tdc_inst_0|mlt_inst|frac_delay[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~367 , tdc_inst_0|mlt_inst|sum_st_1~367, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][0] , tdc_inst_0|mlt_inst|sum_st_1[7][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][0]~194 , tdc_inst_0|mlt_inst|sum_st_2[3][0]~194, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][1]~196 , tdc_inst_0|mlt_inst|sum_st_2[3][1]~196, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][2]~198 , tdc_inst_0|mlt_inst|sum_st_2[3][2]~198, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][3]~200 , tdc_inst_0|mlt_inst|sum_st_2[3][3]~200, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][4]~202 , tdc_inst_0|mlt_inst|sum_st_2[3][4]~202, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][5]~204 , tdc_inst_0|mlt_inst|sum_st_2[3][5]~204, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][6]~206 , tdc_inst_0|mlt_inst|sum_st_2[3][6]~206, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][7]~208 , tdc_inst_0|mlt_inst|sum_st_2[3][7]~208, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][8]~210 , tdc_inst_0|mlt_inst|sum_st_2[3][8]~210, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][9]~212 , tdc_inst_0|mlt_inst|sum_st_2[3][9]~212, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][10]~214 , tdc_inst_0|mlt_inst|sum_st_2[3][10]~214, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][11]~310 , tdc_inst_0|mlt_inst|sum_st_2[3][11]~310, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][12]~326 , tdc_inst_0|mlt_inst|sum_st_2[3][12]~326, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][12] , tdc_inst_0|mlt_inst|sum_st_2[3][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4]~20 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[8] , tdc_inst_0|gen[5].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9]~20 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[8] , tdc_inst_0|gen[5].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~8 , tdc_inst_0|gen[5].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[7] , tdc_inst_0|gen[5].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[7] , tdc_inst_0|gen[5].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~7 , tdc_inst_0|gen[5].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[6] , tdc_inst_0|gen[5].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[6] , tdc_inst_0|gen[5].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~6 , tdc_inst_0|gen[5].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[5] , tdc_inst_0|gen[5].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[5] , tdc_inst_0|gen[5].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~5 , tdc_inst_0|gen[5].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[4] , tdc_inst_0|gen[5].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[4] , tdc_inst_0|gen[5].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~0 , tdc_inst_0|gen[5].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[3] , tdc_inst_0|gen[5].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[3] , tdc_inst_0|gen[5].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~1 , tdc_inst_0|gen[5].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[2] , tdc_inst_0|gen[5].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[2] , tdc_inst_0|gen[5].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~2 , tdc_inst_0|gen[5].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[1] , tdc_inst_0|gen[5].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[1] , tdc_inst_0|gen[5].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~3 , tdc_inst_0|gen[5].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[0] , tdc_inst_0|gen[5].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[5].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[0] , tdc_inst_0|gen[5].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~4 , tdc_inst_0|gen[5].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[0]~10 , tdc_inst_0|gen[5].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[1]~12 , tdc_inst_0|gen[5].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[2]~14 , tdc_inst_0|gen[5].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[3]~16 , tdc_inst_0|gen[5].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[4]~18 , tdc_inst_0|gen[5].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[5]~20 , tdc_inst_0|gen[5].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[6]~22 , tdc_inst_0|gen[5].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[7]~24 , tdc_inst_0|gen[5].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[8]~26 , tdc_inst_0|gen[5].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[8] , tdc_inst_0|gen[5].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][8]~feeder , tdc_inst_0|i_sync|data[5][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~5 , tdc_inst_0|fr_sync|data_wr~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][8] , tdc_inst_0|i_sync|data[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][8]~feeder , tdc_inst_0|i_sync|sync_data[5][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][8] , tdc_inst_0|i_sync|sync_data[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][8] , tdc_inst_0|int_sync_out[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[5] , tdc_inst_0|gen[5].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][5]~feeder , tdc_inst_0|i_sync|data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][5] , tdc_inst_0|i_sync|data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][5]~feeder , tdc_inst_0|i_sync|sync_data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][5] , tdc_inst_0|i_sync|sync_data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][5] , tdc_inst_0|int_sync_out[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[4] , tdc_inst_0|gen[5].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][4]~feeder , tdc_inst_0|i_sync|data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][4] , tdc_inst_0|i_sync|data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][4]~feeder , tdc_inst_0|i_sync|sync_data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][4] , tdc_inst_0|i_sync|sync_data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][4] , tdc_inst_0|int_sync_out[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[7] , tdc_inst_0|gen[5].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][7]~feeder , tdc_inst_0|i_sync|data[5][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][7] , tdc_inst_0|i_sync|data[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][7] , tdc_inst_0|i_sync|sync_data[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][7] , tdc_inst_0|int_sync_out[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[6] , tdc_inst_0|gen[5].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][6]~feeder , tdc_inst_0|i_sync|data[5][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][6] , tdc_inst_0|i_sync|data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][6] , tdc_inst_0|i_sync|sync_data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][6] , tdc_inst_0|int_sync_out[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[2] , tdc_inst_0|gen[5].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][2]~feeder , tdc_inst_0|i_sync|data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][2] , tdc_inst_0|i_sync|data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][2]~feeder , tdc_inst_0|i_sync|sync_data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][2] , tdc_inst_0|i_sync|sync_data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][2] , tdc_inst_0|int_sync_out[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[1] , tdc_inst_0|gen[5].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][1]~feeder , tdc_inst_0|i_sync|data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][1] , tdc_inst_0|i_sync|data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][1]~feeder , tdc_inst_0|i_sync|sync_data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][1] , tdc_inst_0|i_sync|sync_data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][1]~feeder , tdc_inst_0|int_sync_out[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][1] , tdc_inst_0|int_sync_out[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[0] , tdc_inst_0|gen[5].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][0]~feeder , tdc_inst_0|i_sync|data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][0] , tdc_inst_0|i_sync|data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][0] , tdc_inst_0|i_sync|sync_data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][0] , tdc_inst_0|int_sync_out[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[3] , tdc_inst_0|gen[5].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][3]~feeder , tdc_inst_0|i_sync|data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][3] , tdc_inst_0|i_sync|data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][3]~feeder , tdc_inst_0|i_sync|sync_data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][3] , tdc_inst_0|i_sync|sync_data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][3] , tdc_inst_0|int_sync_out[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[5].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|ip_reg[9] , tdc_inst_0|gen[5].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[5].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|in_reg[9] , tdc_inst_0|gen[5].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add1~9 , tdc_inst_0|gen[5].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[9]~28 , tdc_inst_0|gen[5].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|int_out[9] , tdc_inst_0|gen[5].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][9]~feeder , tdc_inst_0|i_sync|data[5][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[5][9] , tdc_inst_0|i_sync|data[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][9]~feeder , tdc_inst_0|i_sync|sync_data[5][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[5][9] , tdc_inst_0|i_sync|sync_data[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[5][9] , tdc_inst_0|int_sync_out[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2]~18 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[5] , tdc_inst_0|gen[5].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1]~18 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[5] , tdc_inst_0|gen[5].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~1 , tdc_inst_0|gen[5].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[5] , tdc_inst_0|gen[5].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[5] , tdc_inst_0|gen[5].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~0 , tdc_inst_0|gen[5].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[4] , tdc_inst_0|gen[5].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[4] , tdc_inst_0|gen[5].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~2 , tdc_inst_0|gen[5].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[4] , tdc_inst_0|gen[5].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[4] , tdc_inst_0|gen[5].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~3 , tdc_inst_0|gen[5].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[3] , tdc_inst_0|gen[5].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[3] , tdc_inst_0|gen[5].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~5 , tdc_inst_0|gen[5].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[3] , tdc_inst_0|gen[5].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[3] , tdc_inst_0|gen[5].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~4 , tdc_inst_0|gen[5].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[2] , tdc_inst_0|gen[5].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[2] , tdc_inst_0|gen[5].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~7 , tdc_inst_0|gen[5].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[2] , tdc_inst_0|gen[5].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[2]~feeder , tdc_inst_0|gen[5].tc_inst|tp_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[2] , tdc_inst_0|gen[5].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~6 , tdc_inst_0|gen[5].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[1] , tdc_inst_0|gen[5].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[1] , tdc_inst_0|gen[5].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~9 , tdc_inst_0|gen[5].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[1] , tdc_inst_0|gen[5].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[1] , tdc_inst_0|gen[5].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~8 , tdc_inst_0|gen[5].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[5].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hp_reg[0] , tdc_inst_0|gen[5].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[5].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|hn_reg[0] , tdc_inst_0|gen[5].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~11 , tdc_inst_0|gen[5].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tp_reg[0] , tdc_inst_0|gen[5].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[5].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[0]~feeder , tdc_inst_0|gen[5].tc_inst|tn_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|tn_reg[0] , tdc_inst_0|gen[5].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|Add0~10 , tdc_inst_0|gen[5].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[5].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[5].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[5].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[5].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[5].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[5].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[5].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[6] , tdc_inst_0|gen[5].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][6]~feeder , tdc_inst_0|fr_sync|data[5][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][6] , tdc_inst_0|fr_sync|data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][6]~feeder , tdc_inst_0|fr_sync|sync_data[5][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][6] , tdc_inst_0|fr_sync|sync_data[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][6] , tdc_inst_0|frac_sync_out[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~33 , tdc_inst_0|mlt_inst|frac_delay~33, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][6] , tdc_inst_0|mlt_inst|frac_delay[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[5] , tdc_inst_0|gen[5].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][5]~feeder , tdc_inst_0|fr_sync|data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][5] , tdc_inst_0|fr_sync|data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][5]~feeder , tdc_inst_0|fr_sync|sync_data[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][5] , tdc_inst_0|fr_sync|sync_data[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][5]~feeder , tdc_inst_0|frac_sync_out[5][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][5] , tdc_inst_0|frac_sync_out[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~34 , tdc_inst_0|mlt_inst|frac_delay~34, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][5] , tdc_inst_0|mlt_inst|frac_delay[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[4] , tdc_inst_0|gen[5].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][4]~feeder , tdc_inst_0|fr_sync|data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][4] , tdc_inst_0|fr_sync|data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][4]~feeder , tdc_inst_0|fr_sync|sync_data[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][4] , tdc_inst_0|fr_sync|sync_data[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][4]~feeder , tdc_inst_0|frac_sync_out[5][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][4] , tdc_inst_0|frac_sync_out[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~35 , tdc_inst_0|mlt_inst|frac_delay~35, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][4] , tdc_inst_0|mlt_inst|frac_delay[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[3] , tdc_inst_0|gen[5].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][3]~feeder , tdc_inst_0|fr_sync|data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][3] , tdc_inst_0|fr_sync|data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][3]~feeder , tdc_inst_0|fr_sync|sync_data[5][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][3] , tdc_inst_0|fr_sync|sync_data[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][3] , tdc_inst_0|frac_sync_out[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~36 , tdc_inst_0|mlt_inst|frac_delay~36, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][3] , tdc_inst_0|mlt_inst|frac_delay[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[2] , tdc_inst_0|gen[5].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][2] , tdc_inst_0|fr_sync|data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][2]~feeder , tdc_inst_0|fr_sync|sync_data[5][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][2] , tdc_inst_0|fr_sync|sync_data[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][2] , tdc_inst_0|frac_sync_out[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~37 , tdc_inst_0|mlt_inst|frac_delay~37, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][2] , tdc_inst_0|mlt_inst|frac_delay[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][2]~306 , tdc_inst_0|mlt_inst|sum_st_1[5][2]~306, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][3]~308 , tdc_inst_0|mlt_inst|sum_st_1[5][3]~308, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][4]~310 , tdc_inst_0|mlt_inst|sum_st_1[5][4]~310, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][5]~312 , tdc_inst_0|mlt_inst|sum_st_1[5][5]~312, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][6]~314 , tdc_inst_0|mlt_inst|sum_st_1[5][6]~314, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][7]~316 , tdc_inst_0|mlt_inst|sum_st_1[5][7]~316, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][8]~318 , tdc_inst_0|mlt_inst|sum_st_1[5][8]~318, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][9]~320 , tdc_inst_0|mlt_inst|sum_st_1[5][9]~320, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][10]~322 , tdc_inst_0|mlt_inst|sum_st_1[5][10]~322, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][11]~538 , tdc_inst_0|mlt_inst|sum_st_1[5][11]~538, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][12]~570 , tdc_inst_0|mlt_inst|sum_st_1[5][12]~570, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][12] , tdc_inst_0|mlt_inst|sum_st_1[5][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena~0 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2]~20 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[8]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[8] , tdc_inst_0|gen[4].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3]~20 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[8] , tdc_inst_0|gen[4].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~8 , tdc_inst_0|gen[4].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[7] , tdc_inst_0|gen[4].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[7]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[7] , tdc_inst_0|gen[4].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~7 , tdc_inst_0|gen[4].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[6]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[6] , tdc_inst_0|gen[4].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[6] , tdc_inst_0|gen[4].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~6 , tdc_inst_0|gen[4].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[5] , tdc_inst_0|gen[4].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[5]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[5] , tdc_inst_0|gen[4].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~5 , tdc_inst_0|gen[4].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[4]~feeder , tdc_inst_0|gen[4].tc_inst|ip_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[4] , tdc_inst_0|gen[4].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[4]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[4] , tdc_inst_0|gen[4].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~0 , tdc_inst_0|gen[4].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[3]~feeder , tdc_inst_0|gen[4].tc_inst|ip_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[3] , tdc_inst_0|gen[4].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[3]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[3] , tdc_inst_0|gen[4].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~1 , tdc_inst_0|gen[4].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[2] , tdc_inst_0|gen[4].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[2]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[2] , tdc_inst_0|gen[4].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~2 , tdc_inst_0|gen[4].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[1]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[1] , tdc_inst_0|gen[4].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[1] , tdc_inst_0|gen[4].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~3 , tdc_inst_0|gen[4].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[0]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[0] , tdc_inst_0|gen[4].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[0] , tdc_inst_0|gen[4].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~4 , tdc_inst_0|gen[4].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[0]~10 , tdc_inst_0|gen[4].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[1]~12 , tdc_inst_0|gen[4].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[2]~14 , tdc_inst_0|gen[4].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[3]~16 , tdc_inst_0|gen[4].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[4]~18 , tdc_inst_0|gen[4].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[5]~20 , tdc_inst_0|gen[4].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[6]~22 , tdc_inst_0|gen[4].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[7]~24 , tdc_inst_0|gen[4].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[8]~26 , tdc_inst_0|gen[4].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[8] , tdc_inst_0|gen[4].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~4 , tdc_inst_0|fr_sync|data_wr~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][8] , tdc_inst_0|i_sync|data[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][8]~feeder , tdc_inst_0|i_sync|sync_data[4][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][8] , tdc_inst_0|i_sync|sync_data[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][8] , tdc_inst_0|int_sync_out[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[7] , tdc_inst_0|gen[4].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][7]~feeder , tdc_inst_0|i_sync|data[4][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][7] , tdc_inst_0|i_sync|data[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][7]~feeder , tdc_inst_0|i_sync|sync_data[4][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][7] , tdc_inst_0|i_sync|sync_data[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][7] , tdc_inst_0|int_sync_out[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[6] , tdc_inst_0|gen[4].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][6]~feeder , tdc_inst_0|i_sync|data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][6] , tdc_inst_0|i_sync|data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][6]~feeder , tdc_inst_0|i_sync|sync_data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][6] , tdc_inst_0|i_sync|sync_data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][6] , tdc_inst_0|int_sync_out[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[5] , tdc_inst_0|gen[4].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][5] , tdc_inst_0|i_sync|data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][5]~feeder , tdc_inst_0|i_sync|sync_data[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][5] , tdc_inst_0|i_sync|sync_data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][5] , tdc_inst_0|int_sync_out[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[4] , tdc_inst_0|gen[4].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][4]~feeder , tdc_inst_0|i_sync|data[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][4] , tdc_inst_0|i_sync|data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][4]~feeder , tdc_inst_0|i_sync|sync_data[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][4] , tdc_inst_0|i_sync|sync_data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][4] , tdc_inst_0|int_sync_out[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[1] , tdc_inst_0|gen[4].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][1] , tdc_inst_0|i_sync|data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][1]~feeder , tdc_inst_0|i_sync|sync_data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][1] , tdc_inst_0|i_sync|sync_data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][1]~feeder , tdc_inst_0|int_sync_out[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][1] , tdc_inst_0|int_sync_out[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[3] , tdc_inst_0|gen[4].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][3]~feeder , tdc_inst_0|i_sync|data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][3] , tdc_inst_0|i_sync|data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][3]~feeder , tdc_inst_0|i_sync|sync_data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][3] , tdc_inst_0|i_sync|sync_data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][3] , tdc_inst_0|int_sync_out[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[0] , tdc_inst_0|gen[4].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][0]~feeder , tdc_inst_0|i_sync|data[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][0] , tdc_inst_0|i_sync|data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][0]~feeder , tdc_inst_0|i_sync|sync_data[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][0] , tdc_inst_0|i_sync|sync_data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][0] , tdc_inst_0|int_sync_out[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[2] , tdc_inst_0|gen[4].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][2]~feeder , tdc_inst_0|i_sync|data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][2] , tdc_inst_0|i_sync|data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][2]~feeder , tdc_inst_0|i_sync|sync_data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][2] , tdc_inst_0|i_sync|sync_data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][2] , tdc_inst_0|int_sync_out[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[4].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[9]~feeder , tdc_inst_0|gen[4].tc_inst|in_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|in_reg[9] , tdc_inst_0|gen[4].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[4].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|ip_reg[9] , tdc_inst_0|gen[4].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add1~9 , tdc_inst_0|gen[4].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[9]~28 , tdc_inst_0|gen[4].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|int_out[9] , tdc_inst_0|gen[4].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[4][9] , tdc_inst_0|i_sync|data[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][9]~feeder , tdc_inst_0|i_sync|sync_data[4][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[4][9] , tdc_inst_0|i_sync|sync_data[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][9]~feeder , tdc_inst_0|int_sync_out[4][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[4][9] , tdc_inst_0|int_sync_out[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[5] , tdc_inst_0|gen[4].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[5]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[5] , tdc_inst_0|gen[4].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~0 , tdc_inst_0|gen[4].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0]~18 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[5] , tdc_inst_0|gen[4].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~18 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[5] , tdc_inst_0|gen[4].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~1 , tdc_inst_0|gen[4].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[4] , tdc_inst_0|gen[4].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[4]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[4] , tdc_inst_0|gen[4].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~2 , tdc_inst_0|gen[4].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[4] , tdc_inst_0|gen[4].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[4] , tdc_inst_0|gen[4].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~3 , tdc_inst_0|gen[4].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[3] , tdc_inst_0|gen[4].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[3] , tdc_inst_0|gen[4].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~5 , tdc_inst_0|gen[4].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[3] , tdc_inst_0|gen[4].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[3]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[3] , tdc_inst_0|gen[4].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~4 , tdc_inst_0|gen[4].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[2] , tdc_inst_0|gen[4].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[2] , tdc_inst_0|gen[4].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~7 , tdc_inst_0|gen[4].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[2] , tdc_inst_0|gen[4].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[2]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[2] , tdc_inst_0|gen[4].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~6 , tdc_inst_0|gen[4].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[1] , tdc_inst_0|gen[4].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[1] , tdc_inst_0|gen[4].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~9 , tdc_inst_0|gen[4].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[1] , tdc_inst_0|gen[4].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[1]~feeder , tdc_inst_0|gen[4].tc_inst|tn_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[1] , tdc_inst_0|gen[4].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~8 , tdc_inst_0|gen[4].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[0]~feeder , tdc_inst_0|gen[4].tc_inst|tp_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tp_reg[0] , tdc_inst_0|gen[4].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|tn_reg[0] , tdc_inst_0|gen[4].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~10 , tdc_inst_0|gen[4].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[4].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hn_reg[0] , tdc_inst_0|gen[4].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[4].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|hp_reg[0] , tdc_inst_0|gen[4].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|Add0~11 , tdc_inst_0|gen[4].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[4].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[4].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[4].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[4].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[4].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[4].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[4].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[6] , tdc_inst_0|gen[4].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][6]~feeder , tdc_inst_0|fr_sync|data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][6] , tdc_inst_0|fr_sync|data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][6]~feeder , tdc_inst_0|fr_sync|sync_data[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][6] , tdc_inst_0|fr_sync|sync_data[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][6]~feeder , tdc_inst_0|frac_sync_out[4][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][6] , tdc_inst_0|frac_sync_out[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~28 , tdc_inst_0|mlt_inst|frac_delay~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][6] , tdc_inst_0|mlt_inst|frac_delay[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[5] , tdc_inst_0|gen[4].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][5]~feeder , tdc_inst_0|fr_sync|data[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][5] , tdc_inst_0|fr_sync|data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][5]~feeder , tdc_inst_0|fr_sync|sync_data[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][5] , tdc_inst_0|fr_sync|sync_data[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][5]~feeder , tdc_inst_0|frac_sync_out[4][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][5] , tdc_inst_0|frac_sync_out[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~29 , tdc_inst_0|mlt_inst|frac_delay~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][5] , tdc_inst_0|mlt_inst|frac_delay[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[4] , tdc_inst_0|gen[4].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][4]~feeder , tdc_inst_0|fr_sync|data[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][4] , tdc_inst_0|fr_sync|data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][4]~feeder , tdc_inst_0|fr_sync|sync_data[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][4] , tdc_inst_0|fr_sync|sync_data[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][4]~feeder , tdc_inst_0|frac_sync_out[4][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][4] , tdc_inst_0|frac_sync_out[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~30 , tdc_inst_0|mlt_inst|frac_delay~30, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][4] , tdc_inst_0|mlt_inst|frac_delay[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[3] , tdc_inst_0|gen[4].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][3]~feeder , tdc_inst_0|fr_sync|data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][3] , tdc_inst_0|fr_sync|data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][3]~feeder , tdc_inst_0|fr_sync|sync_data[4][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][3] , tdc_inst_0|fr_sync|sync_data[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][3] , tdc_inst_0|frac_sync_out[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~31 , tdc_inst_0|mlt_inst|frac_delay~31, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][3] , tdc_inst_0|mlt_inst|frac_delay[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[2] , tdc_inst_0|gen[4].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][2]~feeder , tdc_inst_0|fr_sync|data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][2] , tdc_inst_0|fr_sync|data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][2]~feeder , tdc_inst_0|fr_sync|sync_data[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][2] , tdc_inst_0|fr_sync|sync_data[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][2]~feeder , tdc_inst_0|frac_sync_out[4][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][2] , tdc_inst_0|frac_sync_out[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~32 , tdc_inst_0|mlt_inst|frac_delay~32, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][2] , tdc_inst_0|mlt_inst|frac_delay[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][2]~288 , tdc_inst_0|mlt_inst|sum_st_1[4][2]~288, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][3]~290 , tdc_inst_0|mlt_inst|sum_st_1[4][3]~290, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][4]~292 , tdc_inst_0|mlt_inst|sum_st_1[4][4]~292, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][5]~294 , tdc_inst_0|mlt_inst|sum_st_1[4][5]~294, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][6]~296 , tdc_inst_0|mlt_inst|sum_st_1[4][6]~296, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][7]~298 , tdc_inst_0|mlt_inst|sum_st_1[4][7]~298, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][8]~300 , tdc_inst_0|mlt_inst|sum_st_1[4][8]~300, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][9]~302 , tdc_inst_0|mlt_inst|sum_st_1[4][9]~302, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][10]~304 , tdc_inst_0|mlt_inst|sum_st_1[4][10]~304, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][11]~536 , tdc_inst_0|mlt_inst|sum_st_1[4][11]~536, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][12]~568 , tdc_inst_0|mlt_inst|sum_st_1[4][12]~568, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][12] , tdc_inst_0|mlt_inst|sum_st_1[4][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][11] , tdc_inst_0|mlt_inst|sum_st_1[4][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][11] , tdc_inst_0|mlt_inst|sum_st_1[5][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][10] , tdc_inst_0|mlt_inst|sum_st_1[5][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][10] , tdc_inst_0|mlt_inst|sum_st_1[4][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][9] , tdc_inst_0|mlt_inst|sum_st_1[4][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][9] , tdc_inst_0|mlt_inst|sum_st_1[5][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][8] , tdc_inst_0|mlt_inst|sum_st_1[5][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][8] , tdc_inst_0|mlt_inst|sum_st_1[4][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][7] , tdc_inst_0|mlt_inst|sum_st_1[5][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][7] , tdc_inst_0|mlt_inst|sum_st_1[4][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][6] , tdc_inst_0|mlt_inst|sum_st_1[4][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][6] , tdc_inst_0|mlt_inst|sum_st_1[5][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][5] , tdc_inst_0|mlt_inst|sum_st_1[5][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][5] , tdc_inst_0|mlt_inst|sum_st_1[4][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][4] , tdc_inst_0|mlt_inst|sum_st_1[4][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][4] , tdc_inst_0|mlt_inst|sum_st_1[5][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][3] , tdc_inst_0|mlt_inst|sum_st_1[5][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][3] , tdc_inst_0|mlt_inst|sum_st_1[4][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][2] , tdc_inst_0|mlt_inst|sum_st_1[5][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][2] , tdc_inst_0|mlt_inst|sum_st_1[4][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[1] , tdc_inst_0|gen[5].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][1]~feeder , tdc_inst_0|fr_sync|data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][1] , tdc_inst_0|fr_sync|data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][1]~feeder , tdc_inst_0|fr_sync|sync_data[5][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][1] , tdc_inst_0|fr_sync|sync_data[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][1] , tdc_inst_0|frac_sync_out[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~39 , tdc_inst_0|mlt_inst|frac_delay~39, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][1] , tdc_inst_0|mlt_inst|frac_delay[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~325 , tdc_inst_0|mlt_inst|sum_st_1~325, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][1] , tdc_inst_0|mlt_inst|sum_st_1[5][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[1] , tdc_inst_0|gen[4].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][1]~feeder , tdc_inst_0|fr_sync|data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][1] , tdc_inst_0|fr_sync|data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][1]~feeder , tdc_inst_0|fr_sync|sync_data[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][1] , tdc_inst_0|fr_sync|sync_data[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][1]~feeder , tdc_inst_0|frac_sync_out[4][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][1] , tdc_inst_0|frac_sync_out[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~38 , tdc_inst_0|mlt_inst|frac_delay~38, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][1] , tdc_inst_0|mlt_inst|frac_delay[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~324 , tdc_inst_0|mlt_inst|sum_st_1~324, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][1] , tdc_inst_0|mlt_inst|sum_st_1[4][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[4].tc_inst|fr_sum[0] , tdc_inst_0|gen[4].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][0]~feeder , tdc_inst_0|fr_sync|data[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[4][0] , tdc_inst_0|fr_sync|data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][0]~feeder , tdc_inst_0|fr_sync|sync_data[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[4][0] , tdc_inst_0|fr_sync|sync_data[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][0]~feeder , tdc_inst_0|frac_sync_out[4][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[4][0] , tdc_inst_0|frac_sync_out[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~40 , tdc_inst_0|mlt_inst|frac_delay~40, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[4][0] , tdc_inst_0|mlt_inst|frac_delay[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~326 , tdc_inst_0|mlt_inst|sum_st_1~326, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][0] , tdc_inst_0|mlt_inst|sum_st_1[4][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[5].tc_inst|fr_sum[0] , tdc_inst_0|gen[5].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][0]~feeder , tdc_inst_0|fr_sync|data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[5][0] , tdc_inst_0|fr_sync|data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][0]~feeder , tdc_inst_0|fr_sync|sync_data[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[5][0] , tdc_inst_0|fr_sync|sync_data[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][0]~feeder , tdc_inst_0|frac_sync_out[5][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[5][0] , tdc_inst_0|frac_sync_out[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~41 , tdc_inst_0|mlt_inst|frac_delay~41, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[5][0] , tdc_inst_0|mlt_inst|frac_delay[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~327 , tdc_inst_0|mlt_inst|sum_st_1~327, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][0] , tdc_inst_0|mlt_inst|sum_st_1[5][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][0]~172 , tdc_inst_0|mlt_inst|sum_st_2[2][0]~172, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][1]~174 , tdc_inst_0|mlt_inst|sum_st_2[2][1]~174, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][2]~176 , tdc_inst_0|mlt_inst|sum_st_2[2][2]~176, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][3]~178 , tdc_inst_0|mlt_inst|sum_st_2[2][3]~178, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][4]~180 , tdc_inst_0|mlt_inst|sum_st_2[2][4]~180, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][5]~182 , tdc_inst_0|mlt_inst|sum_st_2[2][5]~182, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][6]~184 , tdc_inst_0|mlt_inst|sum_st_2[2][6]~184, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][7]~186 , tdc_inst_0|mlt_inst|sum_st_2[2][7]~186, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][8]~188 , tdc_inst_0|mlt_inst|sum_st_2[2][8]~188, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][9]~190 , tdc_inst_0|mlt_inst|sum_st_2[2][9]~190, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][10]~192 , tdc_inst_0|mlt_inst|sum_st_2[2][10]~192, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][11]~308 , tdc_inst_0|mlt_inst|sum_st_2[2][11]~308, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][12]~324 , tdc_inst_0|mlt_inst|sum_st_2[2][12]~324, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][12] , tdc_inst_0|mlt_inst|sum_st_2[2][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][11] , tdc_inst_0|mlt_inst|sum_st_2[3][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][11] , tdc_inst_0|mlt_inst|sum_st_2[2][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][10] , tdc_inst_0|mlt_inst|sum_st_2[3][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][10] , tdc_inst_0|mlt_inst|sum_st_2[2][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][9] , tdc_inst_0|mlt_inst|sum_st_2[3][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][9] , tdc_inst_0|mlt_inst|sum_st_2[2][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][8] , tdc_inst_0|mlt_inst|sum_st_2[2][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][8] , tdc_inst_0|mlt_inst|sum_st_2[3][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][7] , tdc_inst_0|mlt_inst|sum_st_2[3][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][7] , tdc_inst_0|mlt_inst|sum_st_2[2][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][6] , tdc_inst_0|mlt_inst|sum_st_2[3][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][6] , tdc_inst_0|mlt_inst|sum_st_2[2][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][5] , tdc_inst_0|mlt_inst|sum_st_2[2][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][5] , tdc_inst_0|mlt_inst|sum_st_2[3][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][4] , tdc_inst_0|mlt_inst|sum_st_2[3][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][4] , tdc_inst_0|mlt_inst|sum_st_2[2][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][3] , tdc_inst_0|mlt_inst|sum_st_2[2][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][3] , tdc_inst_0|mlt_inst|sum_st_2[3][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][2] , tdc_inst_0|mlt_inst|sum_st_2[2][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][2] , tdc_inst_0|mlt_inst|sum_st_2[3][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][1] , tdc_inst_0|mlt_inst|sum_st_2[2][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][1] , tdc_inst_0|mlt_inst|sum_st_2[3][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][0] , tdc_inst_0|mlt_inst|sum_st_2[2][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][0] , tdc_inst_0|mlt_inst|sum_st_2[3][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][0]~90 , tdc_inst_0|mlt_inst|sum_st_3[1][0]~90, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][1]~92 , tdc_inst_0|mlt_inst|sum_st_3[1][1]~92, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][2]~94 , tdc_inst_0|mlt_inst|sum_st_3[1][2]~94, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][3]~96 , tdc_inst_0|mlt_inst|sum_st_3[1][3]~96, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][4]~98 , tdc_inst_0|mlt_inst|sum_st_3[1][4]~98, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][5]~100 , tdc_inst_0|mlt_inst|sum_st_3[1][5]~100, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][6]~102 , tdc_inst_0|mlt_inst|sum_st_3[1][6]~102, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][7]~104 , tdc_inst_0|mlt_inst|sum_st_3[1][7]~104, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][8]~106 , tdc_inst_0|mlt_inst|sum_st_3[1][8]~106, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][9]~108 , tdc_inst_0|mlt_inst|sum_st_3[1][9]~108, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][10]~110 , tdc_inst_0|mlt_inst|sum_st_3[1][10]~110, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][11]~158 , tdc_inst_0|mlt_inst|sum_st_3[1][11]~158, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][12]~166 , tdc_inst_0|mlt_inst|sum_st_3[1][12]~166, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][12] , tdc_inst_0|mlt_inst|sum_st_3[1][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][11] , tdc_inst_0|mlt_inst|sum_st_3[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][11] , tdc_inst_0|mlt_inst|sum_st_3[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][10] , tdc_inst_0|mlt_inst|sum_st_3[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][10] , tdc_inst_0|mlt_inst|sum_st_3[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][9] , tdc_inst_0|mlt_inst|sum_st_3[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][9] , tdc_inst_0|mlt_inst|sum_st_3[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][8] , tdc_inst_0|mlt_inst|sum_st_3[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][8] , tdc_inst_0|mlt_inst|sum_st_3[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][7] , tdc_inst_0|mlt_inst|sum_st_3[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][7] , tdc_inst_0|mlt_inst|sum_st_3[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][6] , tdc_inst_0|mlt_inst|sum_st_3[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][6] , tdc_inst_0|mlt_inst|sum_st_3[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][5] , tdc_inst_0|mlt_inst|sum_st_3[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][5] , tdc_inst_0|mlt_inst|sum_st_3[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][4] , tdc_inst_0|mlt_inst|sum_st_3[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][4] , tdc_inst_0|mlt_inst|sum_st_3[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][3] , tdc_inst_0|mlt_inst|sum_st_3[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][3] , tdc_inst_0|mlt_inst|sum_st_3[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][2] , tdc_inst_0|mlt_inst|sum_st_3[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][2] , tdc_inst_0|mlt_inst|sum_st_3[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][1] , tdc_inst_0|mlt_inst|sum_st_3[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][1] , tdc_inst_0|mlt_inst|sum_st_3[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][0] , tdc_inst_0|mlt_inst|sum_st_3[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][0] , tdc_inst_0|mlt_inst|sum_st_3[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][0]~36 , tdc_inst_0|mlt_inst|sum_st_4[0][0]~36, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][1]~38 , tdc_inst_0|mlt_inst|sum_st_4[0][1]~38, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][2]~40 , tdc_inst_0|mlt_inst|sum_st_4[0][2]~40, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][3]~42 , tdc_inst_0|mlt_inst|sum_st_4[0][3]~42, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][4]~44 , tdc_inst_0|mlt_inst|sum_st_4[0][4]~44, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][5]~46 , tdc_inst_0|mlt_inst|sum_st_4[0][5]~46, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][6]~48 , tdc_inst_0|mlt_inst|sum_st_4[0][6]~48, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][7]~50 , tdc_inst_0|mlt_inst|sum_st_4[0][7]~50, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][8]~52 , tdc_inst_0|mlt_inst|sum_st_4[0][8]~52, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][9]~54 , tdc_inst_0|mlt_inst|sum_st_4[0][9]~54, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][10]~56 , tdc_inst_0|mlt_inst|sum_st_4[0][10]~56, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][11]~80 , tdc_inst_0|mlt_inst|sum_st_4[0][11]~80, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][12]~84 , tdc_inst_0|mlt_inst|sum_st_4[0][12]~84, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][12] , tdc_inst_0|mlt_inst|sum_st_4[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][11] , tdc_inst_0|mlt_inst|sum_st_4[1][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][11] , tdc_inst_0|mlt_inst|sum_st_4[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][10] , tdc_inst_0|mlt_inst|sum_st_4[1][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][10] , tdc_inst_0|mlt_inst|sum_st_4[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][9] , tdc_inst_0|mlt_inst|sum_st_4[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][9] , tdc_inst_0|mlt_inst|sum_st_4[1][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][8] , tdc_inst_0|mlt_inst|sum_st_4[1][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][8] , tdc_inst_0|mlt_inst|sum_st_4[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][7] , tdc_inst_0|mlt_inst|sum_st_4[1][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][7] , tdc_inst_0|mlt_inst|sum_st_4[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][6] , tdc_inst_0|mlt_inst|sum_st_4[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][6] , tdc_inst_0|mlt_inst|sum_st_4[1][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][5] , tdc_inst_0|mlt_inst|sum_st_4[1][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][5] , tdc_inst_0|mlt_inst|sum_st_4[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][4] , tdc_inst_0|mlt_inst|sum_st_4[1][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][4] , tdc_inst_0|mlt_inst|sum_st_4[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][3] , tdc_inst_0|mlt_inst|sum_st_4[1][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][3] , tdc_inst_0|mlt_inst|sum_st_4[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][2] , tdc_inst_0|mlt_inst|sum_st_4[1][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][2] , tdc_inst_0|mlt_inst|sum_st_4[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][1] , tdc_inst_0|mlt_inst|sum_st_4[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][1] , tdc_inst_0|mlt_inst|sum_st_4[1][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][0] , tdc_inst_0|mlt_inst|sum_st_4[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][0] , tdc_inst_0|mlt_inst|sum_st_4[1][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[0]~19 , tdc_inst_0|mlt_inst|sum_st_5[0]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[1]~21 , tdc_inst_0|mlt_inst|sum_st_5[1]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[2]~23 , tdc_inst_0|mlt_inst|sum_st_5[2]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[3]~25 , tdc_inst_0|mlt_inst|sum_st_5[3]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[4]~27 , tdc_inst_0|mlt_inst|sum_st_5[4]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[5]~29 , tdc_inst_0|mlt_inst|sum_st_5[5]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[6]~31 , tdc_inst_0|mlt_inst|sum_st_5[6]~31, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[7]~33 , tdc_inst_0|mlt_inst|sum_st_5[7]~33, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[8]~35 , tdc_inst_0|mlt_inst|sum_st_5[8]~35, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[9]~37 , tdc_inst_0|mlt_inst|sum_st_5[9]~37, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[10]~39 , tdc_inst_0|mlt_inst|sum_st_5[10]~39, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[11]~41 , tdc_inst_0|mlt_inst|sum_st_5[11]~41, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[12]~43 , tdc_inst_0|mlt_inst|sum_st_5[12]~43, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[12] , tdc_inst_0|mlt_inst|sum_st_5[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[12]~feeder , diff_inst|in_buf_1[12]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[4]~feeder , tdc_inst_0|mlt_inst|lr_ena[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[4] , tdc_inst_0|mlt_inst|lr_ena[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[5]~feeder , tdc_inst_0|mlt_inst|lr_ena[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[5] , tdc_inst_0|mlt_inst|lr_ena[5], DE0_TDC, 1
instance = comp, \diff_inst|recv~0 , diff_inst|recv~0, DE0_TDC, 1
instance = comp, \diff_inst|recv , diff_inst|recv, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~1 , diff_inst|buf1_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[12] , diff_inst|in_buf_1[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12]~feeder , diff_inst|in_buf_2[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~1 , diff_inst|buf2_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12] , diff_inst|in_buf_2[12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[11] , tdc_inst_0|mlt_inst|sum_st_5[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[11] , diff_inst|in_buf_1[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[11] , diff_inst|in_buf_2[11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[10] , tdc_inst_0|mlt_inst|sum_st_5[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10]~feeder , diff_inst|in_buf_2[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10] , diff_inst|in_buf_2[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[10]~feeder , diff_inst|in_buf_1[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[10] , diff_inst|in_buf_1[10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[9] , tdc_inst_0|mlt_inst|sum_st_5[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9]~feeder , diff_inst|in_buf_2[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9] , diff_inst|in_buf_2[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9]~feeder , diff_inst|in_buf_1[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9] , diff_inst|in_buf_1[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[8] , tdc_inst_0|mlt_inst|sum_st_5[8], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[8] , diff_inst|in_buf_2[8], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[8] , diff_inst|in_buf_1[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[7] , tdc_inst_0|mlt_inst|sum_st_5[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[7] , diff_inst|in_buf_1[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7]~feeder , diff_inst|in_buf_2[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7] , diff_inst|in_buf_2[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[6] , tdc_inst_0|mlt_inst|sum_st_5[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6] , diff_inst|in_buf_2[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6]~feeder , diff_inst|in_buf_1[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6] , diff_inst|in_buf_1[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[5] , tdc_inst_0|mlt_inst|sum_st_5[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5]~feeder , diff_inst|in_buf_2[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5] , diff_inst|in_buf_2[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[5]~feeder , diff_inst|in_buf_1[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[5] , diff_inst|in_buf_1[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[4] , tdc_inst_0|mlt_inst|sum_st_5[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4]~feeder , diff_inst|in_buf_1[4]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4] , diff_inst|in_buf_1[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[4] , diff_inst|in_buf_2[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[3] , tdc_inst_0|mlt_inst|sum_st_5[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3]~feeder , diff_inst|in_buf_1[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3] , diff_inst|in_buf_1[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3]~feeder , diff_inst|in_buf_2[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3] , diff_inst|in_buf_2[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[2] , tdc_inst_0|mlt_inst|sum_st_5[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2]~feeder , diff_inst|in_buf_1[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2] , diff_inst|in_buf_1[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2] , diff_inst|in_buf_2[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[1] , tdc_inst_0|mlt_inst|sum_st_5[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1]~feeder , diff_inst|in_buf_2[1]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1] , diff_inst|in_buf_2[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[1] , diff_inst|in_buf_1[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[0] , tdc_inst_0|mlt_inst|sum_st_5[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[0] , diff_inst|in_buf_2[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[0] , diff_inst|in_buf_1[0], DE0_TDC, 1
instance = comp, \diff_inst|diff[0]~20 , diff_inst|diff[0]~20, DE0_TDC, 1
instance = comp, \diff_inst|diff[1]~22 , diff_inst|diff[1]~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[2]~24 , diff_inst|diff[2]~24, DE0_TDC, 1
instance = comp, \diff_inst|diff[3]~26 , diff_inst|diff[3]~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[4]~28 , diff_inst|diff[4]~28, DE0_TDC, 1
instance = comp, \diff_inst|diff[5]~30 , diff_inst|diff[5]~30, DE0_TDC, 1
instance = comp, \diff_inst|diff[6]~32 , diff_inst|diff[6]~32, DE0_TDC, 1
instance = comp, \diff_inst|diff[7]~34 , diff_inst|diff[7]~34, DE0_TDC, 1
instance = comp, \diff_inst|diff[8]~36 , diff_inst|diff[8]~36, DE0_TDC, 1
instance = comp, \diff_inst|diff[9]~38 , diff_inst|diff[9]~38, DE0_TDC, 1
instance = comp, \diff_inst|diff[10]~40 , diff_inst|diff[10]~40, DE0_TDC, 1
instance = comp, \diff_inst|diff[11]~42 , diff_inst|diff[11]~42, DE0_TDC, 1
instance = comp, \diff_inst|diff[12]~44 , diff_inst|diff[12]~44, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~0 , diff_inst|buf1_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy , diff_inst|buf1_rdy, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~0 , diff_inst|buf2_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy , diff_inst|buf2_rdy, DE0_TDC, 1
instance = comp, \diff_inst|always0~0 , diff_inst|always0~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[12] , diff_inst|diff[12], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[12]~feeder , diff_inst|diff_1[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[12] , diff_inst|diff_1[12], DE0_TDC, 1
instance = comp, \diff_inst|diff[7] , diff_inst|diff[7], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[7]~feeder , diff_inst|diff_1[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[7] , diff_inst|diff_1[7], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~8 , byass_data1|Mux7~8, DE0_TDC, 1
instance = comp, \diff_inst|diff[5] , diff_inst|diff[5], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[5] , diff_inst|diff_1[5], DE0_TDC, 1
instance = comp, \diff_inst|diff[4] , diff_inst|diff[4], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[4]~feeder , diff_inst|diff_1[4]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[4] , diff_inst|diff_1[4], DE0_TDC, 1
instance = comp, \byass_data1|Mux5~2 , byass_data1|Mux5~2, DE0_TDC, 1
instance = comp, \diff_inst|diff[6] , diff_inst|diff[6], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[6] , diff_inst|diff_1[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~3 , byass_data1|Mux7~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~4 , byass_data1|Mux7~4, DE0_TDC, 1
instance = comp, \diff_inst|diff[0] , diff_inst|diff[0], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[0]~feeder , diff_inst|diff_1[0]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[0] , diff_inst|diff_1[0], DE0_TDC, 1
instance = comp, \diff_inst|diff[1] , diff_inst|diff[1], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[1] , diff_inst|diff_1[1], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~5 , byass_data1|Mux7~5, DE0_TDC, 1
instance = comp, \diff_inst|diff[3] , diff_inst|diff[3], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[3] , diff_inst|diff_1[3], DE0_TDC, 1
instance = comp, \diff_inst|diff[2] , diff_inst|diff[2], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[2] , diff_inst|diff_1[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux5~3 , byass_data1|Mux5~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~6 , byass_data1|Mux7~6, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~7 , byass_data1|Mux7~7, DE0_TDC, 1
instance = comp, \diff_inst|diff[8] , diff_inst|diff[8], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[8] , diff_inst|diff_1[8], DE0_TDC, 1
instance = comp, \diff_inst|diff[9] , diff_inst|diff[9], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[9] , diff_inst|diff_1[9], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~1 , byass_data1|Mux7~1, DE0_TDC, 1
instance = comp, \diff_inst|diff[11] , diff_inst|diff[11], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[11] , diff_inst|diff_1[11], DE0_TDC, 1
instance = comp, \diff_inst|diff[10] , diff_inst|diff[10], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[10] , diff_inst|diff_1[10], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~0 , byass_data1|Mux7~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~2 , byass_data1|Mux7~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~9 , byass_data1|Mux7~9, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[0] , byass_data1|output_buf[0], DE0_TDC, 1
instance = comp, \byass_data1|LessThan1~0 , byass_data1|LessThan1~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~2 , byass_data1|Mux6~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~3 , byass_data1|Mux6~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[2]~0 , byass_data1|output_buf[2]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][13]~598 , tdc_inst_0|mlt_inst|sum_st_1[3][13]~598, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][13] , tdc_inst_0|mlt_inst|sum_st_1[3][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][13]~596 , tdc_inst_0|mlt_inst|sum_st_1[2][13]~596, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][13] , tdc_inst_0|mlt_inst|sum_st_1[2][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][13]~338 , tdc_inst_0|mlt_inst|sum_st_2[1][13]~338, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][13] , tdc_inst_0|mlt_inst|sum_st_2[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][13]~594 , tdc_inst_0|mlt_inst|sum_st_1[1][13]~594, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][13] , tdc_inst_0|mlt_inst|sum_st_1[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13]~592 , tdc_inst_0|mlt_inst|sum_st_1[0][13]~592, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13] , tdc_inst_0|mlt_inst|sum_st_1[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][13]~336 , tdc_inst_0|mlt_inst|sum_st_2[0][13]~336, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][13] , tdc_inst_0|mlt_inst|sum_st_2[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][13]~172 , tdc_inst_0|mlt_inst|sum_st_3[0][13]~172, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][13] , tdc_inst_0|mlt_inst|sum_st_3[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][13]~602 , tdc_inst_0|mlt_inst|sum_st_1[5][13]~602, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][13] , tdc_inst_0|mlt_inst|sum_st_1[5][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][13]~600 , tdc_inst_0|mlt_inst|sum_st_1[4][13]~600, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][13] , tdc_inst_0|mlt_inst|sum_st_1[4][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][13]~340 , tdc_inst_0|mlt_inst|sum_st_2[2][13]~340, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][13] , tdc_inst_0|mlt_inst|sum_st_2[2][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][13]~604 , tdc_inst_0|mlt_inst|sum_st_1[6][13]~604, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][13] , tdc_inst_0|mlt_inst|sum_st_1[6][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][13]~606 , tdc_inst_0|mlt_inst|sum_st_1[7][13]~606, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][13] , tdc_inst_0|mlt_inst|sum_st_1[7][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][13]~342 , tdc_inst_0|mlt_inst|sum_st_2[3][13]~342, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][13] , tdc_inst_0|mlt_inst|sum_st_2[3][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][13]~174 , tdc_inst_0|mlt_inst|sum_st_3[1][13]~174, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][13] , tdc_inst_0|mlt_inst|sum_st_3[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][13]~88 , tdc_inst_0|mlt_inst|sum_st_4[0][13]~88, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][13] , tdc_inst_0|mlt_inst|sum_st_4[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][13]~620 , tdc_inst_0|mlt_inst|sum_st_1[14][13]~620, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][13] , tdc_inst_0|mlt_inst|sum_st_1[14][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][13]~622 , tdc_inst_0|mlt_inst|sum_st_1[15][13]~622, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][13] , tdc_inst_0|mlt_inst|sum_st_1[15][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][13]~350 , tdc_inst_0|mlt_inst|sum_st_2[7][13]~350, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][13] , tdc_inst_0|mlt_inst|sum_st_2[7][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][13]~618 , tdc_inst_0|mlt_inst|sum_st_1[13][13]~618, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][13] , tdc_inst_0|mlt_inst|sum_st_1[13][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][13]~616 , tdc_inst_0|mlt_inst|sum_st_1[12][13]~616, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][13] , tdc_inst_0|mlt_inst|sum_st_1[12][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][13]~348 , tdc_inst_0|mlt_inst|sum_st_2[6][13]~348, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][13] , tdc_inst_0|mlt_inst|sum_st_2[6][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][13]~178 , tdc_inst_0|mlt_inst|sum_st_3[3][13]~178, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][13] , tdc_inst_0|mlt_inst|sum_st_3[3][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][13]~612 , tdc_inst_0|mlt_inst|sum_st_1[10][13]~612, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][13] , tdc_inst_0|mlt_inst|sum_st_1[10][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][13]~614 , tdc_inst_0|mlt_inst|sum_st_1[11][13]~614, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][13] , tdc_inst_0|mlt_inst|sum_st_1[11][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][13]~346 , tdc_inst_0|mlt_inst|sum_st_2[5][13]~346, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][13] , tdc_inst_0|mlt_inst|sum_st_2[5][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][13]~610 , tdc_inst_0|mlt_inst|sum_st_1[9][13]~610, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][13] , tdc_inst_0|mlt_inst|sum_st_1[9][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][13]~608 , tdc_inst_0|mlt_inst|sum_st_1[8][13]~608, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][13] , tdc_inst_0|mlt_inst|sum_st_1[8][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][13]~344 , tdc_inst_0|mlt_inst|sum_st_2[4][13]~344, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][13] , tdc_inst_0|mlt_inst|sum_st_2[4][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][13]~176 , tdc_inst_0|mlt_inst|sum_st_3[2][13]~176, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][13] , tdc_inst_0|mlt_inst|sum_st_3[2][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][13]~90 , tdc_inst_0|mlt_inst|sum_st_4[1][13]~90, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][13] , tdc_inst_0|mlt_inst|sum_st_4[1][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[13]~45 , tdc_inst_0|mlt_inst|sum_st_5[13]~45, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[13] , tdc_inst_0|mlt_inst|sum_st_5[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[13] , diff_inst|in_buf_1[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[13] , diff_inst|in_buf_2[13], DE0_TDC, 1
instance = comp, \diff_inst|diff[13]~46 , diff_inst|diff[13]~46, DE0_TDC, 1
instance = comp, \diff_inst|diff[13] , diff_inst|diff[13], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[13] , diff_inst|diff_1[13], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~14 , byass_data1|Mux7~14, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~13 , byass_data1|Mux7~13, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~15 , byass_data1|Mux7~15, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~0 , byass_data1|Mux6~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~11 , byass_data1|Mux7~11, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~10 , byass_data1|Mux7~10, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~12 , byass_data1|Mux7~12, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~1 , byass_data1|Mux6~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~4 , byass_data1|Mux6~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1] , byass_data1|output_buf[1], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~16 , byass_data1|Mux7~16, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~17 , byass_data1|Mux7~17, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~18 , byass_data1|Mux7~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[2].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][14]~628 , tdc_inst_0|mlt_inst|sum_st_1[2][14]~628, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[2][14] , tdc_inst_0|mlt_inst|sum_st_1[2][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[3].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][14]~630 , tdc_inst_0|mlt_inst|sum_st_1[3][14]~630, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[3][14] , tdc_inst_0|mlt_inst|sum_st_1[3][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][14]~354 , tdc_inst_0|mlt_inst|sum_st_2[1][14]~354, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][14] , tdc_inst_0|mlt_inst|sum_st_2[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14]~624 , tdc_inst_0|mlt_inst|sum_st_1[0][14]~624, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14] , tdc_inst_0|mlt_inst|sum_st_1[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[1].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][14]~626 , tdc_inst_0|mlt_inst|sum_st_1[1][14]~626, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[1][14] , tdc_inst_0|mlt_inst|sum_st_1[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][14]~352 , tdc_inst_0|mlt_inst|sum_st_2[0][14]~352, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][14] , tdc_inst_0|mlt_inst|sum_st_2[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][14]~180 , tdc_inst_0|mlt_inst|sum_st_3[0][14]~180, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][14] , tdc_inst_0|mlt_inst|sum_st_3[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[7].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][14]~638 , tdc_inst_0|mlt_inst|sum_st_1[7][14]~638, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[7][14] , tdc_inst_0|mlt_inst|sum_st_1[7][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[6].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][14]~636 , tdc_inst_0|mlt_inst|sum_st_1[6][14]~636, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[6][14] , tdc_inst_0|mlt_inst|sum_st_1[6][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][14]~358 , tdc_inst_0|mlt_inst|sum_st_2[3][14]~358, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][14] , tdc_inst_0|mlt_inst|sum_st_2[3][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[4].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][14]~632 , tdc_inst_0|mlt_inst|sum_st_1[4][14]~632, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[4][14] , tdc_inst_0|mlt_inst|sum_st_1[4][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[5].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][14]~634 , tdc_inst_0|mlt_inst|sum_st_1[5][14]~634, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[5][14] , tdc_inst_0|mlt_inst|sum_st_1[5][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][14]~356 , tdc_inst_0|mlt_inst|sum_st_2[2][14]~356, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][14] , tdc_inst_0|mlt_inst|sum_st_2[2][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][14]~182 , tdc_inst_0|mlt_inst|sum_st_3[1][14]~182, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][14] , tdc_inst_0|mlt_inst|sum_st_3[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][14]~92 , tdc_inst_0|mlt_inst|sum_st_4[0][14]~92, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][14] , tdc_inst_0|mlt_inst|sum_st_4[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[15].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][14]~654 , tdc_inst_0|mlt_inst|sum_st_1[15][14]~654, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[15][14] , tdc_inst_0|mlt_inst|sum_st_1[15][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[14].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][14]~652 , tdc_inst_0|mlt_inst|sum_st_1[14][14]~652, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[14][14] , tdc_inst_0|mlt_inst|sum_st_1[14][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][14]~366 , tdc_inst_0|mlt_inst|sum_st_2[7][14]~366, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][14] , tdc_inst_0|mlt_inst|sum_st_2[7][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[12].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][14]~648 , tdc_inst_0|mlt_inst|sum_st_1[12][14]~648, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[12][14] , tdc_inst_0|mlt_inst|sum_st_1[12][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[13].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][14]~650 , tdc_inst_0|mlt_inst|sum_st_1[13][14]~650, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[13][14] , tdc_inst_0|mlt_inst|sum_st_1[13][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][14]~364 , tdc_inst_0|mlt_inst|sum_st_2[6][14]~364, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][14] , tdc_inst_0|mlt_inst|sum_st_2[6][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][14]~186 , tdc_inst_0|mlt_inst|sum_st_3[3][14]~186, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][14] , tdc_inst_0|mlt_inst|sum_st_3[3][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[9].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][14]~642 , tdc_inst_0|mlt_inst|sum_st_1[9][14]~642, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[9][14] , tdc_inst_0|mlt_inst|sum_st_1[9][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[8].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][14]~640 , tdc_inst_0|mlt_inst|sum_st_1[8][14]~640, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[8][14] , tdc_inst_0|mlt_inst|sum_st_1[8][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][14]~360 , tdc_inst_0|mlt_inst|sum_st_2[4][14]~360, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][14] , tdc_inst_0|mlt_inst|sum_st_2[4][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[11].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][14]~646 , tdc_inst_0|mlt_inst|sum_st_1[11][14]~646, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[11][14] , tdc_inst_0|mlt_inst|sum_st_1[11][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[10].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][14]~644 , tdc_inst_0|mlt_inst|sum_st_1[10][14]~644, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[10][14] , tdc_inst_0|mlt_inst|sum_st_1[10][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][14]~362 , tdc_inst_0|mlt_inst|sum_st_2[5][14]~362, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][14] , tdc_inst_0|mlt_inst|sum_st_2[5][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][14]~184 , tdc_inst_0|mlt_inst|sum_st_3[2][14]~184, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][14] , tdc_inst_0|mlt_inst|sum_st_3[2][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][14]~94 , tdc_inst_0|mlt_inst|sum_st_4[1][14]~94, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][14] , tdc_inst_0|mlt_inst|sum_st_4[1][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[14]~47 , tdc_inst_0|mlt_inst|sum_st_5[14]~47, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[14] , tdc_inst_0|mlt_inst|sum_st_5[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[14]~feeder , diff_inst|in_buf_2[14]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[14] , diff_inst|in_buf_2[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[14]~feeder , diff_inst|in_buf_1[14]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[14] , diff_inst|in_buf_1[14], DE0_TDC, 1
instance = comp, \diff_inst|diff[14]~48 , diff_inst|diff[14]~48, DE0_TDC, 1
instance = comp, \diff_inst|diff[14] , diff_inst|diff[14], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[14] , diff_inst|diff_1[14], DE0_TDC, 1
instance = comp, \byass_data1|Mux5~5 , byass_data1|Mux5~5, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~6 , byass_data1|Mux5~6, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~4 , byass_data1|Mux5~4, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~7 , byass_data1|Mux5~7, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[2] , byass_data1|output_buf[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux4~3 , byass_data1|Mux4~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][15]~370 , tdc_inst_0|mlt_inst|sum_st_2[1][15]~370, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[1][15] , tdc_inst_0|mlt_inst|sum_st_2[1][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][15]~368 , tdc_inst_0|mlt_inst|sum_st_2[0][15]~368, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[0][15] , tdc_inst_0|mlt_inst|sum_st_2[0][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][15]~188 , tdc_inst_0|mlt_inst|sum_st_3[0][15]~188, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][15] , tdc_inst_0|mlt_inst|sum_st_3[0][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][15]~374 , tdc_inst_0|mlt_inst|sum_st_2[3][15]~374, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[3][15] , tdc_inst_0|mlt_inst|sum_st_2[3][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][15]~372 , tdc_inst_0|mlt_inst|sum_st_2[2][15]~372, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[2][15] , tdc_inst_0|mlt_inst|sum_st_2[2][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][15]~190 , tdc_inst_0|mlt_inst|sum_st_3[1][15]~190, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][15] , tdc_inst_0|mlt_inst|sum_st_3[1][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][15]~96 , tdc_inst_0|mlt_inst|sum_st_4[0][15]~96, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][15] , tdc_inst_0|mlt_inst|sum_st_4[0][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][15]~380 , tdc_inst_0|mlt_inst|sum_st_2[6][15]~380, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[6][15] , tdc_inst_0|mlt_inst|sum_st_2[6][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][15]~382 , tdc_inst_0|mlt_inst|sum_st_2[7][15]~382, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[7][15] , tdc_inst_0|mlt_inst|sum_st_2[7][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][15]~194 , tdc_inst_0|mlt_inst|sum_st_3[3][15]~194, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][15] , tdc_inst_0|mlt_inst|sum_st_3[3][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][15]~378 , tdc_inst_0|mlt_inst|sum_st_2[5][15]~378, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[5][15] , tdc_inst_0|mlt_inst|sum_st_2[5][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][15]~376 , tdc_inst_0|mlt_inst|sum_st_2[4][15]~376, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_2[4][15] , tdc_inst_0|mlt_inst|sum_st_2[4][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][15]~192 , tdc_inst_0|mlt_inst|sum_st_3[2][15]~192, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][15] , tdc_inst_0|mlt_inst|sum_st_3[2][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][15]~98 , tdc_inst_0|mlt_inst|sum_st_4[1][15]~98, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][15] , tdc_inst_0|mlt_inst|sum_st_4[1][15], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[15]~49 , tdc_inst_0|mlt_inst|sum_st_5[15]~49, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[15] , tdc_inst_0|mlt_inst|sum_st_5[15], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[15] , diff_inst|in_buf_2[15], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[15] , diff_inst|in_buf_1[15], DE0_TDC, 1
instance = comp, \diff_inst|diff[15]~50 , diff_inst|diff[15]~50, DE0_TDC, 1
instance = comp, \diff_inst|diff[15] , diff_inst|diff[15], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[15]~feeder , diff_inst|diff_1[15]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[15] , diff_inst|diff_1[15], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~22 , byass_data1|Mux7~22, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~0 , byass_data1|Mux4~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~20 , byass_data1|Mux7~20, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~19 , byass_data1|Mux7~19, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~21 , byass_data1|Mux7~21, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~1 , byass_data1|Mux4~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~2 , byass_data1|Mux4~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~4 , byass_data1|Mux4~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3] , byass_data1|output_buf[3], DE0_TDC, 1
instance = comp, \byass_data1|output_buf[4]~2 , byass_data1|output_buf[4]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][16]~196 , tdc_inst_0|mlt_inst|sum_st_3[0][16]~196, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[0][16] , tdc_inst_0|mlt_inst|sum_st_3[0][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][16]~198 , tdc_inst_0|mlt_inst|sum_st_3[1][16]~198, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[1][16] , tdc_inst_0|mlt_inst|sum_st_3[1][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][16]~100 , tdc_inst_0|mlt_inst|sum_st_4[0][16]~100, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][16] , tdc_inst_0|mlt_inst|sum_st_4[0][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][16]~202 , tdc_inst_0|mlt_inst|sum_st_3[3][16]~202, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[3][16] , tdc_inst_0|mlt_inst|sum_st_3[3][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][16]~200 , tdc_inst_0|mlt_inst|sum_st_3[2][16]~200, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_3[2][16] , tdc_inst_0|mlt_inst|sum_st_3[2][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][16]~102 , tdc_inst_0|mlt_inst|sum_st_4[1][16]~102, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][16] , tdc_inst_0|mlt_inst|sum_st_4[1][16], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[16]~51 , tdc_inst_0|mlt_inst|sum_st_5[16]~51, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[16] , tdc_inst_0|mlt_inst|sum_st_5[16], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[16] , diff_inst|in_buf_1[16], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[16] , diff_inst|in_buf_2[16], DE0_TDC, 1
instance = comp, \diff_inst|diff[16]~52 , diff_inst|diff[16]~52, DE0_TDC, 1
instance = comp, \diff_inst|diff[16] , diff_inst|diff[16], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[16] , diff_inst|diff_1[16], DE0_TDC, 1
instance = comp, \byass_data1|Mux3~1 , byass_data1|Mux3~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~23 , byass_data1|Mux7~23, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~2 , byass_data1|Mux3~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~0 , byass_data1|Mux3~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~3 , byass_data1|Mux3~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[4] , byass_data1|output_buf[4], DE0_TDC, 1
instance = comp, \byass_data1|Mux2~0 , byass_data1|Mux2~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~24 , byass_data1|Mux7~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][17]~104 , tdc_inst_0|mlt_inst|sum_st_4[0][17]~104, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[0][17] , tdc_inst_0|mlt_inst|sum_st_4[0][17], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][17]~106 , tdc_inst_0|mlt_inst|sum_st_4[1][17]~106, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_4[1][17] , tdc_inst_0|mlt_inst|sum_st_4[1][17], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[17]~53 , tdc_inst_0|mlt_inst|sum_st_5[17]~53, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[17] , tdc_inst_0|mlt_inst|sum_st_5[17], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[17]~feeder , diff_inst|in_buf_2[17]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[17] , diff_inst|in_buf_2[17], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[17] , diff_inst|in_buf_1[17], DE0_TDC, 1
instance = comp, \diff_inst|diff[17]~54 , diff_inst|diff[17]~54, DE0_TDC, 1
instance = comp, \diff_inst|diff[17] , diff_inst|diff[17], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[17] , diff_inst|diff_1[17], DE0_TDC, 1
instance = comp, \byass_data1|Mux2~1 , byass_data1|Mux2~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~2 , byass_data1|Mux2~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~3 , byass_data1|Mux2~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[5] , byass_data1|output_buf[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[18]~55 , tdc_inst_0|mlt_inst|sum_st_5[18]~55, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[18] , tdc_inst_0|mlt_inst|sum_st_5[18], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[18]~feeder , diff_inst|in_buf_1[18]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[18] , diff_inst|in_buf_1[18], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[18]~feeder , diff_inst|in_buf_2[18]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[18] , diff_inst|in_buf_2[18], DE0_TDC, 1
instance = comp, \diff_inst|diff[18]~56 , diff_inst|diff[18]~56, DE0_TDC, 1
instance = comp, \diff_inst|diff[18] , diff_inst|diff[18], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[18] , diff_inst|diff_1[18], DE0_TDC, 1
instance = comp, \byass_data1|Mux1~1 , byass_data1|Mux1~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~25 , byass_data1|Mux7~25, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~2 , byass_data1|Mux1~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~0 , byass_data1|Mux1~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~3 , byass_data1|Mux1~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[6] , byass_data1|output_buf[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux0~0 , byass_data1|Mux0~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[19]~58 , diff_inst|diff[19]~58, DE0_TDC, 1
instance = comp, \diff_inst|diff[19] , diff_inst|diff[19], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[19] , diff_inst|diff_1[19], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~28 , byass_data1|Mux7~28, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~26 , byass_data1|Mux7~26, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~27 , byass_data1|Mux7~27, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~1 , byass_data1|Mux0~1, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[7] , byass_data1|output_buf[7], DE0_TDC, 1
instance = comp, \diff_inst|out_valid~feeder , diff_inst|out_valid~feeder, DE0_TDC, 1
instance = comp, \diff_inst|out_valid , diff_inst|out_valid, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0]~0 , diff_inst|wr_delay[0]~0, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0] , diff_inst|wr_delay[0], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[1] , diff_inst|wr_delay[1], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[2] , diff_inst|wr_delay[2], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3] , diff_inst|wr_delay[3], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[4] , diff_inst|wr_delay[4], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5]~feeder , diff_inst|wr_delay[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5] , diff_inst|wr_delay[5], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[6]~feeder , diff_inst|wr_delay[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[6] , diff_inst|wr_delay[6], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7]~feeder , diff_inst|wr_delay[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7] , diff_inst|wr_delay[7], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~2 , diff_inst|WideAnd0~2, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~3 , diff_inst|WideAnd0~3, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[8]~feeder , diff_inst|wr_delay[8]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[8] , diff_inst|wr_delay[8], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9]~feeder , diff_inst|wr_delay[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9] , diff_inst|wr_delay[9], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10]~feeder , diff_inst|wr_delay[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10] , diff_inst|wr_delay[10], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[11]~feeder , diff_inst|wr_delay[11]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[11] , diff_inst|wr_delay[11], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[12] , diff_inst|wr_delay[12], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13]~feeder , diff_inst|wr_delay[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13] , diff_inst|wr_delay[13], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14] , diff_inst|wr_delay[14], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[15] , diff_inst|wr_delay[15], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~0 , diff_inst|WideAnd0~0, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~1 , diff_inst|WideAnd0~1, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~4 , diff_inst|WideAnd0~4, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \~GND , ~GND, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual , sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \singen1|altsyncram_component|auto_generated|ram_block1a0 , singen1|altsyncram_component|auto_generated|ram_block1a0, DE0_TDC, 1
instance = comp, \Add3~1 , Add3~1, DE0_TDC, 1
instance = comp, \Add3~2 , Add3~2, DE0_TDC, 1
instance = comp, \clk_div4~0 , clk_div4~0, DE0_TDC, 1
instance = comp, \clk_div4[2] , clk_div4[2], DE0_TDC, 1
instance = comp, \Add3~4 , Add3~4, DE0_TDC, 1
instance = comp, \clk_div4[3] , clk_div4[3], DE0_TDC, 1
instance = comp, \Add3~6 , Add3~6, DE0_TDC, 1
instance = comp, \clk_div4[4] , clk_div4[4], DE0_TDC, 1
instance = comp, \Add3~8 , Add3~8, DE0_TDC, 1
instance = comp, \clk_div4[5] , clk_div4[5], DE0_TDC, 1
instance = comp, \Add3~10 , Add3~10, DE0_TDC, 1
instance = comp, \clk_div4[6] , clk_div4[6], DE0_TDC, 1
instance = comp, \Add3~12 , Add3~12, DE0_TDC, 1
instance = comp, \clk_div4[7] , clk_div4[7], DE0_TDC, 1
instance = comp, \Add3~14 , Add3~14, DE0_TDC, 1
instance = comp, \clk_div4[8] , clk_div4[8], DE0_TDC, 1
instance = comp, \Add3~16 , Add3~16, DE0_TDC, 1
instance = comp, \clk_div4[9] , clk_div4[9], DE0_TDC, 1
instance = comp, \Add3~18 , Add3~18, DE0_TDC, 1
instance = comp, \clk_div4[10] , clk_div4[10], DE0_TDC, 1
instance = comp, \Add3~20 , Add3~20, DE0_TDC, 1
instance = comp, \clk_div4[11] , clk_div4[11], DE0_TDC, 1
instance = comp, \Add3~22 , Add3~22, DE0_TDC, 1
instance = comp, \clk_div4[12] , clk_div4[12], DE0_TDC, 1
instance = comp, \Add3~24 , Add3~24, DE0_TDC, 1
instance = comp, \clk_div4[13] , clk_div4[13], DE0_TDC, 1
instance = comp, \Equal3~1 , Equal3~1, DE0_TDC, 1
instance = comp, \Equal3~2 , Equal3~2, DE0_TDC, 1
instance = comp, \Equal3~3 , Equal3~3, DE0_TDC, 1
instance = comp, \Add3~26 , Add3~26, DE0_TDC, 1
instance = comp, \clk_div4[14] , clk_div4[14], DE0_TDC, 1
instance = comp, \Add3~28 , Add3~28, DE0_TDC, 1
instance = comp, \clk_div4[15] , clk_div4[15], DE0_TDC, 1
instance = comp, \Equal3~0 , Equal3~0, DE0_TDC, 1
instance = comp, \Equal3~4 , Equal3~4, DE0_TDC, 1
instance = comp, \clk_20m~0 , clk_20m~0, DE0_TDC, 1
instance = comp, \clk_20m~clkctrl , clk_20m~clkctrl, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[1]~13 , uart_test|async_transmitter_1|tickgen|Acc[1]~13, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[1] , uart_test|async_transmitter_1|tickgen|Acc[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[2]~15 , uart_test|async_transmitter_1|tickgen|Acc[2]~15, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[2] , uart_test|async_transmitter_1|tickgen|Acc[2], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[3]~17 , uart_test|async_transmitter_1|tickgen|Acc[3]~17, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[3] , uart_test|async_transmitter_1|tickgen|Acc[3], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[4]~19 , uart_test|async_transmitter_1|tickgen|Acc[4]~19, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[4] , uart_test|async_transmitter_1|tickgen|Acc[4], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[5]~21 , uart_test|async_transmitter_1|tickgen|Acc[5]~21, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[5] , uart_test|async_transmitter_1|tickgen|Acc[5], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[6]~23 , uart_test|async_transmitter_1|tickgen|Acc[6]~23, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[6] , uart_test|async_transmitter_1|tickgen|Acc[6], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[7]~25 , uart_test|async_transmitter_1|tickgen|Acc[7]~25, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[7] , uart_test|async_transmitter_1|tickgen|Acc[7], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[8]~27 , uart_test|async_transmitter_1|tickgen|Acc[8]~27, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[8] , uart_test|async_transmitter_1|tickgen|Acc[8], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[9]~29 , uart_test|async_transmitter_1|tickgen|Acc[9]~29, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[9] , uart_test|async_transmitter_1|tickgen|Acc[9], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[10]~31 , uart_test|async_transmitter_1|tickgen|Acc[10]~31, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[10] , uart_test|async_transmitter_1|tickgen|Acc[10], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[11]~33 , uart_test|async_transmitter_1|tickgen|Acc[11]~33, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[11] , uart_test|async_transmitter_1|tickgen|Acc[11], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[12]~35 , uart_test|async_transmitter_1|tickgen|Acc[12]~35, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[12] , uart_test|async_transmitter_1|tickgen|Acc[12], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[13]~37 , uart_test|async_transmitter_1|tickgen|Acc[13]~37, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[13] , uart_test|async_transmitter_1|tickgen|Acc[13], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~0 , uart_test|async_transmitter_1|Mux1~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~1 , uart_test|async_transmitter_1|Mux1~1, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux0~2 , uart_test|async_transmitter_1|Mux0~2, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~2 , uart_test|data_count[3]~2, DE0_TDC, 1
instance = comp, \Add1~1 , Add1~1, DE0_TDC, 1
instance = comp, \Add1~2 , Add1~2, DE0_TDC, 1
instance = comp, \clk_div2[2] , clk_div2[2], DE0_TDC, 1
instance = comp, \Add1~4 , Add1~4, DE0_TDC, 1
instance = comp, \clk_div2~4 , clk_div2~4, DE0_TDC, 1
instance = comp, \clk_div2[3] , clk_div2[3], DE0_TDC, 1
instance = comp, \Add1~6 , Add1~6, DE0_TDC, 1
instance = comp, \clk_div2[4] , clk_div2[4], DE0_TDC, 1
instance = comp, \Add1~8 , Add1~8, DE0_TDC, 1
instance = comp, \clk_div2[5] , clk_div2[5], DE0_TDC, 1
instance = comp, \Add1~10 , Add1~10, DE0_TDC, 1
instance = comp, \clk_div2[6] , clk_div2[6], DE0_TDC, 1
instance = comp, \Add1~12 , Add1~12, DE0_TDC, 1
instance = comp, \clk_div2~3 , clk_div2~3, DE0_TDC, 1
instance = comp, \clk_div2[7] , clk_div2[7], DE0_TDC, 1
instance = comp, \Add1~14 , Add1~14, DE0_TDC, 1
instance = comp, \clk_div2~2 , clk_div2~2, DE0_TDC, 1
instance = comp, \clk_div2[8] , clk_div2[8], DE0_TDC, 1
instance = comp, \Add1~16 , Add1~16, DE0_TDC, 1
instance = comp, \clk_div2~1 , clk_div2~1, DE0_TDC, 1
instance = comp, \clk_div2[9] , clk_div2[9], DE0_TDC, 1
instance = comp, \Add1~18 , Add1~18, DE0_TDC, 1
instance = comp, \clk_div2[10] , clk_div2[10], DE0_TDC, 1
instance = comp, \Add1~20 , Add1~20, DE0_TDC, 1
instance = comp, \clk_div2[11] , clk_div2[11], DE0_TDC, 1
instance = comp, \Add1~22 , Add1~22, DE0_TDC, 1
instance = comp, \clk_div2~0 , clk_div2~0, DE0_TDC, 1
instance = comp, \clk_div2[12] , clk_div2[12], DE0_TDC, 1
instance = comp, \Add1~24 , Add1~24, DE0_TDC, 1
instance = comp, \clk_div2[13] , clk_div2[13], DE0_TDC, 1
instance = comp, \Add1~26 , Add1~26, DE0_TDC, 1
instance = comp, \clk_div2[14] , clk_div2[14], DE0_TDC, 1
instance = comp, \Add1~28 , Add1~28, DE0_TDC, 1
instance = comp, \clk_div2[15] , clk_div2[15], DE0_TDC, 1
instance = comp, \Equal1~0 , Equal1~0, DE0_TDC, 1
instance = comp, \Equal1~2 , Equal1~2, DE0_TDC, 1
instance = comp, \Equal1~1 , Equal1~1, DE0_TDC, 1
instance = comp, \Equal1~3 , Equal1~3, DE0_TDC, 1
instance = comp, \Equal1~4 , Equal1~4, DE0_TDC, 1
instance = comp, \clk_20k~0 , clk_20k~0, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_flag~0 , uart_test|data_rdy_flag~0, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_flag , uart_test|data_rdy_flag, DE0_TDC, 1
instance = comp, \uart_test|Mux1~1 , uart_test|Mux1~1, DE0_TDC, 1
instance = comp, \uart_test|Mux4~2 , uart_test|Mux4~2, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_wait~0 , uart_test|data_rdy_wait~0, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_wait~1 , uart_test|data_rdy_wait~1, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_wait , uart_test|data_rdy_wait, DE0_TDC, 1
instance = comp, \uart_test|always0~0 , uart_test|always0~0, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~4 , uart_test|data_count[3]~4, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~11 , uart_test|data_count[3]~11, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~5 , uart_test|data_count[3]~5, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~6 , uart_test|data_count[3]~6, DE0_TDC, 1
instance = comp, \uart_test|data_count~3 , uart_test|data_count~3, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~7 , uart_test|data_count[3]~7, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~8 , uart_test|data_count[3]~8, DE0_TDC, 1
instance = comp, \uart_test|data_count[3]~9 , uart_test|data_count[3]~9, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~10 , uart_test|data_count[0]~10, DE0_TDC, 1
instance = comp, \uart_test|data_count[0] , uart_test|data_count[0], DE0_TDC, 1
instance = comp, \uart_test|wait_enb~2 , uart_test|wait_enb~2, DE0_TDC, 1
instance = comp, \uart_test|wait_enb , uart_test|wait_enb, DE0_TDC, 1
instance = comp, \uart_test|Mux4~3 , uart_test|Mux4~3, DE0_TDC, 1
instance = comp, \uart_test|Mux4~4 , uart_test|Mux4~4, DE0_TDC, 1
instance = comp, \uart_test|Mux4~5 , uart_test|Mux4~5, DE0_TDC, 1
instance = comp, \uart_test|data_count[1] , uart_test|data_count[1], DE0_TDC, 1
instance = comp, \uart_test|Mux3~0 , uart_test|Mux3~0, DE0_TDC, 1
instance = comp, \uart_test|Mux3~1 , uart_test|Mux3~1, DE0_TDC, 1
instance = comp, \uart_test|data_count[2] , uart_test|data_count[2], DE0_TDC, 1
instance = comp, \uart_test|Mux1~0 , uart_test|Mux1~0, DE0_TDC, 1
instance = comp, \uart_test|enb_flag~1 , uart_test|enb_flag~1, DE0_TDC, 1
instance = comp, \uart_test|enb_flag~0 , uart_test|enb_flag~0, DE0_TDC, 1
instance = comp, \uart_test|Mux1~2 , uart_test|Mux1~2, DE0_TDC, 1
instance = comp, \uart_test|Mux1~3 , uart_test|Mux1~3, DE0_TDC, 1
instance = comp, \uart_test|enb_flag , uart_test|enb_flag, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~2 , uart_test|async_transmitter_1|Mux1~2, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~3 , uart_test|async_transmitter_1|Mux1~3, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[2] , uart_test|async_transmitter_1|TxD_state[2], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux2~0 , uart_test|async_transmitter_1|Mux2~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux2~1 , uart_test|async_transmitter_1|Mux2~1, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[1] , uart_test|async_transmitter_1|TxD_state[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux0~3 , uart_test|async_transmitter_1|Mux0~3, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux0~4 , uart_test|async_transmitter_1|Mux0~4, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[3] , uart_test|async_transmitter_1|TxD_state[3], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux3~0 , uart_test|async_transmitter_1|Mux3~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux3~1 , uart_test|async_transmitter_1|Mux3~1, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[0] , uart_test|async_transmitter_1|TxD_state[0], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Equal0~0 , uart_test|async_transmitter_1|Equal0~0, DE0_TDC, 1
instance = comp, \Add2~1 , Add2~1, DE0_TDC, 1
instance = comp, \Add2~2 , Add2~2, DE0_TDC, 1
instance = comp, \clk_div3~4 , clk_div3~4, DE0_TDC, 1
instance = comp, \clk_div3[2] , clk_div3[2], DE0_TDC, 1
instance = comp, \Add2~4 , Add2~4, DE0_TDC, 1
instance = comp, \clk_div3[3] , clk_div3[3], DE0_TDC, 1
instance = comp, \Add2~6 , Add2~6, DE0_TDC, 1
instance = comp, \clk_div3[4] , clk_div3[4], DE0_TDC, 1
instance = comp, \Add2~8 , Add2~8, DE0_TDC, 1
instance = comp, \clk_div3[5] , clk_div3[5], DE0_TDC, 1
instance = comp, \Add2~10 , Add2~10, DE0_TDC, 1
instance = comp, \clk_div3~3 , clk_div3~3, DE0_TDC, 1
instance = comp, \clk_div3[6] , clk_div3[6], DE0_TDC, 1
instance = comp, \Add2~12 , Add2~12, DE0_TDC, 1
instance = comp, \clk_div3~2 , clk_div3~2, DE0_TDC, 1
instance = comp, \clk_div3[7] , clk_div3[7], DE0_TDC, 1
instance = comp, \Add2~14 , Add2~14, DE0_TDC, 1
instance = comp, \clk_div3~1 , clk_div3~1, DE0_TDC, 1
instance = comp, \clk_div3[8] , clk_div3[8], DE0_TDC, 1
instance = comp, \Add2~16 , Add2~16, DE0_TDC, 1
instance = comp, \clk_div3[9] , clk_div3[9], DE0_TDC, 1
instance = comp, \Add2~18 , Add2~18, DE0_TDC, 1
instance = comp, \clk_div3[10] , clk_div3[10], DE0_TDC, 1
instance = comp, \Add2~20 , Add2~20, DE0_TDC, 1
instance = comp, \clk_div3~0 , clk_div3~0, DE0_TDC, 1
instance = comp, \clk_div3[11] , clk_div3[11], DE0_TDC, 1
instance = comp, \Add2~22 , Add2~22, DE0_TDC, 1
instance = comp, \clk_div3[12] , clk_div3[12], DE0_TDC, 1
instance = comp, \Add2~24 , Add2~24, DE0_TDC, 1
instance = comp, \clk_div3[13] , clk_div3[13], DE0_TDC, 1
instance = comp, \Equal2~1 , Equal2~1, DE0_TDC, 1
instance = comp, \Equal2~3 , Equal2~3, DE0_TDC, 1
instance = comp, \Equal2~2 , Equal2~2, DE0_TDC, 1
instance = comp, \Add2~26 , Add2~26, DE0_TDC, 1
instance = comp, \clk_div3[14] , clk_div3[14], DE0_TDC, 1
instance = comp, \Add2~28 , Add2~28, DE0_TDC, 1
instance = comp, \clk_div3[15] , clk_div3[15], DE0_TDC, 1
instance = comp, \Equal2~0 , Equal2~0, DE0_TDC, 1
instance = comp, \Equal2~4 , Equal2~4, DE0_TDC, 1
instance = comp, \clk_40k~0 , clk_40k~0, DE0_TDC, 1
instance = comp, \clk_40k~clkctrl , clk_40k~clkctrl, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k~clkctrl , ph_ctl|clk_10k~clkctrl, DE0_TDC, 1
instance = comp, \diff_out_temp2[0]~feeder , diff_out_temp2[0]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[0] , diff_out_temp2[0], DE0_TDC, 1
instance = comp, \diff_out_temp4[0]~16 , diff_out_temp4[0]~16, DE0_TDC, 1
instance = comp, \diff_out_temp4[0] , diff_out_temp4[0], DE0_TDC, 1
instance = comp, \comb_902|Add1~0 , comb_902|Add1~0, DE0_TDC, 1
instance = comp, \comb_902|Add0~0 , comb_902|Add0~0, DE0_TDC, 1
instance = comp, \comb_902|main_counter~2 , comb_902|main_counter~2, DE0_TDC, 1
instance = comp, \comb_902|main_summ[2]~16 , comb_902|main_summ[2]~16, DE0_TDC, 1
instance = comp, \comb_902|main_counter[0] , comb_902|main_counter[0], DE0_TDC, 1
instance = comp, \comb_902|Add0~2 , comb_902|Add0~2, DE0_TDC, 1
instance = comp, \comb_902|main_counter~3 , comb_902|main_counter~3, DE0_TDC, 1
instance = comp, \comb_902|main_counter[1] , comb_902|main_counter[1], DE0_TDC, 1
instance = comp, \comb_902|Add0~4 , comb_902|Add0~4, DE0_TDC, 1
instance = comp, \comb_902|main_counter~4 , comb_902|main_counter~4, DE0_TDC, 1
instance = comp, \comb_902|main_counter[2] , comb_902|main_counter[2], DE0_TDC, 1
instance = comp, \comb_902|Add0~6 , comb_902|Add0~6, DE0_TDC, 1
instance = comp, \comb_902|main_counter~5 , comb_902|main_counter~5, DE0_TDC, 1
instance = comp, \comb_902|main_counter[3] , comb_902|main_counter[3], DE0_TDC, 1
instance = comp, \comb_902|Add0~8 , comb_902|Add0~8, DE0_TDC, 1
instance = comp, \comb_902|main_counter~6 , comb_902|main_counter~6, DE0_TDC, 1
instance = comp, \comb_902|main_counter[4] , comb_902|main_counter[4], DE0_TDC, 1
instance = comp, \comb_902|Add0~10 , comb_902|Add0~10, DE0_TDC, 1
instance = comp, \comb_902|main_counter~7 , comb_902|main_counter~7, DE0_TDC, 1
instance = comp, \comb_902|main_counter[5] , comb_902|main_counter[5], DE0_TDC, 1
instance = comp, \comb_902|Add0~12 , comb_902|Add0~12, DE0_TDC, 1
instance = comp, \comb_902|main_counter~8 , comb_902|main_counter~8, DE0_TDC, 1
instance = comp, \comb_902|main_counter[6] , comb_902|main_counter[6], DE0_TDC, 1
instance = comp, \comb_902|Add0~14 , comb_902|Add0~14, DE0_TDC, 1
instance = comp, \comb_902|main_counter~9 , comb_902|main_counter~9, DE0_TDC, 1
instance = comp, \comb_902|main_counter[7] , comb_902|main_counter[7], DE0_TDC, 1
instance = comp, \comb_902|main_counter[8]~0 , comb_902|main_counter[8]~0, DE0_TDC, 1
instance = comp, \comb_902|LessThan0~0 , comb_902|LessThan0~0, DE0_TDC, 1
instance = comp, \comb_902|Add0~16 , comb_902|Add0~16, DE0_TDC, 1
instance = comp, \comb_902|main_counter[8]~10 , comb_902|main_counter[8]~10, DE0_TDC, 1
instance = comp, \comb_902|main_counter[8] , comb_902|main_counter[8], DE0_TDC, 1
instance = comp, \comb_902|Add0~18 , comb_902|Add0~18, DE0_TDC, 1
instance = comp, \comb_902|main_counter[9]~11 , comb_902|main_counter[9]~11, DE0_TDC, 1
instance = comp, \comb_902|main_counter[9]~feeder , comb_902|main_counter[9]~feeder, DE0_TDC, 1
instance = comp, \comb_902|main_counter[9] , comb_902|main_counter[9], DE0_TDC, 1
instance = comp, \comb_902|main_counter[8]~1 , comb_902|main_counter[8]~1, DE0_TDC, 1
instance = comp, \comb_902|main_summ~15 , comb_902|main_summ~15, DE0_TDC, 1
instance = comp, \comb_902|main_summ[0] , comb_902|main_summ[0], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[0]~feeder , comb_902|main_summ_buf[0]~feeder, DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[0] , comb_902|main_summ_buf[0], DE0_TDC, 1
instance = comp, \result_biass[8]~9 , result_biass[8]~9, DE0_TDC, 1
instance = comp, \horrible_counter[0]~5 , horrible_counter[0]~5, DE0_TDC, 1
instance = comp, \SW[3]~input , SW[3]~input, DE0_TDC, 1
instance = comp, \key_flag~feeder , key_flag~feeder, DE0_TDC, 1
instance = comp, \always4~1 , always4~1, DE0_TDC, 1
instance = comp, \horrible_counter[2]~11 , horrible_counter[2]~11, DE0_TDC, 1
instance = comp, \horrible_counter[3]~13 , horrible_counter[3]~13, DE0_TDC, 1
instance = comp, \horrible_counter[3] , horrible_counter[3], DE0_TDC, 1
instance = comp, \horrible_counter[3]~9 , horrible_counter[3]~9, DE0_TDC, 1
instance = comp, \horrible_counter[4]~15 , horrible_counter[4]~15, DE0_TDC, 1
instance = comp, \horrible_counter[4] , horrible_counter[4], DE0_TDC, 1
instance = comp, \horrible_counter[3]~10 , horrible_counter[3]~10, DE0_TDC, 1
instance = comp, \horrible_counter[0] , horrible_counter[0], DE0_TDC, 1
instance = comp, \horrible_counter[1]~7 , horrible_counter[1]~7, DE0_TDC, 1
instance = comp, \horrible_counter[1] , horrible_counter[1], DE0_TDC, 1
instance = comp, \horrible_counter[2] , horrible_counter[2], DE0_TDC, 1
instance = comp, \diff_out_temp2[7]~feeder , diff_out_temp2[7]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[7] , diff_out_temp2[7], DE0_TDC, 1
instance = comp, \diff_out_temp2[6]~feeder , diff_out_temp2[6]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[6] , diff_out_temp2[6], DE0_TDC, 1
instance = comp, \diff_out_temp2[5] , diff_out_temp2[5], DE0_TDC, 1
instance = comp, \diff_out_temp2[4] , diff_out_temp2[4], DE0_TDC, 1
instance = comp, \diff_out_temp2[3]~feeder , diff_out_temp2[3]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[3] , diff_out_temp2[3], DE0_TDC, 1
instance = comp, \diff_out_temp2[2] , diff_out_temp2[2], DE0_TDC, 1
instance = comp, \diff_out_temp2[1] , diff_out_temp2[1], DE0_TDC, 1
instance = comp, \diff_out_temp4[1]~18 , diff_out_temp4[1]~18, DE0_TDC, 1
instance = comp, \diff_out_temp4[2]~20 , diff_out_temp4[2]~20, DE0_TDC, 1
instance = comp, \diff_out_temp4[3]~22 , diff_out_temp4[3]~22, DE0_TDC, 1
instance = comp, \diff_out_temp4[4]~24 , diff_out_temp4[4]~24, DE0_TDC, 1
instance = comp, \diff_out_temp4[5]~26 , diff_out_temp4[5]~26, DE0_TDC, 1
instance = comp, \diff_out_temp4[6]~28 , diff_out_temp4[6]~28, DE0_TDC, 1
instance = comp, \diff_out_temp4[7]~30 , diff_out_temp4[7]~30, DE0_TDC, 1
instance = comp, \diff_out_temp4[7] , diff_out_temp4[7], DE0_TDC, 1
instance = comp, \diff_out_temp4[6] , diff_out_temp4[6], DE0_TDC, 1
instance = comp, \diff_out_temp4[5] , diff_out_temp4[5], DE0_TDC, 1
instance = comp, \diff_out_temp4[4] , diff_out_temp4[4], DE0_TDC, 1
instance = comp, \diff_out_temp4[3] , diff_out_temp4[3], DE0_TDC, 1
instance = comp, \diff_out_temp4[2] , diff_out_temp4[2], DE0_TDC, 1
instance = comp, \diff_out_temp4[1] , diff_out_temp4[1], DE0_TDC, 1
instance = comp, \comb_902|Add1~2 , comb_902|Add1~2, DE0_TDC, 1
instance = comp, \comb_902|main_summ[1]~17 , comb_902|main_summ[1]~17, DE0_TDC, 1
instance = comp, \comb_902|always0~0 , comb_902|always0~0, DE0_TDC, 1
instance = comp, \comb_902|main_summ[1] , comb_902|main_summ[1], DE0_TDC, 1
instance = comp, \comb_902|Add1~4 , comb_902|Add1~4, DE0_TDC, 1
instance = comp, \comb_902|main_summ[2]~19 , comb_902|main_summ[2]~19, DE0_TDC, 1
instance = comp, \comb_902|main_summ[2] , comb_902|main_summ[2], DE0_TDC, 1
instance = comp, \comb_902|Add1~6 , comb_902|Add1~6, DE0_TDC, 1
instance = comp, \comb_902|main_summ[3]~21 , comb_902|main_summ[3]~21, DE0_TDC, 1
instance = comp, \comb_902|main_summ[3] , comb_902|main_summ[3], DE0_TDC, 1
instance = comp, \comb_902|Add1~8 , comb_902|Add1~8, DE0_TDC, 1
instance = comp, \comb_902|main_summ[4]~23 , comb_902|main_summ[4]~23, DE0_TDC, 1
instance = comp, \comb_902|main_summ[4] , comb_902|main_summ[4], DE0_TDC, 1
instance = comp, \comb_902|Add1~10 , comb_902|Add1~10, DE0_TDC, 1
instance = comp, \comb_902|main_summ[5]~25 , comb_902|main_summ[5]~25, DE0_TDC, 1
instance = comp, \comb_902|main_summ[5] , comb_902|main_summ[5], DE0_TDC, 1
instance = comp, \comb_902|Add1~12 , comb_902|Add1~12, DE0_TDC, 1
instance = comp, \comb_902|main_summ[6]~27 , comb_902|main_summ[6]~27, DE0_TDC, 1
instance = comp, \comb_902|main_summ[6] , comb_902|main_summ[6], DE0_TDC, 1
instance = comp, \comb_902|Add1~14 , comb_902|Add1~14, DE0_TDC, 1
instance = comp, \comb_902|main_summ[7]~29 , comb_902|main_summ[7]~29, DE0_TDC, 1
instance = comp, \comb_902|main_summ[7] , comb_902|main_summ[7], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[7] , comb_902|main_summ_buf[7], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[6] , comb_902|main_summ_buf[6], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[5] , comb_902|main_summ_buf[5], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[4] , comb_902|main_summ_buf[4], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[3] , comb_902|main_summ_buf[3], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[2] , comb_902|main_summ_buf[2], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[1] , comb_902|main_summ_buf[1], DE0_TDC, 1
instance = comp, \Add7~0 , Add7~0, DE0_TDC, 1
instance = comp, \Add7~2 , Add7~2, DE0_TDC, 1
instance = comp, \Add7~4 , Add7~4, DE0_TDC, 1
instance = comp, \Add7~6 , Add7~6, DE0_TDC, 1
instance = comp, \Add7~8 , Add7~8, DE0_TDC, 1
instance = comp, \Add7~10 , Add7~10, DE0_TDC, 1
instance = comp, \Add7~12 , Add7~12, DE0_TDC, 1
instance = comp, \Add7~14 , Add7~14, DE0_TDC, 1
instance = comp, \Add9~0 , Add9~0, DE0_TDC, 1
instance = comp, \Add9~2 , Add9~2, DE0_TDC, 1
instance = comp, \Add9~4 , Add9~4, DE0_TDC, 1
instance = comp, \Add9~6 , Add9~6, DE0_TDC, 1
instance = comp, \Add9~8 , Add9~8, DE0_TDC, 1
instance = comp, \Add9~10 , Add9~10, DE0_TDC, 1
instance = comp, \Add8~0 , Add8~0, DE0_TDC, 1
instance = comp, \Add8~2 , Add8~2, DE0_TDC, 1
instance = comp, \Add8~4 , Add8~4, DE0_TDC, 1
instance = comp, \Add8~6 , Add8~6, DE0_TDC, 1
instance = comp, \Add8~8 , Add8~8, DE0_TDC, 1
instance = comp, \Add8~10 , Add8~10, DE0_TDC, 1
instance = comp, \Add8~12 , Add8~12, DE0_TDC, 1
instance = comp, \diff_out_temp2[8]~feeder , diff_out_temp2[8]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[8] , diff_out_temp2[8], DE0_TDC, 1
instance = comp, \diff_out_temp4[8]~32 , diff_out_temp4[8]~32, DE0_TDC, 1
instance = comp, \diff_out_temp4[8] , diff_out_temp4[8], DE0_TDC, 1
instance = comp, \comb_902|Add1~16 , comb_902|Add1~16, DE0_TDC, 1
instance = comp, \comb_902|main_summ[8]~31 , comb_902|main_summ[8]~31, DE0_TDC, 1
instance = comp, \comb_902|main_summ[8] , comb_902|main_summ[8], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[8] , comb_902|main_summ_buf[8], DE0_TDC, 1
instance = comp, \Add6~0 , Add6~0, DE0_TDC, 1
instance = comp, \Add6~2 , Add6~2, DE0_TDC, 1
instance = comp, \Add6~4 , Add6~4, DE0_TDC, 1
instance = comp, \Add6~6 , Add6~6, DE0_TDC, 1
instance = comp, \Add6~8 , Add6~8, DE0_TDC, 1
instance = comp, \Add6~10 , Add6~10, DE0_TDC, 1
instance = comp, \Add6~12 , Add6~12, DE0_TDC, 1
instance = comp, \Add6~14 , Add6~14, DE0_TDC, 1
instance = comp, \Add6~16 , Add6~16, DE0_TDC, 1
instance = comp, \Mux7~2 , Mux7~2, DE0_TDC, 1
instance = comp, \Mux7~3 , Mux7~3, DE0_TDC, 1
instance = comp, \Add10~0 , Add10~0, DE0_TDC, 1
instance = comp, \Add10~2 , Add10~2, DE0_TDC, 1
instance = comp, \Add10~4 , Add10~4, DE0_TDC, 1
instance = comp, \Add10~6 , Add10~6, DE0_TDC, 1
instance = comp, \Add10~8 , Add10~8, DE0_TDC, 1
instance = comp, \Add11~0 , Add11~0, DE0_TDC, 1
instance = comp, \Add11~2 , Add11~2, DE0_TDC, 1
instance = comp, \Add11~4 , Add11~4, DE0_TDC, 1
instance = comp, \Add11~6 , Add11~6, DE0_TDC, 1
instance = comp, \Mux7~0 , Mux7~0, DE0_TDC, 1
instance = comp, \Add12~0 , Add12~0, DE0_TDC, 1
instance = comp, \Add12~2 , Add12~2, DE0_TDC, 1
instance = comp, \Add12~4 , Add12~4, DE0_TDC, 1
instance = comp, \Add13~0 , Add13~0, DE0_TDC, 1
instance = comp, \Add13~2 , Add13~2, DE0_TDC, 1
instance = comp, \Mux7~1 , Mux7~1, DE0_TDC, 1
instance = comp, \Mux7~4 , Mux7~4, DE0_TDC, 1
instance = comp, \Mux12~0 , Mux12~0, DE0_TDC, 1
instance = comp, \result_biass[8] , result_biass[8], DE0_TDC, 1
instance = comp, \uart_test|Mux13~0 , uart_test|Mux13~0, DE0_TDC, 1
instance = comp, \Mux15~2 , Mux15~2, DE0_TDC, 1
instance = comp, \result_biass[0] , result_biass[0], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[3]~0 , uart_test|data_temp_case[3]~0, DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[3]~1 , uart_test|data_temp_case[3]~1, DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[0] , uart_test|data_temp_case[0], DE0_TDC, 1
instance = comp, \result_biass[9]~11 , result_biass[9]~11, DE0_TDC, 1
instance = comp, \result_biass[10]~13 , result_biass[10]~13, DE0_TDC, 1
instance = comp, \result_biass[11]~15 , result_biass[11]~15, DE0_TDC, 1
instance = comp, \result_biass[12]~17 , result_biass[12]~17, DE0_TDC, 1
instance = comp, \Add12~6 , Add12~6, DE0_TDC, 1
instance = comp, \Add12~8 , Add12~8, DE0_TDC, 1
instance = comp, \Add12~10 , Add12~10, DE0_TDC, 1
instance = comp, \Add12~12 , Add12~12, DE0_TDC, 1
instance = comp, \Add10~10 , Add10~10, DE0_TDC, 1
instance = comp, \Add10~12 , Add10~12, DE0_TDC, 1
instance = comp, \Add10~14 , Add10~14, DE0_TDC, 1
instance = comp, \Add10~16 , Add10~16, DE0_TDC, 1
instance = comp, \Add11~8 , Add11~8, DE0_TDC, 1
instance = comp, \Add11~10 , Add11~10, DE0_TDC, 1
instance = comp, \Add11~12 , Add11~12, DE0_TDC, 1
instance = comp, \Add11~14 , Add11~14, DE0_TDC, 1
instance = comp, \Mux3~0 , Mux3~0, DE0_TDC, 1
instance = comp, \Add13~4 , Add13~4, DE0_TDC, 1
instance = comp, \Add13~6 , Add13~6, DE0_TDC, 1
instance = comp, \Add13~8 , Add13~8, DE0_TDC, 1
instance = comp, \Add13~10 , Add13~10, DE0_TDC, 1
instance = comp, \Mux3~1 , Mux3~1, DE0_TDC, 1
instance = comp, \diff_out_temp2[9] , diff_out_temp2[9], DE0_TDC, 1
instance = comp, \diff_out_temp4[9]~34 , diff_out_temp4[9]~34, DE0_TDC, 1
instance = comp, \diff_out_temp4[9] , diff_out_temp4[9], DE0_TDC, 1
instance = comp, \comb_902|Add1~18 , comb_902|Add1~18, DE0_TDC, 1
instance = comp, \comb_902|main_summ[9]~33 , comb_902|main_summ[9]~33, DE0_TDC, 1
instance = comp, \comb_902|main_summ[9] , comb_902|main_summ[9], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[9]~feeder , comb_902|main_summ_buf[9]~feeder, DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[9] , comb_902|main_summ_buf[9], DE0_TDC, 1
instance = comp, \Add9~12 , Add9~12, DE0_TDC, 1
instance = comp, \Add9~14 , Add9~14, DE0_TDC, 1
instance = comp, \Add9~16 , Add9~16, DE0_TDC, 1
instance = comp, \Add9~18 , Add9~18, DE0_TDC, 1
instance = comp, \diff_out_temp2[11] , diff_out_temp2[11], DE0_TDC, 1
instance = comp, \diff_out_temp2[10] , diff_out_temp2[10], DE0_TDC, 1
instance = comp, \diff_out_temp4[10]~36 , diff_out_temp4[10]~36, DE0_TDC, 1
instance = comp, \diff_out_temp4[11]~38 , diff_out_temp4[11]~38, DE0_TDC, 1
instance = comp, \diff_out_temp4[11] , diff_out_temp4[11], DE0_TDC, 1
instance = comp, \diff_out_temp4[10] , diff_out_temp4[10], DE0_TDC, 1
instance = comp, \comb_902|Add1~20 , comb_902|Add1~20, DE0_TDC, 1
instance = comp, \comb_902|main_summ[10]~35 , comb_902|main_summ[10]~35, DE0_TDC, 1
instance = comp, \comb_902|main_summ[10] , comb_902|main_summ[10], DE0_TDC, 1
instance = comp, \comb_902|Add1~22 , comb_902|Add1~22, DE0_TDC, 1
instance = comp, \comb_902|main_summ[11]~37 , comb_902|main_summ[11]~37, DE0_TDC, 1
instance = comp, \comb_902|main_summ[11] , comb_902|main_summ[11], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[11] , comb_902|main_summ_buf[11], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[10] , comb_902|main_summ_buf[10], DE0_TDC, 1
instance = comp, \Add7~16 , Add7~16, DE0_TDC, 1
instance = comp, \Add7~18 , Add7~18, DE0_TDC, 1
instance = comp, \Add7~20 , Add7~20, DE0_TDC, 1
instance = comp, \Add7~22 , Add7~22, DE0_TDC, 1
instance = comp, \Add8~14 , Add8~14, DE0_TDC, 1
instance = comp, \Add8~16 , Add8~16, DE0_TDC, 1
instance = comp, \Add8~18 , Add8~18, DE0_TDC, 1
instance = comp, \Add8~20 , Add8~20, DE0_TDC, 1
instance = comp, \diff_out_temp2[12]~feeder , diff_out_temp2[12]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[12] , diff_out_temp2[12], DE0_TDC, 1
instance = comp, \diff_out_temp4[12]~40 , diff_out_temp4[12]~40, DE0_TDC, 1
instance = comp, \diff_out_temp4[12] , diff_out_temp4[12], DE0_TDC, 1
instance = comp, \comb_902|Add1~24 , comb_902|Add1~24, DE0_TDC, 1
instance = comp, \comb_902|main_summ[12]~39 , comb_902|main_summ[12]~39, DE0_TDC, 1
instance = comp, \comb_902|main_summ[12] , comb_902|main_summ[12], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[12] , comb_902|main_summ_buf[12], DE0_TDC, 1
instance = comp, \Add6~18 , Add6~18, DE0_TDC, 1
instance = comp, \Add6~20 , Add6~20, DE0_TDC, 1
instance = comp, \Add6~22 , Add6~22, DE0_TDC, 1
instance = comp, \Add6~24 , Add6~24, DE0_TDC, 1
instance = comp, \Mux3~2 , Mux3~2, DE0_TDC, 1
instance = comp, \Mux3~3 , Mux3~3, DE0_TDC, 1
instance = comp, \Mux3~4 , Mux3~4, DE0_TDC, 1
instance = comp, \result_biass[12] , result_biass[12], DE0_TDC, 1
instance = comp, \uart_test|Mux9~0 , uart_test|Mux9~0, DE0_TDC, 1
instance = comp, \Mux11~0 , Mux11~0, DE0_TDC, 1
instance = comp, \Mux11~1 , Mux11~1, DE0_TDC, 1
instance = comp, \Mux11~2 , Mux11~2, DE0_TDC, 1
instance = comp, \Mux11~3 , Mux11~3, DE0_TDC, 1
instance = comp, \Mux11~4 , Mux11~4, DE0_TDC, 1
instance = comp, \result_biass[4] , result_biass[4], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[4] , uart_test|data_temp_case[4], DE0_TDC, 1
instance = comp, \result_biass[13]~19 , result_biass[13]~19, DE0_TDC, 1
instance = comp, \Add11~16 , Add11~16, DE0_TDC, 1
instance = comp, \Add10~18 , Add10~18, DE0_TDC, 1
instance = comp, \Mux2~0 , Mux2~0, DE0_TDC, 1
instance = comp, \Add13~12 , Add13~12, DE0_TDC, 1
instance = comp, \Add12~14 , Add12~14, DE0_TDC, 1
instance = comp, \Mux2~1 , Mux2~1, DE0_TDC, 1
instance = comp, \Add9~20 , Add9~20, DE0_TDC, 1
instance = comp, \Add7~24 , Add7~24, DE0_TDC, 1
instance = comp, \Add8~22 , Add8~22, DE0_TDC, 1
instance = comp, \diff_out_temp2[13] , diff_out_temp2[13], DE0_TDC, 1
instance = comp, \diff_out_temp4[13]~42 , diff_out_temp4[13]~42, DE0_TDC, 1
instance = comp, \diff_out_temp4[13] , diff_out_temp4[13], DE0_TDC, 1
instance = comp, \comb_902|Add1~26 , comb_902|Add1~26, DE0_TDC, 1
instance = comp, \comb_902|main_summ[13]~41 , comb_902|main_summ[13]~41, DE0_TDC, 1
instance = comp, \comb_902|main_summ[13] , comb_902|main_summ[13], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[13]~feeder , comb_902|main_summ_buf[13]~feeder, DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[13] , comb_902|main_summ_buf[13], DE0_TDC, 1
instance = comp, \Add6~26 , Add6~26, DE0_TDC, 1
instance = comp, \Mux2~2 , Mux2~2, DE0_TDC, 1
instance = comp, \Mux2~3 , Mux2~3, DE0_TDC, 1
instance = comp, \Mux2~4 , Mux2~4, DE0_TDC, 1
instance = comp, \result_biass[13] , result_biass[13], DE0_TDC, 1
instance = comp, \uart_test|Mux8~0 , uart_test|Mux8~0, DE0_TDC, 1
instance = comp, \Mux10~1 , Mux10~1, DE0_TDC, 1
instance = comp, \Mux10~2 , Mux10~2, DE0_TDC, 1
instance = comp, \Mux10~0 , Mux10~0, DE0_TDC, 1
instance = comp, \Mux10~3 , Mux10~3, DE0_TDC, 1
instance = comp, \Mux10~4 , Mux10~4, DE0_TDC, 1
instance = comp, \result_biass[5] , result_biass[5], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[5] , uart_test|data_temp_case[5], DE0_TDC, 1
instance = comp, \result_biass[14]~21 , result_biass[14]~21, DE0_TDC, 1
instance = comp, \Add9~22 , Add9~22, DE0_TDC, 1
instance = comp, \Add7~26 , Add7~26, DE0_TDC, 1
instance = comp, \diff_out_temp2[14]~feeder , diff_out_temp2[14]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[14] , diff_out_temp2[14], DE0_TDC, 1
instance = comp, \diff_out_temp4[14]~44 , diff_out_temp4[14]~44, DE0_TDC, 1
instance = comp, \diff_out_temp4[14] , diff_out_temp4[14], DE0_TDC, 1
instance = comp, \comb_902|Add1~28 , comb_902|Add1~28, DE0_TDC, 1
instance = comp, \comb_902|main_summ[14]~43 , comb_902|main_summ[14]~43, DE0_TDC, 1
instance = comp, \comb_902|main_summ[14] , comb_902|main_summ[14], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[14] , comb_902|main_summ_buf[14], DE0_TDC, 1
instance = comp, \Add6~28 , Add6~28, DE0_TDC, 1
instance = comp, \Add8~24 , Add8~24, DE0_TDC, 1
instance = comp, \Mux1~2 , Mux1~2, DE0_TDC, 1
instance = comp, \Mux1~3 , Mux1~3, DE0_TDC, 1
instance = comp, \Add13~14 , Add13~14, DE0_TDC, 1
instance = comp, \Add12~16 , Add12~16, DE0_TDC, 1
instance = comp, \Add10~20 , Add10~20, DE0_TDC, 1
instance = comp, \Add11~18 , Add11~18, DE0_TDC, 1
instance = comp, \Mux1~0 , Mux1~0, DE0_TDC, 1
instance = comp, \Mux1~1 , Mux1~1, DE0_TDC, 1
instance = comp, \Mux1~4 , Mux1~4, DE0_TDC, 1
instance = comp, \result_biass[14] , result_biass[14], DE0_TDC, 1
instance = comp, \uart_test|Mux7~0 , uart_test|Mux7~0, DE0_TDC, 1
instance = comp, \Mux9~4 , Mux9~4, DE0_TDC, 1
instance = comp, \Mux9~2 , Mux9~2, DE0_TDC, 1
instance = comp, \Mux9~3 , Mux9~3, DE0_TDC, 1
instance = comp, \Mux9~0 , Mux9~0, DE0_TDC, 1
instance = comp, \Mux9~1 , Mux9~1, DE0_TDC, 1
instance = comp, \Mux9~5 , Mux9~5, DE0_TDC, 1
instance = comp, \result_biass[6] , result_biass[6], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[6] , uart_test|data_temp_case[6], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~10 , uart_test|async_transmitter_1|TxD_shift~10, DE0_TDC, 1
instance = comp, \result_biass[15]~23 , result_biass[15]~23, DE0_TDC, 1
instance = comp, \Add9~24 , Add9~24, DE0_TDC, 1
instance = comp, \Add7~28 , Add7~28, DE0_TDC, 1
instance = comp, \Add8~26 , Add8~26, DE0_TDC, 1
instance = comp, \diff_out_temp2[15]~feeder , diff_out_temp2[15]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[15] , diff_out_temp2[15], DE0_TDC, 1
instance = comp, \diff_out_temp4[15]~46 , diff_out_temp4[15]~46, DE0_TDC, 1
instance = comp, \diff_out_temp4[15] , diff_out_temp4[15], DE0_TDC, 1
instance = comp, \comb_902|Add1~30 , comb_902|Add1~30, DE0_TDC, 1
instance = comp, \comb_902|main_summ[15]~45 , comb_902|main_summ[15]~45, DE0_TDC, 1
instance = comp, \comb_902|main_summ[15] , comb_902|main_summ[15], DE0_TDC, 1
instance = comp, \comb_902|main_summ_buf[15] , comb_902|main_summ_buf[15], DE0_TDC, 1
instance = comp, \Add6~30 , Add6~30, DE0_TDC, 1
instance = comp, \Mux0~2 , Mux0~2, DE0_TDC, 1
instance = comp, \Mux0~3 , Mux0~3, DE0_TDC, 1
instance = comp, \Add12~18 , Add12~18, DE0_TDC, 1
instance = comp, \Add11~20 , Add11~20, DE0_TDC, 1
instance = comp, \Add10~22 , Add10~22, DE0_TDC, 1
instance = comp, \Mux0~0 , Mux0~0, DE0_TDC, 1
instance = comp, \Add13~16 , Add13~16, DE0_TDC, 1
instance = comp, \Mux0~1 , Mux0~1, DE0_TDC, 1
instance = comp, \Mux0~4 , Mux0~4, DE0_TDC, 1
instance = comp, \result_biass[15] , result_biass[15], DE0_TDC, 1
instance = comp, \uart_test|Mux6~0 , uart_test|Mux6~0, DE0_TDC, 1
instance = comp, \Mux8~0 , Mux8~0, DE0_TDC, 1
instance = comp, \Mux8~1 , Mux8~1, DE0_TDC, 1
instance = comp, \Mux8~2 , Mux8~2, DE0_TDC, 1
instance = comp, \Mux8~3 , Mux8~3, DE0_TDC, 1
instance = comp, \Mux8~4 , Mux8~4, DE0_TDC, 1
instance = comp, \Mux8~5 , Mux8~5, DE0_TDC, 1
instance = comp, \result_biass[7] , result_biass[7], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[7] , uart_test|data_temp_case[7], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~11 , uart_test|async_transmitter_1|TxD_shift~11, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[7] , uart_test|async_transmitter_1|TxD_shift[7], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~8 , uart_test|async_transmitter_1|TxD_shift~8, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[1]~9 , uart_test|async_transmitter_1|TxD_shift[1]~9, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[6] , uart_test|async_transmitter_1|TxD_shift[6], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~7 , uart_test|async_transmitter_1|TxD_shift~7, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[5] , uart_test|async_transmitter_1|TxD_shift[5], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~6 , uart_test|async_transmitter_1|TxD_shift~6, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[4] , uart_test|async_transmitter_1|TxD_shift[4], DE0_TDC, 1
instance = comp, \Mux4~0 , Mux4~0, DE0_TDC, 1
instance = comp, \Mux4~1 , Mux4~1, DE0_TDC, 1
instance = comp, \Mux4~2 , Mux4~2, DE0_TDC, 1
instance = comp, \Mux4~3 , Mux4~3, DE0_TDC, 1
instance = comp, \Mux4~4 , Mux4~4, DE0_TDC, 1
instance = comp, \result_biass[11] , result_biass[11], DE0_TDC, 1
instance = comp, \uart_test|Mux10~0 , uart_test|Mux10~0, DE0_TDC, 1
instance = comp, \Mux12~1 , Mux12~1, DE0_TDC, 1
instance = comp, \Mux12~2 , Mux12~2, DE0_TDC, 1
instance = comp, \Mux12~3 , Mux12~3, DE0_TDC, 1
instance = comp, \result_biass[3] , result_biass[3], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[3] , uart_test|data_temp_case[3], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~5 , uart_test|async_transmitter_1|TxD_shift~5, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[3] , uart_test|async_transmitter_1|TxD_shift[3], DE0_TDC, 1
instance = comp, \Mux5~2 , Mux5~2, DE0_TDC, 1
instance = comp, \Mux5~3 , Mux5~3, DE0_TDC, 1
instance = comp, \Mux5~0 , Mux5~0, DE0_TDC, 1
instance = comp, \Mux5~1 , Mux5~1, DE0_TDC, 1
instance = comp, \Mux5~4 , Mux5~4, DE0_TDC, 1
instance = comp, \result_biass[10] , result_biass[10], DE0_TDC, 1
instance = comp, \uart_test|Mux11~0 , uart_test|Mux11~0, DE0_TDC, 1
instance = comp, \Mux13~4 , Mux13~4, DE0_TDC, 1
instance = comp, \Mux13~3 , Mux13~3, DE0_TDC, 1
instance = comp, \result_biass[2]~8 , result_biass[2]~8, DE0_TDC, 1
instance = comp, \Mux13~5 , Mux13~5, DE0_TDC, 1
instance = comp, \result_biass[2] , result_biass[2], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[2] , uart_test|data_temp_case[2], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~4 , uart_test|async_transmitter_1|TxD_shift~4, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[2] , uart_test|async_transmitter_1|TxD_shift[2], DE0_TDC, 1
instance = comp, \Mux6~0 , Mux6~0, DE0_TDC, 1
instance = comp, \Mux6~1 , Mux6~1, DE0_TDC, 1
instance = comp, \Mux6~2 , Mux6~2, DE0_TDC, 1
instance = comp, \Mux6~3 , Mux6~3, DE0_TDC, 1
instance = comp, \Mux6~4 , Mux6~4, DE0_TDC, 1
instance = comp, \result_biass[9] , result_biass[9], DE0_TDC, 1
instance = comp, \uart_test|Mux12~0 , uart_test|Mux12~0, DE0_TDC, 1
instance = comp, \Mux13~2 , Mux13~2, DE0_TDC, 1
instance = comp, \Mux14~0 , Mux14~0, DE0_TDC, 1
instance = comp, \result_biass[1] , result_biass[1], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[1] , uart_test|data_temp_case[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~3 , uart_test|async_transmitter_1|TxD_shift~3, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[1] , uart_test|async_transmitter_1|TxD_shift[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~2 , uart_test|async_transmitter_1|TxD_shift~2, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[0] , uart_test|async_transmitter_1|TxD_shift[0], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD~0 , uart_test|async_transmitter_1|TxD~0, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout~0 , spi_data_transm|clkout~0, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout , spi_data_transm|clkout, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout_prev~feeder , spi_data_transm|clkout_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout_prev , spi_data_transm|clkout_prev, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write~0 , spi_data_transm|spi_write~0, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write , spi_data_transm|spi_write, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write_prev~feeder , spi_data_transm|spi_write_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write_prev , spi_data_transm|spi_write_prev, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00101~feeder , spi_data_transm|spi_state.00101~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00101 , spi_data_transm|spi_state.00101, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00110~feeder , spi_data_transm|spi_state.00110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00110 , spi_data_transm|spi_state.00110, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00111~feeder , spi_data_transm|spi_state.00111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00111 , spi_data_transm|spi_state.00111, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01000~feeder , spi_data_transm|spi_state.01000~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01000 , spi_data_transm|spi_state.01000, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01001~feeder , spi_data_transm|spi_state.01001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01001 , spi_data_transm|spi_state.01001, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01010 , spi_data_transm|spi_state.01010, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01011~feeder , spi_data_transm|spi_state.01011~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01011 , spi_data_transm|spi_state.01011, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01100~feeder , spi_data_transm|spi_state.01100~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01100 , spi_data_transm|spi_state.01100, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01101~feeder , spi_data_transm|spi_state.01101~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01101 , spi_data_transm|spi_state.01101, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01110~feeder , spi_data_transm|spi_state.01110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01110 , spi_data_transm|spi_state.01110, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01111~feeder , spi_data_transm|spi_state.01111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01111 , spi_data_transm|spi_state.01111, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10000~feeder , spi_data_transm|spi_state.10000~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10000 , spi_data_transm|spi_state.10000, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10001~feeder , spi_data_transm|spi_state.10001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10001 , spi_data_transm|spi_state.10001, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector0~0 , spi_data_transm|Selector0~0, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00000 , spi_data_transm|spi_state.00000, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state~43 , spi_data_transm|spi_state~43, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00001 , spi_data_transm|spi_state.00001, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00010 , spi_data_transm|spi_state.00010, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00011 , spi_data_transm|spi_state.00011, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00100~feeder , spi_data_transm|spi_state.00100~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00100 , spi_data_transm|spi_state.00100, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~7 , spi_data_transm|Selector17~7, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~6 , spi_data_transm|Selector17~6, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~5 , spi_data_transm|Selector17~5, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~8 , spi_data_transm|Selector17~8, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~9 , spi_data_transm|Selector17~9, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~3 , spi_data_transm|Selector17~3, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~0 , spi_data_transm|Selector17~0, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~1 , spi_data_transm|Selector17~1, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~2 , spi_data_transm|Selector17~2, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~4 , spi_data_transm|Selector17~4, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~10 , spi_data_transm|Selector17~10, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_mosi , spi_data_transm|spi_mosi, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector18~0 , spi_data_transm|Selector18~0, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_ss , spi_data_transm|spi_ss, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout~0 , spi_data_transm1|clkout~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout , spi_data_transm1|clkout, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout_prev~feeder , spi_data_transm1|clkout_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout_prev , spi_data_transm1|clkout_prev, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write~0 , spi_data_transm1|spi_write~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write , spi_data_transm1|spi_write, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write_prev~feeder , spi_data_transm1|spi_write_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write_prev , spi_data_transm1|spi_write_prev, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state~43 , spi_data_transm1|spi_state~43, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00001 , spi_data_transm1|spi_state.00001, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00010 , spi_data_transm1|spi_state.00010, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00011 , spi_data_transm1|spi_state.00011, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00100 , spi_data_transm1|spi_state.00100, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00101 , spi_data_transm1|spi_state.00101, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00110 , spi_data_transm1|spi_state.00110, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00111~feeder , spi_data_transm1|spi_state.00111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00111 , spi_data_transm1|spi_state.00111, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01000~feeder , spi_data_transm1|spi_state.01000~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01000 , spi_data_transm1|spi_state.01000, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01001 , spi_data_transm1|spi_state.01001, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01010 , spi_data_transm1|spi_state.01010, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01011~feeder , spi_data_transm1|spi_state.01011~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01011 , spi_data_transm1|spi_state.01011, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01100~feeder , spi_data_transm1|spi_state.01100~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01100 , spi_data_transm1|spi_state.01100, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01101 , spi_data_transm1|spi_state.01101, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01110~feeder , spi_data_transm1|spi_state.01110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01110 , spi_data_transm1|spi_state.01110, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01111~feeder , spi_data_transm1|spi_state.01111~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01111 , spi_data_transm1|spi_state.01111, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10000~feeder , spi_data_transm1|spi_state.10000~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10000 , spi_data_transm1|spi_state.10000, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10001 , spi_data_transm1|spi_state.10001, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector0~0 , spi_data_transm1|Selector0~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00000 , spi_data_transm1|spi_state.00000, DE0_TDC, 1
instance = comp, \result_biass_2[8]~8 , result_biass_2[8]~8, DE0_TDC, 1
instance = comp, \result_biass_2[9]~10 , result_biass_2[9]~10, DE0_TDC, 1
instance = comp, \result_biass_2[10]~12 , result_biass_2[10]~12, DE0_TDC, 1
instance = comp, \result_biass_2[11]~14 , result_biass_2[11]~14, DE0_TDC, 1
instance = comp, \result_biass_2[12]~16 , result_biass_2[12]~16, DE0_TDC, 1
instance = comp, \horrible_counter_2[0]~5 , horrible_counter_2[0]~5, DE0_TDC, 1
instance = comp, \SW[4]~input , SW[4]~input, DE0_TDC, 1
instance = comp, \key_flag_2~feeder , key_flag_2~feeder, DE0_TDC, 1
instance = comp, \always4~0 , always4~0, DE0_TDC, 1
instance = comp, \horrible_counter_2[2]~11 , horrible_counter_2[2]~11, DE0_TDC, 1
instance = comp, \horrible_counter_2[3]~13 , horrible_counter_2[3]~13, DE0_TDC, 1
instance = comp, \horrible_counter_2[3] , horrible_counter_2[3], DE0_TDC, 1
instance = comp, \horrible_counter_2[2]~7 , horrible_counter_2[2]~7, DE0_TDC, 1
instance = comp, \horrible_counter_2[4]~15 , horrible_counter_2[4]~15, DE0_TDC, 1
instance = comp, \horrible_counter_2[4] , horrible_counter_2[4], DE0_TDC, 1
instance = comp, \horrible_counter_2[2]~8 , horrible_counter_2[2]~8, DE0_TDC, 1
instance = comp, \horrible_counter_2[0] , horrible_counter_2[0], DE0_TDC, 1
instance = comp, \horrible_counter_2[1]~9 , horrible_counter_2[1]~9, DE0_TDC, 1
instance = comp, \horrible_counter_2[1] , horrible_counter_2[1], DE0_TDC, 1
instance = comp, \horrible_counter_2[2] , horrible_counter_2[2], DE0_TDC, 1
instance = comp, \Add22~0 , Add22~0, DE0_TDC, 1
instance = comp, \Add22~2 , Add22~2, DE0_TDC, 1
instance = comp, \Add22~4 , Add22~4, DE0_TDC, 1
instance = comp, \Add22~6 , Add22~6, DE0_TDC, 1
instance = comp, \Add22~8 , Add22~8, DE0_TDC, 1
instance = comp, \Add22~10 , Add22~10, DE0_TDC, 1
instance = comp, \Add20~0 , Add20~0, DE0_TDC, 1
instance = comp, \Add20~2 , Add20~2, DE0_TDC, 1
instance = comp, \Add20~4 , Add20~4, DE0_TDC, 1
instance = comp, \Add20~6 , Add20~6, DE0_TDC, 1
instance = comp, \Add20~8 , Add20~8, DE0_TDC, 1
instance = comp, \Add20~10 , Add20~10, DE0_TDC, 1
instance = comp, \Add20~12 , Add20~12, DE0_TDC, 1
instance = comp, \Add20~14 , Add20~14, DE0_TDC, 1
instance = comp, \Add21~0 , Add21~0, DE0_TDC, 1
instance = comp, \Add21~2 , Add21~2, DE0_TDC, 1
instance = comp, \Add21~4 , Add21~4, DE0_TDC, 1
instance = comp, \Add21~6 , Add21~6, DE0_TDC, 1
instance = comp, \Add21~8 , Add21~8, DE0_TDC, 1
instance = comp, \Add21~10 , Add21~10, DE0_TDC, 1
instance = comp, \Add21~12 , Add21~12, DE0_TDC, 1
instance = comp, \Add19~0 , Add19~0, DE0_TDC, 1
instance = comp, \Add19~2 , Add19~2, DE0_TDC, 1
instance = comp, \Add19~4 , Add19~4, DE0_TDC, 1
instance = comp, \Add19~6 , Add19~6, DE0_TDC, 1
instance = comp, \Add19~8 , Add19~8, DE0_TDC, 1
instance = comp, \Add19~10 , Add19~10, DE0_TDC, 1
instance = comp, \Add19~12 , Add19~12, DE0_TDC, 1
instance = comp, \Add19~14 , Add19~14, DE0_TDC, 1
instance = comp, \Add19~16 , Add19~16, DE0_TDC, 1
instance = comp, \Mux19~0 , Mux19~0, DE0_TDC, 1
instance = comp, \Mux19~1 , Mux19~1, DE0_TDC, 1
instance = comp, \Add18~0 , Add18~0, DE0_TDC, 1
instance = comp, \Add18~2 , Add18~2, DE0_TDC, 1
instance = comp, \Add18~4 , Add18~4, DE0_TDC, 1
instance = comp, \Add18~6 , Add18~6, DE0_TDC, 1
instance = comp, \Add18~8 , Add18~8, DE0_TDC, 1
instance = comp, \Add18~10 , Add18~10, DE0_TDC, 1
instance = comp, \Add18~12 , Add18~12, DE0_TDC, 1
instance = comp, \Add18~14 , Add18~14, DE0_TDC, 1
instance = comp, \Add18~16 , Add18~16, DE0_TDC, 1
instance = comp, \Add18~18 , Add18~18, DE0_TDC, 1
instance = comp, \Add16~0 , Add16~0, DE0_TDC, 1
instance = comp, \Add16~2 , Add16~2, DE0_TDC, 1
instance = comp, \Add16~4 , Add16~4, DE0_TDC, 1
instance = comp, \Add16~6 , Add16~6, DE0_TDC, 1
instance = comp, \Add16~8 , Add16~8, DE0_TDC, 1
instance = comp, \Add16~10 , Add16~10, DE0_TDC, 1
instance = comp, \Add16~12 , Add16~12, DE0_TDC, 1
instance = comp, \Add16~14 , Add16~14, DE0_TDC, 1
instance = comp, \Add16~16 , Add16~16, DE0_TDC, 1
instance = comp, \Add16~18 , Add16~18, DE0_TDC, 1
instance = comp, \Add16~20 , Add16~20, DE0_TDC, 1
instance = comp, \Add16~22 , Add16~22, DE0_TDC, 1
instance = comp, \Add15~0 , Add15~0, DE0_TDC, 1
instance = comp, \Add15~2 , Add15~2, DE0_TDC, 1
instance = comp, \Add15~4 , Add15~4, DE0_TDC, 1
instance = comp, \Add15~6 , Add15~6, DE0_TDC, 1
instance = comp, \Add15~8 , Add15~8, DE0_TDC, 1
instance = comp, \Add15~10 , Add15~10, DE0_TDC, 1
instance = comp, \Add15~12 , Add15~12, DE0_TDC, 1
instance = comp, \Add15~14 , Add15~14, DE0_TDC, 1
instance = comp, \Add15~16 , Add15~16, DE0_TDC, 1
instance = comp, \Add15~18 , Add15~18, DE0_TDC, 1
instance = comp, \Add15~20 , Add15~20, DE0_TDC, 1
instance = comp, \Add15~22 , Add15~22, DE0_TDC, 1
instance = comp, \Add15~24 , Add15~24, DE0_TDC, 1
instance = comp, \Mux19~2 , Mux19~2, DE0_TDC, 1
instance = comp, \Add17~0 , Add17~0, DE0_TDC, 1
instance = comp, \Add17~2 , Add17~2, DE0_TDC, 1
instance = comp, \Add17~4 , Add17~4, DE0_TDC, 1
instance = comp, \Add17~6 , Add17~6, DE0_TDC, 1
instance = comp, \Add17~8 , Add17~8, DE0_TDC, 1
instance = comp, \Add17~10 , Add17~10, DE0_TDC, 1
instance = comp, \Add17~12 , Add17~12, DE0_TDC, 1
instance = comp, \Add17~14 , Add17~14, DE0_TDC, 1
instance = comp, \Add17~16 , Add17~16, DE0_TDC, 1
instance = comp, \Add17~18 , Add17~18, DE0_TDC, 1
instance = comp, \Add17~20 , Add17~20, DE0_TDC, 1
instance = comp, \Mux19~3 , Mux19~3, DE0_TDC, 1
instance = comp, \Mux19~4 , Mux19~4, DE0_TDC, 1
instance = comp, \Mux28~0 , Mux28~0, DE0_TDC, 1
instance = comp, \result_biass_2[12] , result_biass_2[12], DE0_TDC, 1
instance = comp, \result_biass_2[13]~18 , result_biass_2[13]~18, DE0_TDC, 1
instance = comp, \Add22~12 , Add22~12, DE0_TDC, 1
instance = comp, \Add19~18 , Add19~18, DE0_TDC, 1
instance = comp, \Add21~14 , Add21~14, DE0_TDC, 1
instance = comp, \Mux18~0 , Mux18~0, DE0_TDC, 1
instance = comp, \Add20~16 , Add20~16, DE0_TDC, 1
instance = comp, \Mux18~1 , Mux18~1, DE0_TDC, 1
instance = comp, \Add18~20 , Add18~20, DE0_TDC, 1
instance = comp, \Add16~24 , Add16~24, DE0_TDC, 1
instance = comp, \Add15~26 , Add15~26, DE0_TDC, 1
instance = comp, \Mux18~2 , Mux18~2, DE0_TDC, 1
instance = comp, \Add17~22 , Add17~22, DE0_TDC, 1
instance = comp, \Mux18~3 , Mux18~3, DE0_TDC, 1
instance = comp, \Mux18~4 , Mux18~4, DE0_TDC, 1
instance = comp, \result_biass_2[13] , result_biass_2[13], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~7 , spi_data_transm1|Selector17~7, DE0_TDC, 1
instance = comp, \Mux20~2 , Mux20~2, DE0_TDC, 1
instance = comp, \Mux20~3 , Mux20~3, DE0_TDC, 1
instance = comp, \Mux20~0 , Mux20~0, DE0_TDC, 1
instance = comp, \Mux20~1 , Mux20~1, DE0_TDC, 1
instance = comp, \Mux20~4 , Mux20~4, DE0_TDC, 1
instance = comp, \result_biass_2[11] , result_biass_2[11], DE0_TDC, 1
instance = comp, \Mux21~2 , Mux21~2, DE0_TDC, 1
instance = comp, \Mux21~3 , Mux21~3, DE0_TDC, 1
instance = comp, \Mux21~0 , Mux21~0, DE0_TDC, 1
instance = comp, \Mux21~1 , Mux21~1, DE0_TDC, 1
instance = comp, \Mux21~4 , Mux21~4, DE0_TDC, 1
instance = comp, \result_biass_2[10] , result_biass_2[10], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~6 , spi_data_transm1|Selector17~6, DE0_TDC, 1
instance = comp, \result_biass_2[14]~20 , result_biass_2[14]~20, DE0_TDC, 1
instance = comp, \Add19~20 , Add19~20, DE0_TDC, 1
instance = comp, \Add21~16 , Add21~16, DE0_TDC, 1
instance = comp, \Mux17~0 , Mux17~0, DE0_TDC, 1
instance = comp, \Add20~18 , Add20~18, DE0_TDC, 1
instance = comp, \Add22~14 , Add22~14, DE0_TDC, 1
instance = comp, \Mux17~1 , Mux17~1, DE0_TDC, 1
instance = comp, \Add18~22 , Add18~22, DE0_TDC, 1
instance = comp, \Add17~24 , Add17~24, DE0_TDC, 1
instance = comp, \Add16~26 , Add16~26, DE0_TDC, 1
instance = comp, \Add15~28 , Add15~28, DE0_TDC, 1
instance = comp, \Mux17~2 , Mux17~2, DE0_TDC, 1
instance = comp, \Mux17~3 , Mux17~3, DE0_TDC, 1
instance = comp, \Mux17~4 , Mux17~4, DE0_TDC, 1
instance = comp, \result_biass_2[14] , result_biass_2[14], DE0_TDC, 1
instance = comp, \result_biass_2[15]~22 , result_biass_2[15]~22, DE0_TDC, 1
instance = comp, \Add17~26 , Add17~26, DE0_TDC, 1
instance = comp, \Add18~24 , Add18~24, DE0_TDC, 1
instance = comp, \Add15~30 , Add15~30, DE0_TDC, 1
instance = comp, \Add16~28 , Add16~28, DE0_TDC, 1
instance = comp, \Mux16~2 , Mux16~2, DE0_TDC, 1
instance = comp, \Mux16~3 , Mux16~3, DE0_TDC, 1
instance = comp, \Add21~18 , Add21~18, DE0_TDC, 1
instance = comp, \Add19~22 , Add19~22, DE0_TDC, 1
instance = comp, \Mux16~0 , Mux16~0, DE0_TDC, 1
instance = comp, \Add20~20 , Add20~20, DE0_TDC, 1
instance = comp, \Add22~16 , Add22~16, DE0_TDC, 1
instance = comp, \Mux16~1 , Mux16~1, DE0_TDC, 1
instance = comp, \Mux16~4 , Mux16~4, DE0_TDC, 1
instance = comp, \result_biass_2[15] , result_biass_2[15], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~8 , spi_data_transm1|Selector17~8, DE0_TDC, 1
instance = comp, \Mux22~2 , Mux22~2, DE0_TDC, 1
instance = comp, \Mux22~3 , Mux22~3, DE0_TDC, 1
instance = comp, \Mux22~0 , Mux22~0, DE0_TDC, 1
instance = comp, \Mux22~1 , Mux22~1, DE0_TDC, 1
instance = comp, \Mux22~4 , Mux22~4, DE0_TDC, 1
instance = comp, \result_biass_2[9] , result_biass_2[9], DE0_TDC, 1
instance = comp, \Mux23~2 , Mux23~2, DE0_TDC, 1
instance = comp, \Mux23~3 , Mux23~3, DE0_TDC, 1
instance = comp, \Mux23~0 , Mux23~0, DE0_TDC, 1
instance = comp, \Mux23~1 , Mux23~1, DE0_TDC, 1
instance = comp, \Mux23~4 , Mux23~4, DE0_TDC, 1
instance = comp, \result_biass_2[8] , result_biass_2[8], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~5 , spi_data_transm1|Selector17~5, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~9 , spi_data_transm1|Selector17~9, DE0_TDC, 1
instance = comp, \Mux26~0 , Mux26~0, DE0_TDC, 1
instance = comp, \Mux26~1 , Mux26~1, DE0_TDC, 1
instance = comp, \Mux26~2 , Mux26~2, DE0_TDC, 1
instance = comp, \Mux26~3 , Mux26~3, DE0_TDC, 1
instance = comp, \Mux26~4 , Mux26~4, DE0_TDC, 1
instance = comp, \result_biass_2[5] , result_biass_2[5], DE0_TDC, 1
instance = comp, \Mux27~0 , Mux27~0, DE0_TDC, 1
instance = comp, \Mux27~1 , Mux27~1, DE0_TDC, 1
instance = comp, \Mux27~2 , Mux27~2, DE0_TDC, 1
instance = comp, \Mux27~3 , Mux27~3, DE0_TDC, 1
instance = comp, \Mux27~4 , Mux27~4, DE0_TDC, 1
instance = comp, \result_biass_2[4] , result_biass_2[4], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~2 , spi_data_transm1|Selector17~2, DE0_TDC, 1
instance = comp, \Mux24~2 , Mux24~2, DE0_TDC, 1
instance = comp, \Mux24~3 , Mux24~3, DE0_TDC, 1
instance = comp, \Mux24~0 , Mux24~0, DE0_TDC, 1
instance = comp, \Mux24~1 , Mux24~1, DE0_TDC, 1
instance = comp, \Mux24~4 , Mux24~4, DE0_TDC, 1
instance = comp, \Mux24~5 , Mux24~5, DE0_TDC, 1
instance = comp, \result_biass_2[7] , result_biass_2[7], DE0_TDC, 1
instance = comp, \Mux25~0 , Mux25~0, DE0_TDC, 1
instance = comp, \Mux25~1 , Mux25~1, DE0_TDC, 1
instance = comp, \Mux25~2 , Mux25~2, DE0_TDC, 1
instance = comp, \Mux25~3 , Mux25~3, DE0_TDC, 1
instance = comp, \Mux25~4 , Mux25~4, DE0_TDC, 1
instance = comp, \Mux25~5 , Mux25~5, DE0_TDC, 1
instance = comp, \result_biass_2[6] , result_biass_2[6], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~3 , spi_data_transm1|Selector17~3, DE0_TDC, 1
instance = comp, \Mux28~2 , Mux28~2, DE0_TDC, 1
instance = comp, \Mux29~0 , Mux29~0, DE0_TDC, 1
instance = comp, \Mux28~1 , Mux28~1, DE0_TDC, 1
instance = comp, \Mux28~3 , Mux28~3, DE0_TDC, 1
instance = comp, \result_biass_2[3] , result_biass_2[3], DE0_TDC, 1
instance = comp, \Mux29~1 , Mux29~1, DE0_TDC, 1
instance = comp, \Mux29~2 , Mux29~2, DE0_TDC, 1
instance = comp, \result_biass_2[2] , result_biass_2[2], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~1 , spi_data_transm1|Selector17~1, DE0_TDC, 1
instance = comp, \Mux31~2 , Mux31~2, DE0_TDC, 1
instance = comp, \Mux30~0 , Mux30~0, DE0_TDC, 1
instance = comp, \result_biass_2[1] , result_biass_2[1], DE0_TDC, 1
instance = comp, \Mux31~3 , Mux31~3, DE0_TDC, 1
instance = comp, \result_biass_2[0] , result_biass_2[0], DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~0 , spi_data_transm1|Selector17~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~4 , spi_data_transm1|Selector17~4, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~10 , spi_data_transm1|Selector17~10, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_mosi , spi_data_transm1|spi_mosi, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector18~0 , spi_data_transm1|Selector18~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_ss , spi_data_transm1|spi_ss, DE0_TDC, 1
instance = comp, \test_led0|WideOr6~0 , test_led0|WideOr6~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr5~0 , test_led0|WideOr5~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr4~0 , test_led0|WideOr4~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr3~0 , test_led0|WideOr3~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr2~0 , test_led0|WideOr2~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr1~0 , test_led0|WideOr1~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr0~0 , test_led0|WideOr0~0, DE0_TDC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE0_TDC, 1
instance = comp, \SW[2]~input , SW[2]~input, DE0_TDC, 1
instance = comp, \SW[5]~input , SW[5]~input, DE0_TDC, 1
instance = comp, \SW[6]~input , SW[6]~input, DE0_TDC, 1
instance = comp, \SW[7]~input , SW[7]~input, DE0_TDC, 1
instance = comp, \SW[9]~input , SW[9]~input, DE0_TDC, 1
