Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 30 23:02:38 2023
| Host         : DESKTOP-VPOTR71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   45          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  118          inf        0.000                      0                  118           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.593ns  (logic 6.028ns (36.329%)  route 10.565ns (63.671%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.999     4.449    InstructionFetch_label/sw_IBUF[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.573 r  InstructionFetch_label/cat_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.886     5.459    InstructionFetch_label/Q_reg_rep[2]_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.148     5.607 r  InstructionFetch_label/cat_OBUF[6]_inst_i_16/O
                         net (fo=10, routed)          1.207     6.814    InstructionFetch_label/sw[7]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.328     7.142 r  InstructionFetch_label/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.660     7.802    InstructionFetch_label/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  InstructionFetch_label/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.953    10.880    InstructionFetch_label/Ssd_label/hex__31[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.146    11.026 r  InstructionFetch_label/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859    12.885    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    16.593 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.593    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.385ns  (logic 5.827ns (35.562%)  route 10.558ns (64.438%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.999     4.449    InstructionFetch_label/sw_IBUF[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.573 r  InstructionFetch_label/cat_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.886     5.459    InstructionFetch_label/Q_reg_rep[2]_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.148     5.607 r  InstructionFetch_label/cat_OBUF[6]_inst_i_16/O
                         net (fo=10, routed)          1.207     6.814    InstructionFetch_label/sw[7]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.328     7.142 r  InstructionFetch_label/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.660     7.802    InstructionFetch_label/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  InstructionFetch_label/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.953    10.880    InstructionFetch_label/Ssd_label/hex__31[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.124    11.004 r  InstructionFetch_label/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852    12.856    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.385 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.385    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.229ns  (logic 5.956ns (36.703%)  route 10.272ns (63.297%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.586     4.035    InstructionFetch_label/sw_IBUF[2]
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  InstructionFetch_label/cat_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           0.593     4.752    InstructionFetch_label/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.876 r  InstructionFetch_label/cat_OBUF[6]_inst_i_33/O
                         net (fo=11, routed)          1.375     6.251    Debouncer_label_Reg/cat_OBUF[6]_inst_i_5
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.375 r  Debouncer_label_Reg/cat_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.744     7.119    Debouncer_label_Reg/counter_reg[14]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  Debouncer_label_Reg/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.573     7.816    InstructionFetch_label/cat_OBUF[2]_inst_i_1_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.940 r  InstructionFetch_label/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.477    10.417    InstructionFetch_label/Ssd_label/hex__31[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.152    10.569 r  InstructionFetch_label/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924    12.494    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    16.229 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.229    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.152ns  (logic 6.029ns (37.329%)  route 10.123ns (62.671%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.999     4.449    InstructionFetch_label/sw_IBUF[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.573 r  InstructionFetch_label/cat_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.886     5.459    InstructionFetch_label/Q_reg_rep[2]_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.148     5.607 r  InstructionFetch_label/cat_OBUF[6]_inst_i_16/O
                         net (fo=10, routed)          1.207     6.814    InstructionFetch_label/sw[7]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.328     7.142 r  InstructionFetch_label/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.660     7.802    InstructionFetch_label/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  InstructionFetch_label/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.706    10.633    InstructionFetch_label/Ssd_label/hex__31[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.116    10.749 r  InstructionFetch_label/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    12.412    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    16.152 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.152    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.035ns  (logic 5.829ns (36.353%)  route 10.206ns (63.647%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.999     4.449    InstructionFetch_label/sw_IBUF[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.573 r  InstructionFetch_label/cat_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.886     5.459    InstructionFetch_label/Q_reg_rep[2]_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.148     5.607 r  InstructionFetch_label/cat_OBUF[6]_inst_i_16/O
                         net (fo=10, routed)          1.207     6.814    InstructionFetch_label/sw[7]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.328     7.142 r  InstructionFetch_label/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.660     7.802    InstructionFetch_label/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  InstructionFetch_label/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.578    10.505    InstructionFetch_label/Ssd_label/hex__31[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124    10.629 r  InstructionFetch_label/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875    12.504    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.035 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.035    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.965ns  (logic 5.833ns (36.535%)  route 10.132ns (63.465%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.999     4.449    InstructionFetch_label/sw_IBUF[2]
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.573 r  InstructionFetch_label/cat_OBUF[6]_inst_i_28/O
                         net (fo=6, routed)           0.886     5.459    InstructionFetch_label/Q_reg_rep[2]_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.148     5.607 r  InstructionFetch_label/cat_OBUF[6]_inst_i_16/O
                         net (fo=10, routed)          1.207     6.814    InstructionFetch_label/sw[7]
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.328     7.142 r  InstructionFetch_label/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.660     7.802    InstructionFetch_label/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.926 r  InstructionFetch_label/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.706    10.633    InstructionFetch_label/Ssd_label/hex__31[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.757 r  InstructionFetch_label/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673    12.430    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.965 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.965    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.776ns  (logic 5.714ns (36.218%)  route 10.062ns (63.782%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=19, routed)          2.586     4.035    InstructionFetch_label/sw_IBUF[2]
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124     4.159 f  InstructionFetch_label/cat_OBUF[6]_inst_i_30/O
                         net (fo=5, routed)           0.593     4.752    InstructionFetch_label/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X10Y20         LUT2 (Prop_lut2_I0_O)        0.124     4.876 f  InstructionFetch_label/cat_OBUF[6]_inst_i_33/O
                         net (fo=11, routed)          1.375     6.251    Debouncer_label_Reg/cat_OBUF[6]_inst_i_5
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     6.375 f  Debouncer_label_Reg/cat_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.744     7.119    Debouncer_label_Reg/counter_reg[14]_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.243 f  Debouncer_label_Reg/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.573     7.816    InstructionFetch_label/cat_OBUF[2]_inst_i_1_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.124     7.940 f  InstructionFetch_label/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.477    10.417    InstructionFetch_label/Ssd_label/hex__31[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124    10.541 r  InstructionFetch_label/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714    12.256    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.776 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.776    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.207ns  (logic 5.316ns (57.741%)  route 3.891ns (42.259%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.601     3.054    InstructionFetch_label/sw_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.154     3.208 r  InstructionFetch_label/led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.290     5.497    led_OBUF[5]
    U14                  OBUF (Prop_obuf_I_O)         3.709     9.207 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.207    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 5.274ns (57.844%)  route 3.843ns (42.156%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.490     2.943    InstructionFetch_label/sw_IBUF[0]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.118     3.061 r  InstructionFetch_label/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.353     5.414    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703     9.117 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.117    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label_Reg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.145ns (45.549%)  route 4.955ns (54.451%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE                         0.000     0.000 r  Debouncer_label_Reg/counter_reg[15]/C
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Debouncer_label_Reg/counter_reg[15]/Q
                         net (fo=28, routed)          1.475     1.993    Debouncer_label_Reg/p_0_in[1]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.124     2.117 r  Debouncer_label_Reg/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.480     5.597    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     9.100 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.100    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Debouncer_label_Reg/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label_Reg/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  Debouncer_label_Reg/q1_reg/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Debouncer_label_Reg/q1_reg/Q
                         net (fo=1, routed)           0.118     0.259    Debouncer_label_Reg/q1
    SLICE_X0Y18          FDRE                                         r  Debouncer_label_Reg/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label_Reg/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label_Reg/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.436%)  route 0.123ns (46.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Debouncer_label_Reg/q2_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Debouncer_label_Reg/q2_reg/Q
                         net (fo=2, routed)           0.123     0.264    Debouncer_label_Reg/q2
    SLICE_X0Y19          FDRE                                         r  Debouncer_label_Reg/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  Debouncer_label/q2_reg/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Debouncer_label/q2_reg/Q
                         net (fo=2, routed)           0.130     0.271    Debouncer_label/q2
    SLICE_X0Y19          FDRE                                         r  Debouncer_label/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  Debouncer_label/q1_reg/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Debouncer_label/q1_reg/Q
                         net (fo=1, routed)           0.177     0.318    Debouncer_label/q1_reg_n_0
    SLICE_X0Y18          FDRE                                         r  Debouncer_label/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_label/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_label/Q_reg_rep[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (47.029%)  route 0.210ns (52.971%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE                         0.000     0.000 r  InstructionFetch_label/Q_reg[0]/C
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  InstructionFetch_label/Q_reg[0]/Q
                         net (fo=4, routed)           0.210     0.351    InstructionFetch_label/Q_reg[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.396 r  InstructionFetch_label/Q_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    InstructionFetch_label/counter[0]
    SLICE_X6Y19          FDCE                                         r  InstructionFetch_label/Q_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label_Reg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label_Reg/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE                         0.000     0.000 r  Debouncer_label_Reg/counter_reg[10]/C
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Debouncer_label_Reg/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    Debouncer_label_Reg/Ssd_label/number_reg[10]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  Debouncer_label_Reg/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    Debouncer_label_Reg/counter_reg[8]_i_1_n_5
    SLICE_X8Y18          FDRE                                         r  Debouncer_label_Reg/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label_Reg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label_Reg/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  Debouncer_label_Reg/counter_reg[2]/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Debouncer_label_Reg/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     0.289    Debouncer_label_Reg/Ssd_label/number_reg[2]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  Debouncer_label_Reg/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    Debouncer_label_Reg/counter_reg[0]_i_1_n_5
    SLICE_X8Y16          FDRE                                         r  Debouncer_label_Reg/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Debouncer_label_Reg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Debouncer_label_Reg/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE                         0.000     0.000 r  Debouncer_label_Reg/counter_reg[6]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Debouncer_label_Reg/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     0.289    Debouncer_label_Reg/Ssd_label/number_reg[6]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  Debouncer_label_Reg/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    Debouncer_label_Reg/counter_reg[4]_i_1_n_5
    SLICE_X8Y17          FDRE                                         r  Debouncer_label_Reg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_label/Q_reg_rep[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_label/Q_reg_rep[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE                         0.000     0.000 r  InstructionFetch_label/Q_reg_rep[0]/C
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  InstructionFetch_label/Q_reg_rep[0]/Q
                         net (fo=52, routed)          0.211     0.375    InstructionFetch_label/Q_reg_rep[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  InstructionFetch_label/Q_rep[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    InstructionFetch_label/counter[1]
    SLICE_X6Y19          FDCE                                         r  InstructionFetch_label/Q_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstructionFetch_label/Q_reg_rep[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            InstructionFetch_label/Q_reg_rep[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE                         0.000     0.000 r  InstructionFetch_label/Q_reg_rep[3]/C
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  InstructionFetch_label/Q_reg_rep[3]/Q
                         net (fo=56, routed)          0.212     0.376    InstructionFetch_label/Q_reg_rep[3]
    SLICE_X6Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.421 r  InstructionFetch_label/Q_rep[3]_i_2/O
                         net (fo=1, routed)           0.000     0.421    InstructionFetch_label/counter[3]
    SLICE_X6Y20          FDCE                                         r  InstructionFetch_label/Q_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------





