#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 20 21:05:06 2025
# Process ID         : 23524
# Current directory  : D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/vivado.log
# Journal file       : D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip\vivado.jou
# Running On         : Yehoh
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16945 MB
# Swap memory        : 13958 MB
# Total Virtual      : 30903 MB
# Available Virtual  : 12371 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/hls_data.json outdir=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip srcdir=D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/misc
INFO: Copied 18 verilog file(s) to D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/hdl/verilog
INFO: Copied 18 vhdl file(s) to D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/drivers
INFO: Import ports from HDL: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/hdl/vhdl/train_step.vhd (train_step)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_WEIGHTS
INFO: Add data interface img_pos_address0
INFO: Add data interface img_pos_q0
INFO: Add data interface img_neg_address0
INFO: Add data interface img_neg_q0
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/component.xml
INFO: Created IP archive D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/ip/xilinx_com_hls_train_step_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue May 20 21:05:12 2025...
