--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Frame.twx Frame.ncd -o Frame.twr Frame.pcf -ucf Frame.ucf

Design file:              Frame.ncd
Physical constraint file: Frame.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
126 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! XLXI_51/S/D0/M3/XLXN_11           SLICE_X43Y64.C    SLICE_X43Y65.A5  !
 ! XLXI_51/S/D0/M3/XLXN_12           SLICE_X43Y65.B    SLICE_X43Y65.A4  !
 ! XLXI_51/S/D0/M2/XLXN_11           SLICE_X43Y63.C    SLICE_X42Y63.C2  !
 ! XLXI_51/S/D0/M2/XLXN_12           SLICE_X42Y63.D    SLICE_X42Y63.C5  !
 ! XLXI_51/S/D0/M1/XLXN_11           SLICE_X42Y64.A    SLICE_X43Y64.A3  !
 ! XLXI_51/S/D0/M1/XLXN_12           SLICE_X43Y64.B    SLICE_X43Y64.A4  !
 ! XLXI_51/S/D0/M0/XLXN_11           SLICE_X40Y63.C    SLICE_X40Y63.A6  !
 ! XLXI_51/S/D0/M0/XLXN_12           SLICE_X40Y63.B    SLICE_X40Y63.A4  !
 ! XLXI_51/S/D1/M3/XLXN_11           SLICE_X40Y62.A    SLICE_X41Y63.C1  !
 ! XLXI_51/S/D1/M3/XLXN_12           SLICE_X41Y63.D    SLICE_X41Y63.C5  !
 ! XLXI_51/S/D1/M2/XLXN_11           SLICE_X38Y62.C    SLICE_X39Y62.C2  !
 ! XLXI_51/S/D1/M2/XLXN_12           SLICE_X39Y62.D    SLICE_X39Y62.C5  !
 ! XLXI_51/S/D1/M1/XLXN_11           SLICE_X38Y63.A    SLICE_X37Y62.C3  !
 ! XLXI_51/S/D1/M1/XLXN_12           SLICE_X37Y62.D    SLICE_X37Y62.C5  !
 ! XLXI_51/S/D1/M0/XLXN_11           SLICE_X39Y63.C    SLICE_X39Y63.A6  !
 ! XLXI_51/S/D1/M0/XLXN_12           SLICE_X39Y63.B    SLICE_X39Y63.A4  !
 ! XLXI_51/S/D2/M3/XLXN_11           SLICE_X42Y63.A    SLICE_X43Y63.A3  !
 ! XLXI_51/S/D2/M3/XLXN_12           SLICE_X43Y63.B    SLICE_X43Y63.A4  !
 ! XLXI_51/S/D2/M2/XLXN_11           SLICE_X42Y62.C    SLICE_X43Y62.C2  !
 ! XLXI_51/S/D2/M2/XLXN_12           SLICE_X43Y62.D    SLICE_X43Y62.C5  !
 ! XLXI_51/S/D2/M1/XLXN_11           SLICE_X42Y64.C    SLICE_X42Y62.A5  !
 ! XLXI_51/S/D2/M1/XLXN_12           SLICE_X42Y62.B    SLICE_X42Y62.A4  !
 ! XLXI_51/S/D2/M0/XLXN_11           SLICE_X40Y64.C    SLICE_X41Y64.A3  !
 ! XLXI_51/S/D2/M0/XLXN_12           SLICE_X41Y64.B    SLICE_X41Y64.A4  !
 ! XLXI_51/S/D3/M3/XLXN_11           SLICE_X38Y65.A    SLICE_X38Y64.A6  !
 ! XLXI_51/S/D3/M3/XLXN_12           SLICE_X38Y64.B    SLICE_X38Y64.A4  !
 ! XLXI_51/S/D3/M2/XLXN_11           SLICE_X38Y65.C    SLICE_X38Y64.C2  !
 ! XLXI_51/S/D3/M2/XLXN_12           SLICE_X38Y64.D    SLICE_X38Y64.C5  !
 ! XLXI_51/S/D3/M1/XLXN_11           SLICE_X38Y66.A    SLICE_X39Y65.C2  !
 ! XLXI_51/S/D3/M1/XLXN_12           SLICE_X39Y65.D    SLICE_X39Y65.C5  !
 ! XLXI_51/S/D3/M0/XLXN_11           SLICE_X41Y66.C    SLICE_X39Y66.A1  !
 ! XLXI_51/S/D3/M0/XLXN_12           SLICE_X39Y66.B    SLICE_X39Y66.A4  !
 ! XLXI_51/S/D4/M3/XLXN_11           SLICE_X41Y67.A    SLICE_X41Y66.A2  !
 ! XLXI_51/S/D4/M3/XLXN_12           SLICE_X41Y66.B    SLICE_X41Y66.A4  !
 ! XLXI_51/S/D4/M2/XLXN_11           SLICE_X40Y67.A    SLICE_X40Y67.C1  !
 ! XLXI_51/S/D4/M2/XLXN_12           SLICE_X40Y67.D    SLICE_X40Y67.C5  !
 ! XLXI_51/S/D4/M1/XLXN_11           SLICE_X38Y67.A    SLICE_X41Y67.C2  !
 ! XLXI_51/S/D4/M1/XLXN_12           SLICE_X41Y67.D    SLICE_X41Y67.C6  !
 ! XLXI_51/S/D4/M0/XLXN_11           SLICE_X37Y67.A    SLICE_X39Y68.C3  !
 ! XLXI_51/S/D4/M0/XLXN_12           SLICE_X39Y68.D    SLICE_X39Y68.C5  !
 ! XLXI_51/S/D5/M3/XLXN_11           SLICE_X39Y67.A    SLICE_X36Y67.A2  !
 ! XLXI_51/S/D5/M3/XLXN_12           SLICE_X36Y67.B    SLICE_X36Y67.A4  !
 ! XLXI_51/S/D5/M2/XLXN_11           SLICE_X40Y68.A    SLICE_X40Y68.C1  !
 ! XLXI_51/S/D5/M2/XLXN_12           SLICE_X40Y68.D    SLICE_X40Y68.C5  !
 ! XLXI_51/S/D5/M1/XLXN_11           SLICE_X39Y67.D    SLICE_X38Y68.A1  !
 ! XLXI_51/S/D5/M1/XLXN_12           SLICE_X38Y68.B    SLICE_X38Y68.A4  !
 ! XLXI_51/S/D5/M0/XLXN_11           SLICE_X38Y69.C    SLICE_X38Y69.A6  !
 ! XLXI_51/S/D5/M0/XLXN_12           SLICE_X38Y69.B    SLICE_X38Y69.A4  !
 ! XLXI_51/S/D6/M3/XLXN_11           SLICE_X39Y70.C    SLICE_X38Y70.A5  !
 ! XLXI_51/S/D6/M3/XLXN_12           SLICE_X38Y70.B    SLICE_X38Y70.A4  !
 ! XLXI_51/S/D6/M2/XLXN_11           SLICE_X37Y70.A    SLICE_X36Y70.A3  !
 ! XLXI_51/S/D6/M2/XLXN_12           SLICE_X36Y70.B    SLICE_X36Y70.A4  !
 ! XLXI_51/S/D6/M1/XLXN_11           SLICE_X38Y70.D    SLICE_X39Y70.A2  !
 ! XLXI_51/S/D6/M1/XLXN_12           SLICE_X39Y70.B    SLICE_X39Y70.A4  !
 ! XLXI_51/S/D6/M0/XLXN_11           SLICE_X41Y69.A    SLICE_X41Y69.C1  !
 ! XLXI_51/S/D6/M0/XLXN_12           SLICE_X41Y69.D    SLICE_X41Y69.C6  !
 ! XLXI_51/S/D7/M3/XLXN_11           SLICE_X43Y70.C    SLICE_X43Y71.C4  !
 ! XLXI_51/S/D7/M3/XLXN_12           SLICE_X43Y71.D    SLICE_X43Y71.C5  !
 ! XLXI_51/S/D7/M2/XLXN_11           SLICE_X43Y69.C    SLICE_X43Y69.A6  !
 ! XLXI_51/S/D7/M2/XLXN_12           SLICE_X43Y69.B    SLICE_X43Y69.A4  !
 ! XLXI_51/S/D7/M1/XLXN_11           SLICE_X43Y70.B    SLICE_X43Y71.A2  !
 ! XLXI_51/S/D7/M1/XLXN_12           SLICE_X43Y71.B    SLICE_X43Y71.A4  !
 ! XLXI_51/S/D7/M0/XLXN_12           SLICE_X40Y70.D    SLICE_X40Y70.D5  !
 ! XLXI_51/S/D7/D1                   SLICE_X40Y70.A    SLICE_X40Y70.A5  !
 ! XLXI_51/S/D7/M1/XLXN_12           SLICE_X43Y71.B    SLICE_X43Y71.B4  !
 ! XLXI_51/S/D7/D2                   SLICE_X43Y69.D    SLICE_X43Y69.D5  !
 ! XLXI_51/S/D7/M2/XLXN_12           SLICE_X43Y69.B    SLICE_X43Y69.B4  !
 ! XLXI_51/S/D7/D3                   SLICE_X43Y70.D    SLICE_X43Y70.D5  !
 ! XLXI_51/S/D7/M3/XLXN_12           SLICE_X43Y71.D    SLICE_X43Y71.D5  !
 ! XLXI_51/S/D6/D0                   SLICE_X43Y70.A    SLICE_X43Y70.A5  !
 ! XLXI_51/S/D6/M0/XLXN_12           SLICE_X41Y69.D    SLICE_X41Y69.D6  !
 ! XLXI_51/S/D6/D1                   SLICE_X40Y69.A    SLICE_X40Y69.A5  !
 ! XLXI_51/S/D6/M1/XLXN_12           SLICE_X39Y70.B    SLICE_X39Y70.B4  !
 ! XLXI_51/S/D6/D2                   SLICE_X37Y70.B    SLICE_X37Y70.B4  !
 ! XLXI_51/S/D6/M2/XLXN_12           SLICE_X36Y70.B    SLICE_X36Y70.B4  !
 ! XLXI_51/S/D6/D3                   SLICE_X39Y69.B    SLICE_X39Y69.B4  !
 ! XLXI_51/S/D6/M3/XLXN_12           SLICE_X38Y70.B    SLICE_X38Y70.B4  !
 ! XLXI_51/S/D5/D0                   SLICE_X38Y70.C    SLICE_X38Y70.C4  !
 ! XLXI_51/S/D5/M0/XLXN_12           SLICE_X38Y69.B    SLICE_X38Y69.B4  !
 ! XLXI_51/S/D5/D1                   SLICE_X39Y69.A    SLICE_X39Y69.A5  !
 ! XLXI_51/S/D5/M1/XLXN_12           SLICE_X38Y68.B    SLICE_X38Y68.B4  !
 ! XLXI_51/S/D5/D2                   SLICE_X40Y68.B    SLICE_X40Y68.B4  !
 ! XLXI_51/S/D5/M2/XLXN_12           SLICE_X40Y68.D    SLICE_X40Y68.D5  !
 ! XLXI_51/S/D5/D3                   SLICE_X41Y68.A    SLICE_X41Y68.A5  !
 ! XLXI_51/S/D5/M3/XLXN_12           SLICE_X36Y67.B    SLICE_X36Y67.B4  !
 ! XLXI_51/S/D4/D0                   SLICE_X37Y67.B    SLICE_X37Y67.B4  !
 ! XLXI_51/S/D4/M0/XLXN_12           SLICE_X39Y68.D    SLICE_X39Y68.D5  !
 ! XLXI_51/S/D4/D1                   SLICE_X38Y67.B    SLICE_X38Y67.B4  !
 ! XLXI_51/S/D4/M1/XLXN_12           SLICE_X41Y67.D    SLICE_X41Y67.D5  !
 ! XLXI_51/S/D4/D2                   SLICE_X40Y67.B    SLICE_X40Y67.B4  !
 ! XLXI_51/S/D4/M2/XLXN_12           SLICE_X40Y67.D    SLICE_X40Y67.D5  !
 ! XLXI_51/S/D4/D3                   SLICE_X41Y67.B    SLICE_X41Y67.B4  !
 ! XLXI_51/S/D4/M3/XLXN_12           SLICE_X41Y66.B    SLICE_X41Y66.B4  !
 ! XLXI_51/S/D3/D0                   SLICE_X41Y66.D    SLICE_X41Y66.D5  !
 ! XLXI_51/S/D3/M0/XLXN_12           SLICE_X39Y66.B    SLICE_X39Y66.B4  !
 ! XLXI_51/S/D3/D1                   SLICE_X38Y66.B    SLICE_X38Y66.B4  !
 ! XLXI_51/S/D3/M1/XLXN_12           SLICE_X39Y65.D    SLICE_X39Y65.D5  !
 ! XLXI_51/S/D3/D2                   SLICE_X38Y65.D    SLICE_X38Y65.D5  !
 ! XLXI_51/S/D3/M2/XLXN_12           SLICE_X38Y64.D    SLICE_X38Y64.D5  !
 ! XLXI_51/S/D3/D3                   SLICE_X38Y65.B    SLICE_X38Y65.B4  !
 ! XLXI_51/S/D3/M3/XLXN_12           SLICE_X38Y64.B    SLICE_X38Y64.B4  !
 ! XLXI_51/S/D2/D0                   SLICE_X40Y64.D    SLICE_X40Y64.D5  !
 ! XLXI_51/S/D2/M0/XLXN_12           SLICE_X41Y64.B    SLICE_X41Y64.B4  !
 ! XLXI_51/S/D2/D1                   SLICE_X42Y64.D    SLICE_X42Y64.D5  !
 ! XLXI_51/S/D2/M1/XLXN_12           SLICE_X42Y62.B    SLICE_X42Y62.B4  !
 ! XLXI_51/S/D2/D2                   SLICE_X42Y62.D    SLICE_X42Y62.D5  !
 ! XLXI_51/S/D2/M2/XLXN_12           SLICE_X43Y62.D    SLICE_X43Y62.D5  !
 ! XLXI_51/S/D2/D3                   SLICE_X42Y63.B    SLICE_X42Y63.B4  !
 ! XLXI_51/S/D2/M3/XLXN_12           SLICE_X43Y63.B    SLICE_X43Y63.B4  !
 ! XLXI_51/S/D1/D0                   SLICE_X39Y63.D    SLICE_X39Y63.D5  !
 ! XLXI_51/S/D1/M0/XLXN_12           SLICE_X39Y63.B    SLICE_X39Y63.B4  !
 ! XLXI_51/S/D1/D1                   SLICE_X38Y63.B    SLICE_X38Y63.B4  !
 ! XLXI_51/S/D1/M1/XLXN_12           SLICE_X37Y62.D    SLICE_X37Y62.D5  !
 ! XLXI_51/S/D1/D2                   SLICE_X38Y62.D    SLICE_X38Y62.D5  !
 ! XLXI_51/S/D1/M2/XLXN_12           SLICE_X39Y62.D    SLICE_X39Y62.D5  !
 ! XLXI_51/S/D1/D3                   SLICE_X40Y62.B    SLICE_X40Y62.B4  !
 ! XLXI_51/S/D1/M3/XLXN_12           SLICE_X41Y63.D    SLICE_X41Y63.D5  !
 ! XLXI_51/S/D0/D0                   SLICE_X40Y63.D    SLICE_X40Y63.D5  !
 ! XLXI_51/S/D0/M0/XLXN_12           SLICE_X40Y63.B    SLICE_X40Y63.B4  !
 ! XLXI_51/S/D0/D1                   SLICE_X42Y64.B    SLICE_X42Y64.B4  !
 ! XLXI_51/S/D0/M1/XLXN_12           SLICE_X43Y64.B    SLICE_X43Y64.B4  !
 ! XLXI_51/S/D0/D2                   SLICE_X43Y63.D    SLICE_X43Y63.D5  !
 ! XLXI_51/S/D0/M2/XLXN_12           SLICE_X42Y63.D    SLICE_X42Y63.D5  !
 ! XLXI_51/S/D0/D3                   SLICE_X43Y64.D    SLICE_X43Y64.D5  !
 ! XLXI_51/S/D0/M3/XLXN_12           SLICE_X43Y65.B    SLICE_X43Y65.B4  !
 ! XLXN_200<0>                       SLICE_X43Y65.C    SLICE_X43Y65.C4  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7966 paths analyzed, 1203 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.613ns.
--------------------------------------------------------------------------------

Paths for end point M2/rst (SLICE_X40Y42.A1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/counter1_16 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.168ns (0.998 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/counter1_16 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y42.AQ      Tcko                  0.259   M2/counter1<19>
                                                       M2/counter1_16
    SLICE_X99Y40.B2      net (fanout=2)        0.562   M2/counter1<16>
    SLICE_X99Y40.COUT    Topcyb                0.310   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_lut<1>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X99Y41.CIN     net (fanout=1)        0.000   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X99Y41.AMUX    Tcina                 0.227   M2/counter1<12>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>_inv1_cy
    SLICE_X40Y42.A1      net (fanout=59)       2.073   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>
    SLICE_X40Y42.CLK     Tas                  -0.021   rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (0.775ns logic, 2.635ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/counter1_16 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.168ns (0.998 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/counter1_16 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y42.AQ      Tcko                  0.259   M2/counter1<19>
                                                       M2/counter1_16
    SLICE_X99Y40.B2      net (fanout=2)        0.562   M2/counter1<16>
    SLICE_X99Y40.COUT    Topcyb                0.272   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_lutdi1
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X99Y41.CIN     net (fanout=1)        0.000   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X99Y41.AMUX    Tcina                 0.227   M2/counter1<12>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>_inv1_cy
    SLICE_X40Y42.A1      net (fanout=59)       2.073   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>
    SLICE_X40Y42.CLK     Tas                  -0.021   rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (0.737ns logic, 2.635ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/counter1_20 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.168ns (0.998 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/counter1_20 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y43.AQ      Tcko                  0.259   M2/counter1<20>
                                                       M2/counter1_20
    SLICE_X99Y40.C2      net (fanout=2)        0.535   M2/counter1<20>
    SLICE_X99Y40.COUT    Topcyc                0.238   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_lut<2>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X99Y41.CIN     net (fanout=1)        0.000   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<3>
    SLICE_X99Y41.AMUX    Tcina                 0.227   M2/counter1<12>
                                                       M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>_inv1_cy
    SLICE_X40Y42.A1      net (fanout=59)       2.073   M2/Mcompar_counter1[31]_GND_1_o_LessThan_102_o_cy<4>
    SLICE_X40Y42.CLK     Tas                  -0.021   rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.703ns logic, 2.608ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_33/buffer_7 (SLICE_X21Y58.B1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          XLXI_33/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (1.044 - 1.288)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to XLXI_33/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X10Y61.D2      net (fanout=35)       1.853   rst
    SLICE_X10Y61.CMUX    Topdc                 0.237   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0103_inv12_F
                                                       XLXI_33/_n0103_inv12
    SLICE_X21Y58.B1      net (fanout=64)       0.920   XLXI_33/_n0103_inv
    SLICE_X21Y58.CLK     Tas                   0.010   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_7_rstpot
                                                       XLXI_33/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (0.506ns logic, 2.773ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          XLXI_33/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (1.044 - 1.288)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to XLXI_33/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X10Y61.C2      net (fanout=35)       1.845   rst
    SLICE_X10Y61.CMUX    Tilo                  0.239   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0103_inv12_G
                                                       XLXI_33/_n0103_inv12
    SLICE_X21Y58.B1      net (fanout=64)       0.920   XLXI_33/_n0103_inv
    SLICE_X21Y58.CLK     Tas                   0.010   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_7_rstpot
                                                       XLXI_33/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.508ns logic, 2.765ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_33/shift_count_0 (FF)
  Destination:          XLXI_33/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.605 - 0.651)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_33/shift_count_0 to XLXI_33/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.BQ      Tcko                  0.259   XLXI_33/shift_count<2>
                                                       XLXI_33/shift_count_0
    SLICE_X10Y61.B2      net (fanout=6)        0.477   XLXI_33/shift_count<0>
    SLICE_X10Y61.B       Tilo                  0.043   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0075_inv31
    SLICE_X10Y61.C6      net (fanout=1)        0.105   XLXI_33/_n0075_inv_bdd3
    SLICE_X10Y61.CMUX    Tilo                  0.239   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0103_inv12_G
                                                       XLXI_33/_n0103_inv12
    SLICE_X21Y58.B1      net (fanout=64)       0.920   XLXI_33/_n0103_inv
    SLICE_X21Y58.CLK     Tas                   0.010   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_7_rstpot
                                                       XLXI_33/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.551ns logic, 1.502ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_33/buffer_57 (SLICE_X21Y58.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          XLXI_33/buffer_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (1.044 - 1.288)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to XLXI_33/buffer_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X10Y61.D2      net (fanout=35)       1.853   rst
    SLICE_X10Y61.CMUX    Topdc                 0.237   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0103_inv12_F
                                                       XLXI_33/_n0103_inv12
    SLICE_X21Y58.A1      net (fanout=64)       0.920   XLXI_33/_n0103_inv
    SLICE_X21Y58.CLK     Tas                   0.009   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_57_rstpot
                                                       XLXI_33/buffer_57
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.505ns logic, 2.773ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          XLXI_33/buffer_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.244ns (1.044 - 1.288)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to XLXI_33/buffer_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X10Y61.C2      net (fanout=35)       1.845   rst
    SLICE_X10Y61.CMUX    Tilo                  0.239   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0103_inv12_G
                                                       XLXI_33/_n0103_inv12
    SLICE_X21Y58.A1      net (fanout=64)       0.920   XLXI_33/_n0103_inv
    SLICE_X21Y58.CLK     Tas                   0.009   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_57_rstpot
                                                       XLXI_33/buffer_57
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (0.507ns logic, 2.765ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_33/shift_count_0 (FF)
  Destination:          XLXI_33/buffer_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.605 - 0.651)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_33/shift_count_0 to XLXI_33/buffer_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.BQ      Tcko                  0.259   XLXI_33/shift_count<2>
                                                       XLXI_33/shift_count_0
    SLICE_X10Y61.B2      net (fanout=6)        0.477   XLXI_33/shift_count<0>
    SLICE_X10Y61.B       Tilo                  0.043   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0075_inv31
    SLICE_X10Y61.C6      net (fanout=1)        0.105   XLXI_33/_n0075_inv_bdd3
    SLICE_X10Y61.CMUX    Tilo                  0.239   XLXI_33/_n0075_inv_bdd3
                                                       XLXI_33/_n0103_inv12_G
                                                       XLXI_33/_n0103_inv12
    SLICE_X21Y58.A1      net (fanout=64)       0.920   XLXI_33/_n0103_inv
    SLICE_X21Y58.CLK     Tas                   0.009   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_57_rstpot
                                                       XLXI_33/buffer_57
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.550ns logic, 1.502ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_33/buffer_6 (SLICE_X20Y58.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/buffer_7 (FF)
  Destination:          XLXI_33/buffer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_33/buffer_7 to XLXI_33/buffer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y58.BQ      Tcko                  0.100   XLXI_33/buffer<58>
                                                       XLXI_33/buffer_7
    SLICE_X20Y58.C6      net (fanout=2)        0.064   XLXI_33/buffer<7>
    SLICE_X20Y58.CLK     Tah         (-Th)     0.059   XLXI_33/buffer<8>
                                                       XLXI_33/buffer_6_rstpot
                                                       XLXI_33/buffer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.041ns logic, 0.064ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_36/num_31 (SLICE_X29Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_36/num_39 (FF)
  Destination:          XLXI_36/num_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_36/num_39 to XLXI_36/num_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y60.AQ      Tcko                  0.100   XLXI_36/num_55
                                                       XLXI_36/num_39
    SLICE_X29Y60.DX      net (fanout=2)        0.100   XLXI_36/num_39
    SLICE_X29Y60.CLK     Tckdi       (-Th)     0.043   XLXI_36/num_31
                                                       XLXI_36/num_31
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.057ns logic, 0.100ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_33/buffer_46 (SLICE_X17Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/buffer_47 (FF)
  Destination:          XLXI_33/buffer_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_33/buffer_47 to XLXI_33/buffer_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y60.AQ      Tcko                  0.100   XLXI_33/buffer<48>
                                                       XLXI_33/buffer_47
    SLICE_X17Y60.D6      net (fanout=2)        0.099   XLXI_33/buffer<47>
    SLICE_X17Y60.CLK     Tah         (-Th)     0.033   XLXI_33/buffer<46>
                                                       XLXI_33/buffer_46_rstpot
                                                       XLXI_33/buffer_46
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.067ns logic, 0.099ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X11Y43.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X11Y43.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.613|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7966 paths, 0 nets, and 1387 connections

Design statistics:
   Minimum period:   3.613ns{1}   (Maximum frequency: 276.778MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 10 12:48:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 770 MB



