{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 13:29:23 2010 " "Info: Processing started: Thu Dec 02 13:29:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off co2 -c co2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off co2 -c co2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[1\] register sld_hub:auto_hub\|tdo 109.05 MHz 9.17 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 109.05 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[1\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 9.17 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.376 ns + Longest register register " "Info: + Longest register to register delay is 4.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[1\] 1 REG LCFF_X23_Y24_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y24_N27; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.376 ns) 1.162 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X19_Y24_N24 3 " "Info: 2: + IC(0.786 ns) + CELL(0.376 ns) = 1.162 ns; Loc. = LCCOMB_X19_Y24_N24; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { sld_hub:auto_hub|irsr_reg[1] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.150 ns) 1.781 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X19_Y24_N28 1 " "Info: 3: + IC(0.469 ns) + CELL(0.150 ns) = 1.781 ns; Loc. = LCCOMB_X19_Y24_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.416 ns) 2.447 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X19_Y24_N6 1 " "Info: 4: + IC(0.250 ns) + CELL(0.416 ns) = 2.447 ns; Loc. = LCCOMB_X19_Y24_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 3.148 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X19_Y24_N8 1 " "Info: 5: + IC(0.263 ns) + CELL(0.438 ns) = 3.148 ns; Loc. = LCCOMB_X19_Y24_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.415 ns) 4.292 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X20_Y22_N12 1 " "Info: 6: + IC(0.729 ns) + CELL(0.415 ns) = 4.292 ns; Loc. = LCCOMB_X20_Y22_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.376 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X20_Y22_N13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.376 ns; Loc. = LCFF_X20_Y22_N13; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 42.94 % ) " "Info: Total cell delay = 1.879 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.497 ns ( 57.06 % ) " "Info: Total interconnect delay = 2.497 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { sld_hub:auto_hub|irsr_reg[1] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { sld_hub:auto_hub|irsr_reg[1] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.786ns 0.469ns 0.250ns 0.263ns 0.729ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.416ns 0.438ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.438 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 123 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 4.438 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X20_Y22_N13 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 4.438 ns; Loc. = LCFF_X20_Y22_N13; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.901 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.901 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.433 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 123 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.433 ns sld_hub:auto_hub\|irsr_reg\[1\] 3 REG LCFF_X23_Y24_N27 10 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 4.433 ns; Loc. = LCFF_X23_Y24_N27; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.896 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[1] {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[1] {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { sld_hub:auto_hub|irsr_reg[1] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.376 ns" { sld_hub:auto_hub|irsr_reg[1] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.786ns 0.469ns 0.250ns 0.263ns 0.729ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.416ns 0.438ns 0.415ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[1] {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register nios_system:CPU\|cpu_0:the_cpu_0\|av_ld_or_div_done register nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush 65.64 MHz 15.234 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 65.64 MHz between source register \"nios_system:CPU\|cpu_0:the_cpu_0\|av_ld_or_div_done\" and destination register \"nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush\" (period= 15.234 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.005 ns + Longest register register " "Info: + Longest register to register delay is 15.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:CPU\|cpu_0:the_cpu_0\|av_ld_or_div_done 1 REG LCFF_X43_Y25_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N9; Fanout = 2; REG Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4705 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.150 ns) 0.941 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~1 2 COMB LCCOMB_X42_Y23_N10 48 " "Info: 2: + IC(0.791 ns) + CELL(0.150 ns) = 0.941 ns; Loc. = LCCOMB_X42_Y23_N10; Fanout = 48; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.643 ns) + CELL(0.271 ns) 3.855 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~28 3 COMB LCCOMB_X33_Y19_N14 1 " "Info: 3: + IC(2.643 ns) + CELL(0.271 ns) = 3.855 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 1; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~1 nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~28 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 4.519 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~29 4 COMB LCCOMB_X33_Y19_N24 10 " "Info: 4: + IC(0.244 ns) + CELL(0.420 ns) = 4.519 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 10; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[4\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~28 nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.436 ns) 5.696 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_mul_src2\[4\]~4 5 COMB LCCOMB_X33_Y19_N2 18 " "Info: 5: + IC(0.741 ns) + CELL(0.436 ns) = 5.696 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 18; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_mul_src2\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~29 nios_system:CPU|cpu_0:the_cpu_0|M_mul_src2[4]~4 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6716 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.414 ns) 8.483 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~9 6 COMB LCCOMB_X42_Y23_N24 2 " "Info: 6: + IC(2.373 ns) + CELL(0.414 ns) = 8.483 ns; Loc. = LCCOMB_X42_Y23_N24; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { nios_system:CPU|cpu_0:the_cpu_0|M_mul_src2[4]~4 nios_system:CPU|cpu_0:the_cpu_0|Add8~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.554 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~11 7 COMB LCCOMB_X42_Y23_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.554 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~9 nios_system:CPU|cpu_0:the_cpu_0|Add8~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.625 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~13 8 COMB LCCOMB_X42_Y23_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.625 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~11 nios_system:CPU|cpu_0:the_cpu_0|Add8~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.771 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~15 9 COMB LCCOMB_X42_Y23_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 8.771 ns; Loc. = LCCOMB_X42_Y23_N30; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~13 nios_system:CPU|cpu_0:the_cpu_0|Add8~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.842 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~17 10 COMB LCCOMB_X42_Y22_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.842 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~15 nios_system:CPU|cpu_0:the_cpu_0|Add8~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.913 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~19 11 COMB LCCOMB_X42_Y22_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.913 ns; Loc. = LCCOMB_X42_Y22_N2; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~17 nios_system:CPU|cpu_0:the_cpu_0|Add8~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.984 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~21 12 COMB LCCOMB_X42_Y22_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.984 ns; Loc. = LCCOMB_X42_Y22_N4; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~19 nios_system:CPU|cpu_0:the_cpu_0|Add8~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.055 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~23 13 COMB LCCOMB_X42_Y22_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.055 ns; Loc. = LCCOMB_X42_Y22_N6; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~21 nios_system:CPU|cpu_0:the_cpu_0|Add8~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.126 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~25 14 COMB LCCOMB_X42_Y22_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.126 ns; Loc. = LCCOMB_X42_Y22_N8; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~23 nios_system:CPU|cpu_0:the_cpu_0|Add8~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.197 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~27 15 COMB LCCOMB_X42_Y22_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.197 ns; Loc. = LCCOMB_X42_Y22_N10; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~25 nios_system:CPU|cpu_0:the_cpu_0|Add8~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.268 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~29 16 COMB LCCOMB_X42_Y22_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.268 ns; Loc. = LCCOMB_X42_Y22_N12; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~27 nios_system:CPU|cpu_0:the_cpu_0|Add8~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.427 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~31 17 COMB LCCOMB_X42_Y22_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 9.427 ns; Loc. = LCCOMB_X42_Y22_N14; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~29 nios_system:CPU|cpu_0:the_cpu_0|Add8~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.498 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~33 18 COMB LCCOMB_X42_Y22_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.498 ns; Loc. = LCCOMB_X42_Y22_N16; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~31 nios_system:CPU|cpu_0:the_cpu_0|Add8~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.569 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~35 19 COMB LCCOMB_X42_Y22_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 9.569 ns; Loc. = LCCOMB_X42_Y22_N18; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~33 nios_system:CPU|cpu_0:the_cpu_0|Add8~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.640 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~37 20 COMB LCCOMB_X42_Y22_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.640 ns; Loc. = LCCOMB_X42_Y22_N20; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~35 nios_system:CPU|cpu_0:the_cpu_0|Add8~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.711 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~39 21 COMB LCCOMB_X42_Y22_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.711 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~37 nios_system:CPU|cpu_0:the_cpu_0|Add8~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.782 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~41 22 COMB LCCOMB_X42_Y22_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.782 ns; Loc. = LCCOMB_X42_Y22_N24; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~39 nios_system:CPU|cpu_0:the_cpu_0|Add8~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.853 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~43 23 COMB LCCOMB_X42_Y22_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.853 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~41 nios_system:CPU|cpu_0:the_cpu_0|Add8~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.924 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~45 24 COMB LCCOMB_X42_Y22_N28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.924 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~43 nios_system:CPU|cpu_0:the_cpu_0|Add8~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 10.070 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~47 25 COMB LCCOMB_X42_Y22_N30 2 " "Info: 25: + IC(0.000 ns) + CELL(0.146 ns) = 10.070 ns; Loc. = LCCOMB_X42_Y22_N30; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~45 nios_system:CPU|cpu_0:the_cpu_0|Add8~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.141 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~49 26 COMB LCCOMB_X42_Y21_N0 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 10.141 ns; Loc. = LCCOMB_X42_Y21_N0; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~47 nios_system:CPU|cpu_0:the_cpu_0|Add8~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.212 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~51 27 COMB LCCOMB_X42_Y21_N2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 10.212 ns; Loc. = LCCOMB_X42_Y21_N2; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~49 nios_system:CPU|cpu_0:the_cpu_0|Add8~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.283 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~53 28 COMB LCCOMB_X42_Y21_N4 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.283 ns; Loc. = LCCOMB_X42_Y21_N4; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~51 nios_system:CPU|cpu_0:the_cpu_0|Add8~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.354 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~55 29 COMB LCCOMB_X42_Y21_N6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 10.354 ns; Loc. = LCCOMB_X42_Y21_N6; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~53 nios_system:CPU|cpu_0:the_cpu_0|Add8~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.425 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~57 30 COMB LCCOMB_X42_Y21_N8 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.425 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~55 nios_system:CPU|cpu_0:the_cpu_0|Add8~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.496 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~59 31 COMB LCCOMB_X42_Y21_N10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 10.496 ns; Loc. = LCCOMB_X42_Y21_N10; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~57 nios_system:CPU|cpu_0:the_cpu_0|Add8~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.567 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~61 32 COMB LCCOMB_X42_Y21_N12 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 10.567 ns; Loc. = LCCOMB_X42_Y21_N12; Fanout = 2; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~59 nios_system:CPU|cpu_0:the_cpu_0|Add8~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.726 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~63 33 COMB LCCOMB_X42_Y21_N14 1 " "Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 10.726 ns; Loc. = LCCOMB_X42_Y21_N14; Fanout = 1; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~61 nios_system:CPU|cpu_0:the_cpu_0|Add8~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.136 ns nios_system:CPU\|cpu_0:the_cpu_0\|Add8~64 34 COMB LCCOMB_X42_Y21_N16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 11.136 ns; Loc. = LCCOMB_X42_Y21_N16; Fanout = 1; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|Add8~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~63 nios_system:CPU|cpu_0:the_cpu_0|Add8~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 6434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.150 ns) 11.952 ns nios_system:CPU\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2 35 COMB LCCOMB_X40_Y21_N18 1 " "Info: 35: + IC(0.666 ns) + CELL(0.150 ns) = 11.952 ns; Loc. = LCCOMB_X40_Y21_N18; Fanout = 1; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|E_arith_result\[32\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { nios_system:CPU|cpu_0:the_cpu_0|Add8~64 nios_system:CPU|cpu_0:the_cpu_0|E_arith_result[32]~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 3594 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 12.615 ns nios_system:CPU\|cpu_0:the_cpu_0\|E_br_result~0 36 COMB LCCOMB_X40_Y21_N28 5 " "Info: 36: + IC(0.244 ns) + CELL(0.419 ns) = 12.615 ns; Loc. = LCCOMB_X40_Y21_N28; Fanout = 5; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { nios_system:CPU|cpu_0:the_cpu_0|E_arith_result[32]~2 nios_system:CPU|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 3600 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.420 ns) 14.497 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~2 37 COMB LCCOMB_X33_Y25_N22 1 " "Info: 37: + IC(1.462 ns) + CELL(0.420 ns) = 14.497 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 1; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { nios_system:CPU|cpu_0:the_cpu_0|E_br_result~0 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 14.921 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~3 38 COMB LCCOMB_X33_Y25_N18 1 " "Info: 38: + IC(0.274 ns) + CELL(0.150 ns) = 14.921 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 1; COMB Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush_nxt~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4417 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 15.005 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush 39 REG LCFF_X33_Y25_N19 10 " "Info: 39: + IC(0.000 ns) + CELL(0.084 ns) = 15.005 ns; Loc. = LCFF_X33_Y25_N19; Fanout = 10; REG Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.567 ns ( 37.10 % ) " "Info: Total cell delay = 5.567 ns ( 37.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.438 ns ( 62.90 % ) " "Info: Total interconnect delay = 9.438 ns ( 62.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.005 ns" { nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~1 nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~28 nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~29 nios_system:CPU|cpu_0:the_cpu_0|M_mul_src2[4]~4 nios_system:CPU|cpu_0:the_cpu_0|Add8~9 nios_system:CPU|cpu_0:the_cpu_0|Add8~11 nios_system:CPU|cpu_0:the_cpu_0|Add8~13 nios_system:CPU|cpu_0:the_cpu_0|Add8~15 nios_system:CPU|cpu_0:the_cpu_0|Add8~17 nios_system:CPU|cpu_0:the_cpu_0|Add8~19 nios_system:CPU|cpu_0:the_cpu_0|Add8~21 nios_system:CPU|cpu_0:the_cpu_0|Add8~23 nios_system:CPU|cpu_0:the_cpu_0|Add8~25 nios_system:CPU|cpu_0:the_cpu_0|Add8~27 nios_system:CPU|cpu_0:the_cpu_0|Add8~29 nios_system:CPU|cpu_0:the_cpu_0|Add8~31 nios_system:CPU|cpu_0:the_cpu_0|Add8~33 nios_system:CPU|cpu_0:the_cpu_0|Add8~35 nios_system:CPU|cpu_0:the_cpu_0|Add8~37 nios_system:CPU|cpu_0:the_cpu_0|Add8~39 nios_system:CPU|cpu_0:the_cpu_0|Add8~41 nios_system:CPU|cpu_0:the_cpu_0|Add8~43 nios_system:CPU|cpu_0:the_cpu_0|Add8~45 nios_system:CPU|cpu_0:the_cpu_0|Add8~47 nios_system:CPU|cpu_0:the_cpu_0|Add8~49 nios_system:CPU|cpu_0:the_cpu_0|Add8~51 nios_system:CPU|cpu_0:the_cpu_0|Add8~53 nios_system:CPU|cpu_0:the_cpu_0|Add8~55 nios_system:CPU|cpu_0:the_cpu_0|Add8~57 nios_system:CPU|cpu_0:the_cpu_0|Add8~59 nios_system:CPU|cpu_0:the_cpu_0|Add8~61 nios_system:CPU|cpu_0:the_cpu_0|Add8~63 nios_system:CPU|cpu_0:the_cpu_0|Add8~64 nios_system:CPU|cpu_0:the_cpu_0|E_arith_result[32]~2 nios_system:CPU|cpu_0:the_cpu_0|E_br_result~0 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.005 ns" { nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done {} nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~1 {} nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~28 {} nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~29 {} nios_system:CPU|cpu_0:the_cpu_0|M_mul_src2[4]~4 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~9 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~11 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~13 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~15 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~17 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~19 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~21 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~23 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~25 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~27 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~29 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~31 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~33 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~35 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~37 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~39 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~41 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~43 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~45 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~47 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~49 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~51 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~53 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~55 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~57 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~59 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~61 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~63 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~64 {} nios_system:CPU|cpu_0:the_cpu_0|E_arith_result[32]~2 {} nios_system:CPU|cpu_0:the_cpu_0|E_br_result~0 {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.791ns 2.643ns 0.244ns 0.741ns 2.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.666ns 0.244ns 1.462ns 0.274ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.420ns 0.436ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.419ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.646 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush 3 REG LCFF_X33_Y25_N19 10 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X33_Y25_N19; Fanout = 10; REG Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|M_pipe_flush'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4414 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.661 ns nios_system:CPU\|cpu_0:the_cpu_0\|av_ld_or_div_done 3 REG LCFF_X43_Y25_N9 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X43_Y25_N9; Fanout = 2; REG Node = 'nios_system:CPU\|cpu_0:the_cpu_0\|av_ld_or_div_done'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4705 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.72 % ) " "Info: Total cell delay = 1.536 ns ( 57.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 42.28 % ) " "Info: Total interconnect delay = 1.125 ns ( 42.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4705 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/cpu_0.v" 4414 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.005 ns" { nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~1 nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~28 nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~29 nios_system:CPU|cpu_0:the_cpu_0|M_mul_src2[4]~4 nios_system:CPU|cpu_0:the_cpu_0|Add8~9 nios_system:CPU|cpu_0:the_cpu_0|Add8~11 nios_system:CPU|cpu_0:the_cpu_0|Add8~13 nios_system:CPU|cpu_0:the_cpu_0|Add8~15 nios_system:CPU|cpu_0:the_cpu_0|Add8~17 nios_system:CPU|cpu_0:the_cpu_0|Add8~19 nios_system:CPU|cpu_0:the_cpu_0|Add8~21 nios_system:CPU|cpu_0:the_cpu_0|Add8~23 nios_system:CPU|cpu_0:the_cpu_0|Add8~25 nios_system:CPU|cpu_0:the_cpu_0|Add8~27 nios_system:CPU|cpu_0:the_cpu_0|Add8~29 nios_system:CPU|cpu_0:the_cpu_0|Add8~31 nios_system:CPU|cpu_0:the_cpu_0|Add8~33 nios_system:CPU|cpu_0:the_cpu_0|Add8~35 nios_system:CPU|cpu_0:the_cpu_0|Add8~37 nios_system:CPU|cpu_0:the_cpu_0|Add8~39 nios_system:CPU|cpu_0:the_cpu_0|Add8~41 nios_system:CPU|cpu_0:the_cpu_0|Add8~43 nios_system:CPU|cpu_0:the_cpu_0|Add8~45 nios_system:CPU|cpu_0:the_cpu_0|Add8~47 nios_system:CPU|cpu_0:the_cpu_0|Add8~49 nios_system:CPU|cpu_0:the_cpu_0|Add8~51 nios_system:CPU|cpu_0:the_cpu_0|Add8~53 nios_system:CPU|cpu_0:the_cpu_0|Add8~55 nios_system:CPU|cpu_0:the_cpu_0|Add8~57 nios_system:CPU|cpu_0:the_cpu_0|Add8~59 nios_system:CPU|cpu_0:the_cpu_0|Add8~61 nios_system:CPU|cpu_0:the_cpu_0|Add8~63 nios_system:CPU|cpu_0:the_cpu_0|Add8~64 nios_system:CPU|cpu_0:the_cpu_0|E_arith_result[32]~2 nios_system:CPU|cpu_0:the_cpu_0|E_br_result~0 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.005 ns" { nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done {} nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~1 {} nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~28 {} nios_system:CPU|cpu_0:the_cpu_0|M_wr_data_unfiltered[4]~29 {} nios_system:CPU|cpu_0:the_cpu_0|M_mul_src2[4]~4 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~9 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~11 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~13 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~15 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~17 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~19 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~21 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~23 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~25 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~27 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~29 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~31 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~33 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~35 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~37 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~39 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~41 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~43 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~45 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~47 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~49 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~51 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~53 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~55 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~57 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~59 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~61 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~63 {} nios_system:CPU|cpu_0:the_cpu_0|Add8~64 {} nios_system:CPU|cpu_0:the_cpu_0|E_arith_result[32]~2 {} nios_system:CPU|cpu_0:the_cpu_0|E_br_result~0 {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~2 {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush_nxt~3 {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.791ns 2.643ns 0.244ns 0.741ns 2.373ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.666ns 0.244ns 1.462ns 0.274ns 0.000ns } { 0.000ns 0.150ns 0.271ns 0.420ns 0.436ns 0.414ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.419ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|cpu_0:the_cpu_0|M_pipe_flush {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|cpu_0:the_cpu_0|av_ld_or_div_done {} } { 0.000ns 0.000ns 0.118ns 1.007ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.951 ns + Longest register register " "Info: + Longest register to register delay is 0.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X12_Y24_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y24_N7; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.660 ns) 0.951 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X12_Y24_N13 2 " "Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X12_Y24_N13; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.40 % ) " "Info: Total cell delay = 0.660 ns ( 69.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.291 ns ( 30.60 % ) " "Info: Total interconnect delay = 0.291 ns ( 30.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 5.088 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 5.088 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X12_Y24_N13 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 5.088 ns; Loc. = LCFF_X12_Y24_N13; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.55 % ) " "Info: Total cell delay = 0.537 ns ( 10.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.551 ns ( 89.45 % ) " "Info: Total interconnect delay = 4.551 ns ( 89.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 5.088 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 5.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y19_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.000 ns) 3.527 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G1 5 " "Info: 2: + IC(3.527 ns) + CELL(0.000 ns) = 3.527 ns; Loc. = CLKCTRL_G1; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 5.088 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X12_Y24_N7 5 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 5.088 ns; Loc. = LCFF_X12_Y24_N7; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 10.55 % ) " "Info: Total cell delay = 0.537 ns ( 10.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.551 ns ( 89.45 % ) " "Info: Total interconnect delay = 4.551 ns ( 89.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 3.527ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.088 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.088 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 3.527ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 507 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\] 415.11 MHz 2.409 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 415.11 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]\" (period= 2.409 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.195 ns + Longest register register " "Info: + Longest register to register delay is 2.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 1 REG LCFF_X14_Y24_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y24_N15; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.438 ns) 0.964 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~4 2 COMB LCCOMB_X15_Y24_N16 1 " "Info: 2: + IC(0.526 ns) + CELL(0.438 ns) = 0.964 ns; Loc. = LCCOMB_X15_Y24_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 1.512 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~5 3 COMB LCCOMB_X15_Y24_N18 1 " "Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.512 ns; Loc. = LCCOMB_X15_Y24_N18; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 982 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.149 ns) 2.111 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]~feeder 4 COMB LCCOMB_X14_Y24_N2 1 " "Info: 4: + IC(0.450 ns) + CELL(0.149 ns) = 2.111 ns; Loc. = LCCOMB_X14_Y24_N2; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.195 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\] 5 REG LCFF_X14_Y24_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.195 ns; Loc. = LCFF_X14_Y24_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 43.10 % ) " "Info: Total cell delay = 0.946 ns ( 43.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 56.90 % ) " "Info: Total interconnect delay = 1.249 ns ( 56.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.195 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 0.526ns 0.273ns 0.450ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.719 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.719 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\] 3 REG LCFF_X14_Y24_N3 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.719 ns; Loc. = LCFF_X14_Y24_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|DJFL8584\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.38 % ) " "Info: Total cell delay = 0.537 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.182 ns ( 88.62 % ) " "Info: Total interconnect delay = 4.182 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 4.719 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 4.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.719 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 3 REG LCFF_X14_Y24_N15 9 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.719 ns; Loc. = LCFF_X14_Y24_N15; Fanout = 9; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.38 % ) " "Info: Total cell delay = 0.537 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.182 ns ( 88.62 % ) " "Info: Total interconnect delay = 4.182 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.195 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~4 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 0.526ns 0.273ns 0.450ns 0.000ns } { 0.000ns 0.438ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~CLKDRUSER pin altera_internal_jtag~SHIFTUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 9.726 ns " "Info: Slack time is 9.726 ns for clock \"altera_internal_jtag~CLKDRUSER\" between source pin \"altera_internal_jtag~SHIFTUSER\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "10.000 ns + register " "Info: + tsu requirement for source pin and destination register is 10.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "0.274 ns - " "Info: - tsu from clock to input pin is 0.274 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.029 ns + Longest pin register " "Info: + Longest pin to register delay is 5.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~SHIFTUSER 1 PIN JTAG_X1_Y19_N0 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 18; PIN Node = 'altera_internal_jtag~SHIFTUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~SHIFTUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.558 ns) + CELL(0.398 ns) 3.956 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]~1 2 COMB LCCOMB_X14_Y24_N8 5 " "Info: 2: + IC(3.558 ns) + CELL(0.398 ns) = 3.956 ns; Loc. = LCCOMB_X14_Y24_N8; Fanout = 5; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { altera_internal_jtag~SHIFTUSER pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.660 ns) 5.029 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X15_Y24_N21 6 " "Info: 3: + IC(0.413 ns) + CELL(0.660 ns) = 5.029 ns; Loc. = LCFF_X15_Y24_N21; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.058 ns ( 21.04 % ) " "Info: Total cell delay = 1.058 ns ( 21.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 78.96 % ) " "Info: Total interconnect delay = 3.971 ns ( 78.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { altera_internal_jtag~SHIFTUSER pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { altera_internal_jtag~SHIFTUSER {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.558ns 0.413ns } { 0.000ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.719 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.719 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X15_Y24_N21 6 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.719 ns; Loc. = LCFF_X15_Y24_N21; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.38 % ) " "Info: Total cell delay = 0.537 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.182 ns ( 88.62 % ) " "Info: Total interconnect delay = 4.182 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { altera_internal_jtag~SHIFTUSER pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { altera_internal_jtag~SHIFTUSER {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.558ns 0.413ns } { 0.000ns 0.398ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { altera_internal_jtag~SHIFTUSER pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.029 ns" { altera_internal_jtag~SHIFTUSER {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.558ns 0.413ns } { 0.000ns 0.398ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.719 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.719 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 3.158ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[4\] nios_system:CPU\|green_LEDs:the_green_LEDs\|data_out\[4\] 5.873 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[4\]\" through register \"nios_system:CPU\|green_LEDs:the_green_LEDs\|data_out\[4\]\" is 5.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2846 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2846; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.297 ns) 2.697 ns nios_system:CPU\|green_LEDs:the_green_LEDs\|data_out\[4\] 3 REG IOC_X57_Y0_N0 1 " "Info: 3: + IC(1.283 ns) + CELL(0.297 ns) = 2.697 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'nios_system:CPU\|green_LEDs:the_green_LEDs\|data_out\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] } "NODE_NAME" } } { "green_leds.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/green_leds.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 48.05 % ) " "Info: Total cell delay = 1.296 ns ( 48.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 51.95 % ) " "Info: Total interconnect delay = 1.401 ns ( 51.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] {} } { 0.000ns 0.000ns 0.118ns 1.283ns } { 0.000ns 0.999ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.153 ns + " "Info: + Micro clock to output delay of source is 0.153 ns" {  } { { "green_leds.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/green_leds.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.023 ns + Longest register pin " "Info: + Longest register to pin delay is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:CPU\|green_LEDs:the_green_LEDs\|data_out\[4\] 1 REG IOC_X57_Y0_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X57_Y0_N0; Fanout = 1; REG Node = 'nios_system:CPU\|green_LEDs:the_green_LEDs\|data_out\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] } "NODE_NAME" } } { "green_leds.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/green_leds.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.023 ns) 3.023 ns LEDG\[4\] 2 PIN PIN_U18 0 " "Info: 2: + IC(0.000 ns) + CELL(3.023 ns) = 3.023 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] LEDG[4] } "NODE_NAME" } } { "part1.v" "" { Text "C:/Users/ben/Documents/My Dropbox/School/ECE 4740/ComputerOrganization2/part1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.023 ns ( 100.00 % ) " "Info: Total cell delay = 3.023 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] LEDG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] {} } { 0.000ns 0.000ns 0.118ns 1.283ns } { 0.000ns 0.999ns 0.000ns 0.297ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] LEDG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { nios_system:CPU|green_LEDs:the_green_LEDs|data_out[4] {} LEDG[4] {} } { 0.000ns 0.000ns } { 0.000ns 3.023ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.898 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.898 ns) 2.898 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.898 ns) = 2.898 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.898 ns ( 100.00 % ) " "Info: Total cell delay = 2.898 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.898 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.898ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101\[12\] altera_internal_jtag~TDIUTAP altera_internal_jtag~CLKDRUSER 2.901 ns register " "Info: th for register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101\[12\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~CLKDRUSER\") is 2.901 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 4.715 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 4.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.000 ns) 3.158 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G3 23 " "Info: 2: + IC(3.158 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G3; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.158 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 4.715 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101\[12\] 3 REG LCFF_X11_Y24_N23 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 4.715 ns; Loc. = LCFF_X11_Y24_N23; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 929 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.39 % ) " "Info: Total cell delay = 0.537 ns ( 11.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.178 ns ( 88.61 % ) " "Info: Total interconnect delay = 4.178 ns ( 88.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] {} } { 0.000ns 3.158ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 929 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.080 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 13; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.275 ns) 1.996 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101~12 2 COMB LCCOMB_X11_Y24_N22 1 " "Info: 2: + IC(1.721 ns) + CELL(0.275 ns) = 1.996 ns; Loc. = LCCOMB_X11_Y24_N22; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12 } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 922 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.080 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101\[12\] 3 REG LCFF_X11_Y24_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.080 ns; Loc. = LCFF_X11_Y24_N23; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PZMU7345:HHRH5434\|ATKJ2101\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] } "NODE_NAME" } } { "pzdyqx.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 929 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 17.26 % ) " "Info: Total cell delay = 0.359 ns ( 17.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.721 ns ( 82.74 % ) " "Info: Total interconnect delay = 1.721 ns ( 82.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.080 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] {} } { 0.000ns 1.721ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.715 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] {} } { 0.000ns 3.158ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.080 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101~12 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] {} } { 0.000ns 1.721ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 13:29:27 2010 " "Info: Processing ended: Thu Dec 02 13:29:27 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
