## MPSoc_IAMROOT Online Research Group !

####  [RISCV]
   - [VexRiscv](https://github.com/SpinalHDL/VexRiscv)
   - [riscv-soc-cores](https://github.com/open-design/riscv-soc-cores)
   - [RISC-V Cores and SoC Overview](https://riscv.org/risc-v-cores/)
   - [Keynote: RISC V â€“ Enabling A New Era Of Open Data-Centric Computing Architectures](https://www.youtube.com/watch?v=ATZls4lbwmM)
   - [BOOM v2: An Open Source Out Of Order RISC V Core](https://www.youtube.com/watch?v=toc2GxL4RyA)


####  [Papers]
> * [Papers with regards to RISC-V in Google Scholar  search results ](https://scholar.google.co.kr/scholar?hl=ko&newwindow=1&as_sdt=0%2C5&q=risc-v&btnG=)
> * [Program Synthesis Through Reinforcement Learning Guided Tree Search](https://arxiv.org/abs/1806.02932)
> * [The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes](https://arxiv.org/abs/1712.04902)
> * [A near-threshold RISC-V core with DSP extensions for scalable IoT Endpoint Devices](https://arxiv.org/abs/1608.08376)

####  [[ProceedingsArchive](https://riscv.org/category/workshops/proceedings/) | [riscv.org](https://riscv.org/)]
> * [RISC-V Workshop in Chennai Proceedings, JULY 19, 2018](https://riscv.org/2018/07/risc-v-workshop-in-chennai-proceedings/)
> * [RISC-V Day in Shanghai Proceedings, JULY 5, 2018](https://riscv.org/2018/07/shanghai-proceedings/)
> * [RISC-V Workshop in Barcelona Proceedings, MAY 8, 2018](https://riscv.org/2018/05/risc-v-workshop-in-barcelona-proceedings/)
> * [7th RISC-V Workshop Proceedings, DECEMBER 9, 2017](https://riscv.org/2017/12/7th-risc-v-workshop-proceedings/)
> * [6th RISC-V Workshop Proceedings, MAY 28, 2017](https://riscv.org/2017/05/6th-risc-v-workshop-proceedings/)
> * [5th RISC-V Workshop Proceedings, DECEMBER 11, 2016](https://riscv.org/2016/12/5th-risc-v-workshop-proceedings/)
> * [4th RISC-V Workshop Proceedings, JULY 25, 2016](https://riscv.org/2016/07/4th-risc-v-workshop-proceedings/)
> * [3rd RISC-V Workshop Proceedings, JANUARY 23, 2016](https://riscv.org/2016/01/3rd-risc-v-workshop/)
> * [2nd RISC-V Workshop Proceedings, JULY 29, 2015](https://riscv.org/2015/07/2nd-risc-v-workshop/)
> * [1st RISC-V Workshop Proceedings, JANUARY 14, 2015](https://riscv.org/2015/01/1st-risc-v-workshop-bootcamp/)

####  [FPGA]
> * [ECE 4999: INDEPENDENT STUDY ON PortING Amber CPU to DE1](https://people.ece.cornell.edu/land/courses/eceprojectsland/STUDENTPROJ/2016to2017/md874/Report_draft.pdf)

####  [VHDL]
> * [SpinalHDL documentation](https://spinalhdl.github.io/SpinalDoc/spinal/lib/riscv/)

####  [FPGAë³´ë“œ êµ¬ì…ì²˜]
> * [ì´ë‹ˆí”„ë¡œ-Terasic Technologies](http://www.inipro.net/goods/goods_list.php?cateCd=006001)
> * [ì´ë‹ˆí”„ë¡œ-Digilent](http://www.inipro.net/goods/goods_list.php?page=2&cateCd=025001)
> * [ì—˜ë ˆíŒŒì¸ ](https://www.eleparts.co.kr/goods/catalog?code=001700310011&search_text=cyclone)
> * [Spartan-7 FPGAê°€ ì¥ì°©ëœ Arty S7-50 ê¸°íŒ](https://www.digikey.kr/ko/product-highlight/d/digilent/arty-s7-50-board-with-spartan-7-fpga)
> * [í”„ë¡œê·¸ë¨ ê°€ëŠ¥ ë…¼ë¦¬ IC ê°œë°œ íˆ´ Arty S7-50](https://www.eleparts.co.kr/goods/view?no=5982349)
> * [Arty](https://reference.digilentinc.com/reference/programmable-logic/arty/start)
>


***
# [ğŸ”](https://github.com/NAM-IL/MPSoc_IAMROOT)

## ë¼ì´ì„ ìŠ¤
ì´ í”„ë¡œì íŠ¸ëŠ” ì•„ë˜ ë¼ì´ì„ ìŠ¤ë¥¼ ë”°ë¦…ë‹ˆë‹¤.

<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/4.0/88x31.png" /></a><br />This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/4.0/">Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License</a>.
