import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main() -> () {
  cells {
    @external(1) a = comb_mem_d1(32, 1, 1);
  }

  wires {
    group wr_a {
      a.addr0 = 1'b0;
      a.write_en = 1'b1;
      a.write_data = 32'd1;
      wr_a[done] = a.done;
    }

    group wr_c {
      wr_a[go] = 1'b1;
      wr_c[done] = wr_a[done];
    }

    group wr_b {
    wr_c[go] = 1'b1;
    wr_b[done] = wr_c[done];
    }
  }

  control {
      wr_b;
  }
}
