C51 COMPILER V9.00   CLK_IF                                                                11/22/2015 18:52:00 PAGE 1   


C51 COMPILER V9.00, COMPILATION OF MODULE CLK_IF
OBJECT MODULE PLACED IN .\output\obj\clk_if.obj
COMPILER INVOKED BY: D:\Keil\C51\BIN\C51.EXE lib_if\clk_if.c LARGE OBJECTADVANCED OPTIMIZE(9,SIZE) BROWSE INCDIR(.\confi
                    -g;.\device;.\display;.\fs;.\key;.\lib_if;.\play;.\system;.\library;.\power;.\radio;.\eeprom;.\spi_flash;.\slave;.\blueto
                    -oth;.\i2c) DEBUG PRINT(.\output\lst\clk_if.lst) OBJECT(.\output\obj\clk_if.obj)

line level    source

   1          #include "type.h"
   2          #include "syscfg.h"
   3          #include "utility.h"
   4          #include "dac.h"
   5          #include "sysctrl.h"
   6          #include "debug.h"
   7          #include "ir_key.h"
   8          #include "timer.h"
   9          
  10          
  11          #ifdef FUNC_TIMER1_REFRESH_LED_EN
              extern BYTE gClkDivRate;
              #endif
  14          
  15          
  16          // System clock divider setting.
  17          VOID SysClkDivSet(BYTE ClkDivRate)
  18          {
  19   1      #if 1
  20   1      //      DBG(("CLK divid enable!\n"));
  21   1      
  22   1      //      ModuleClkDis(GCLK_USB_MASK | GCLK_CARD_MASK | GCLK_DECD_MASK | GCLK_DAC_MASK);
  23   1      
  24   1      //      //如果选择的是DPLL，则系统时钟是在12MHZ基础上再分频
  25   1      //      ClockSwitchToDPLL();
  26   1      //      SetClkDivRate(ClkDivRate);
  27   1      //      TimerCountSet(ClkDivRate);
  28   1              
  29   1              //选择分频后系统时钟是来自于DPLL还是RC振荡器
  30   1              //如果选择的是RC振荡器，则系统时钟是在3MHZ的基础上再分频  
  31   1              //ClkDivRate必须是4，8，12，16等4的整数倍 
  32   1              //如果不为4的整数倍，除4取整数。
  33   1              SetClkDivRate(ClkDivRate / 4);
  34   1              ClockSwitchToRc();
  35   1              TimerCountSet((ClkDivRate / 4) * 4);
  36   1      
  37   1      #ifdef FUNC_TIMER1_REFRESH_LED_EN
                      gClkDivRate = ClkDivRate * 4;
              #endif
  40   1      #endif
  41   1              gSys.IsClkDiv = TRUE;
  42   1      }
  43          
  44          
  45          // System clock divider clear.
  46          VOID SysClkDivClr(VOID)
  47          {
  48   1              ClockSwitchToDPLL();    //系统时钟切换到DPLL
  49   1              SetClkDivRate(1);
  50   1              TimerCountSet(1);
  51   1      //      ClkDivSwitchDis();
  52   1      //      WaitMs(2);
  53   1      //      ModuleClkEn(GCLK_USB_MASK | GCLK_CARD_MASK | GCLK_DECD_MASK | GCLK_DAC_MASK);
C51 COMPILER V9.00   CLK_IF                                                                11/22/2015 18:52:00 PAGE 2   

  54   1      
  55   1      #ifdef FUNC_TIMER1_REFRESH_LED_EN
                      gClkDivRate = 1;
              #endif
  58   1      
  59   1              gSys.IsClkDiv = FALSE;
  60   1      
  61   1      #ifdef FUNC_WATCHDOG_EN
  62   1              FeedWatchDog();
  63   1      #endif
  64   1      }
  65          
  66          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =     61    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----       1
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
