@misc{1coorporation2016intel,
  title={{Intel® 64 and IA-32 Architectures Optimization Reference Manual}},
  author={Coorporation, Intel},
  year={2021}
}

@article{2agner2021microarchitecture,
  title={{The microarchitecture of Intel, AMD and VIA CPUs: An optimization guide for assembly programmers and 
compiler makers}},
  author={Fog, Agner},
  journal={May2021,[Online]. Available: https://www. agner. org/optimize/microarchitecture. pdf},
  year={2021}
}

@inproceedings{3taram2022secsmt,
  title={{SecSMT: Securing SMT Processors against Contention-Based Covert Channels}},
  author={Taram, Mohammadkazem and Ren, Xida and Venkat, Ashish and Tullsen, Dean},
  booktitle={31st USENIX Security Symposium (USENIX Security 22)},
  pages={3165--3182},
  year={2022}
}

@inproceedings{4townley2019smt,
  title={{SMT-COP: Defeating Side-Channel Attacks on Execution Units in SMT Processors}},
  author={Townley, Daniel and Ponomarev, Dmitry},
  booktitle={2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT)},
  pages={43--54},
  year={2019},
  organization={IEEE}
}

@inproceedings{5aciiccmez2010new,
  title={{New Results on Instruction Cache Attacks}},
  author={Ac{\i}i{\c{c}}mez, Onur and Brumley, Billy Bob and Grabher, Philipp},
  booktitle={Cryptographic Hardware and Embedded Systems, CHES 2010: 12th International Workshop, Santa Barbara, USA, August 17-20, 2010. Proceedings 12},
  pages={110--124},
  year={2010},
  organization={Springer}
}

@article{6bernstein2005cache,
  title={{Cache-timing attacks on AES}},
  author={Bernstein, Daniel J},
  year={2005}
}

@inproceedings{7bhattacharyya2019smotherspectre,
  title={{SMoTherSpectre: Exploiting Speculative Execution through Port Contention}},
  author={Bhattacharyya, Atri and Sandulescu, Alexandra and Neugschwandtner, Matthias and Sorniotti, Alessandro and Falsafi, Babak and Payer, Mathias and Kurmus, Anil},
  booktitle={Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security},
  pages={785--800},
  year={2019}
}

@inproceedings{8guanciale2016cache,
  title={{Cache Storage Channels: Alias-Driven Attacks and Verified Countermeasures}},
  author={Guanciale, Roberto and Nemati, Hamed and Baumann, Christoph and Dam, Mads},
  booktitle={2016 IEEE Symposium on Security and Privacy (SP)},
  pages={38--55},
  year={2016},
  organization={IEEE}
}

@inproceedings{9yarom2014flush+,
  title={{Flush+Reload: A High Resolution, Low Noise, L3 Cache Side-Channel Attack}},
  author={Yarom, Yuval and Falkner, Katrina},
  booktitle={23rd USENIX Security Symposium (USENIX Security 14)},
  pages={719--732},
  year={2014}
}

@inproceedings{10gruss2016flush+,
  title={{Flush+Flush: A Fast and Stealthy Cache Attack}},
  author={Gruss, Daniel and Maurice, Cl{\'e}mentine and Wagner, Klaus and Mangard, Stefan},
  booktitle={Detection of Intrusions and Malware, and Vulnerability Assessment: 13th International Conference, DIMVA 2016, San Sebasti{\'a}n, Spain, July 7-8, 2016, Proceedings 13},
  pages={279--299},
  year={2016},
  organization={Springer}
}

@inproceedings{11xiong2020leaking,
  title={{Leaking Information Through Cache LRU States}},
  author={Xiong, Wenjie and Szefer, Jakub},
  booktitle={2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  pages={139--152},
  year={2020},
  organization={IEEE}
}

@inproceedings{12yao2018coherence,
  title={{Are Coherence Protocol States Vulnerable to Information Leakage?}},
  author={Yao, Fan and Doroslovacki, Milos and Venkataramani, Guru},
  booktitle={2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  pages={168--179},
  year={2018},
  organization={IEEE}
}

@inproceedings{13cronin2019fetching,
  title={{A Fetching Tale: Covert Communication with the Hardware Prefetcher}},
  author={Cronin, Patrick and Yang, Chengmo},
  booktitle={2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)},
  pages={101--110},
  year={2019},
  organization={IEEE}
}

@article{14xiao2023exploiting,
  title={{Exploiting the microarchitectural leakage of prefetching activities for side-channel attacks}},
  author={Xiao, Chong and Tang, Ming and Guilley, Sylvain},
  journal={Journal of Systems Architecture},
  volume={139},
  pages={102877},
  year={2023},
  publisher={Elsevier}
}

@inproceedings{15guo2022adversarial,
  title={{Adversarial Prefetch: New Cross-Core Cache Side Channel Attacks}},
  author={Guo, Yanan and Zigerelli, Andrew and Zhang, Youtao and Yang, Jun},
  booktitle={2022 IEEE Symposium on Security and Privacy (SP)},
  pages={1458--1473},
  year={2022},
  organization={IEEE}
}

@inproceedings{16gras2018translation,
  title={{Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks}},
  author={Gras, Ben and Razavi, Kaveh and Bos, Herbert and Giuffrida, Cristiano and others},
  booktitle={USENIX Security Symposium},
  volume={216},
  year={2018}
}

@inproceedings{17evtyushkin2015covert,
  title={{Covert channels through branch predictors: a feasibility study}},
  author={Evtyushkin, Dmitry and Ponomarev, Dmitry and Abu-Ghazaleh, Nael},
  booktitle={Proceedings of the fourth workshop on hardware and architectural support for security and privacy},
  pages={1--8},
  year={2015}
}

@inproceedings{18evtyushkin2016jump,
  title={{Jump over ASLR: Attacking branch predictors to bypass ASLR}},
  author={Evtyushkin, Dmitry and Ponomarev, Dmitry and Abu-Ghazaleh, Nael},
  booktitle={2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  pages={1--13},
  year={2016},
  organization={IEEE}
}

@inproceedings{19schwarz2019netspectre,
  title={{NetSpectre: Read Arbitrary Memory over Network}},
  author={Schwarz, Michael and Schwarzl, Martin and Lipp, Moritz and Masters, Jon and Gruss, Daniel},
  booktitle={Computer Security--ESORICS 2019: 24th European Symposium on Research in Computer Security, Luxembourg, September 23--27, 2019, Proceedings, Part I 24},
  pages={279--299},
  year={2019},
  organization={Springer}
}

@article{20yarom2017cachebleed,
  title={{CacheBleed: a timing attack on OpenSSL constant-time RSA}},
  author={Yarom, Yuval and Genkin, Daniel and Heninger, Nadia},
  journal={Journal of Cryptographic Engineering},
  volume={7},
  pages={99--112},
  year={2017},
  publisher={Springer}
}

@inproceedings{21semal2020leaky,
  title={{Leaky Controller: Cross-VM Memory Controller Covert Channel on Multi-core Systems}},
  author={Semal, Benjamin and Markantonakis, Konstantinos and Akram, Raja Naeem and Kalbantner, Jan},
  booktitle={ICT Systems Security and Privacy Protection: 35th IFIP TC 11 International Conference, SEC 2020, Maribor, Slovenia, September 21--23, 2020, Proceedings 35},
  pages={3--16},
  year={2020},
  organization={Springer}
}

@article{22wu2014whispers,
  title={{Whispers in the Hyper-Space: High-Bandwidth and Reliable Covert Channel Attacks Inside the Cloud}},
  author={Wu, Zhenyu and Xu, Zhang and Wang, Haining},
  journal={IEEE/ACM Transactions on Networking},
  volume={23},
  number={2},
  pages={603--615},
  year={2014},
  publisher={IEEE}
}

@inproceedings{23ren2021see,
  title={{I See Dead µops: Leaking Secrets via Intel/AMD Micro-Op Caches}},
  author={Ren, Xida and Moody, Logan and Taram, Mohammadkazem and Jordan, Matthew and Tullsen, Dean M and Venkat, Ashish},
  booktitle={2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)},
  pages={361--374},
  year={2021},
  organization={IEEE}
}

@inproceedings{24deng2022leaky,
  title={{Leaky Frontends: Security Vulnerabilities in Processor Frontends}},
  author={Deng, Shuwen and Huang, Bowen and Szefer, Jakub},
  booktitle={2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)},
  pages={53--66},
  year={2022},
  organization={IEEE}
}

@article{25xu2022reverse,
  title={{Reverse-engineering and Exploiting the Frontend Bus of Intel Processor}},
  author={Xu, Ke and Tang, Ming and Wang, Han and Guilley, Sylvain},
  journal={IEEE Transactions on Computers},
  year={2022},
  publisher={IEEE}
}

@inproceedings{26aldaya2019port,
  title={{Port Contention for Fun and Profit}},
  author={Aldaya, Alejandro Cabrera and Brumley, Billy Bob and ul Hassan, Sohaib and Garc{\'\i}a, Cesar Pereida and Tuveri, Nicola},
  booktitle={2019 IEEE Symposium on Security and Privacy (SP)},
  pages={870--887},
  year={2019},
  organization={IEEE}
}

@inproceedings{27gast2022squip,
  title={{SQUIP: Exploiting the Scheduler Queue Contention Side Channel}},
  author={Gast, Stefan and Juffinger, Jonas and Schwarzl, Martin and Saileshwar, Gururaj and Kogler, Andreas and Franza, Simone and K{\"o}stl, Markus and Gruss, Daniel},
  booktitle={2023 IEEE Symposium on Security and Privacy (SP)},
  pages={468--484},
  year={2022},
  organization={IEEE Computer Society}
}

@inproceedings{28islam2019spoiler,
  title={{SPOILER: Speculative Load Hazards Boost Rowhammer and Cache Attacks}},
  author={Islam, Saad and Moghimi, Ahmad and Bruhns, Ida and Krebbel, Moritz and G{\"u}lmezoglu, Berk and Eisenbarth, Thomas and Sunar, Berk},
  booktitle={USENIX Security Symposium},
  pages={621--637},
  year={2019}
}

@article{29wang2023bandwidthbreach,
  title={{BandwidthBreach: Unleashing Covert and Side Channels through Cache Bandwidth Exploitation}},
  author={Wang, Han and Tang, Ming and Xu, Ke and Wang, Quancheng},
  journal={arXiv preprint arXiv:2306.01996},
  year={2023}
}

@article{30lipp2020meltdown,
  title={{Meltdown: Reading kernel memory from user space}},
  author={Lipp, Moritz and Schwarz, Michael and Gruss, Daniel and Prescher, Thomas and Haas, Werner and Horn, Jann and Mangard, Stefan and Kocher, Paul and Genkin, Daniel and Yarom, Yuval and others},
  journal={Communications of the ACM},
  volume={63},
  number={6},
  pages={46--56},
  year={2020},
  publisher={ACM New York, NY, USA}
}

@article{31kocher2020spectre,
  title={{Spectre attacks: Exploiting speculative execution}},
  author={Kocher, Paul and Horn, Jann and Fogh, Anders and Genkin, Daniel and Gruss, Daniel and Haas, Werner and Hamburg, Mike and Lipp, Moritz and Mangard, Stefan and Prescher, Thomas and others},
  journal={Communications of the ACM},
  volume={63},
  number={7},
  pages={93--101},
  year={2020},
  publisher={ACM New York, NY, USA}
}

@inproceedings{32liu2014random,
  title={{Random Fill Cache Architecture}},
  author={Liu, Fangfei and Lee, Ruby B},
  booktitle={2014 47th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={203--215},
  year={2014},
  organization={IEEE}
}

@inproceedings{33deng2019secure,
  title={{Secure TLBs}},
  author={Deng, Shuwen and Xiong, Wenjie and Szefer, Jakub},
  booktitle={Proceedings of the 46th International Symposium on Computer Architecture},
  pages={346--359},
  year={2019}
}

@inproceedings{34zhang2013duppel,
  title={{D{\"u}ppel: Retrofitting commodity operating systems to mitigate cache side channels in the cloud}},
  author={Zhang, Yinqian and Reiter, Michael K},
  booktitle={Proceedings of the 2013 ACM SIGSAC conference on Computer \& communications security},
  pages={827--838},
  year={2013}
}

@inproceedings{35godfrey2013server,
  title={{A Server-Side Solution to Cache-Based Side-Channel Attacks in the Cloud}},
  author={Godfrey, Michael and Zulkernine, Mohammad},
  booktitle={2013 IEEE Sixth International Conference on Cloud Computing},
  pages={163--170},
  year={2013},
  organization={IEEE}
}

@article{36kulah2019spydetector,
  title={{SpyDetector: An approach for detecting side-channel attacks at runtime}},
  author={Kulah, Yusuf and Dincer, Berkay and Yilmaz, Cemal and Savas, Erkay},
  journal={International Journal of Information Security},
  volume={18},
  pages={393--422},
  year={2019},
  publisher={Springer}
}

@inproceedings{37mushtaq2019sherlock,
  title={{Sherlock Holmes of Cache Side-Channel Attacks in Intel's x86 Architecture}},
  author={Mushtaq, Maria and Akram, Ayaz and Bhatti, Muhammad Khurram and Ali, Usman and Lapotre, Vianney and Gogniat, Guy},
  booktitle={2019 IEEE Conference on Communications and Network Security (CNS)},
  pages={1--9},
  year={2019},
  organization={IEEE}
}

@inproceedings{38chen2019sgxpectre,
  title={{SgxPectre: Stealing Intel Secrets from SGX Enclaves Via Speculative Execution}},
  author={Chen, Guoxing and Chen, Sanchuan and Xiao, Yuan and Zhang, Yinqian and Lin, Zhiqiang and Lai, Ten H},
  booktitle={2019 IEEE European Symposium on Security and Privacy (EuroS\&P)},
  pages={142--157},
  year={2019},
  organization={IEEE}
}

@article{39horn2018speculative,
  title={Speculative execution, variant 4: Speculative store bypass, 2018},
  author={Horn, Jann},
  journal={URl: https://bugs. chromium. org/p/project-zero/issues/detail},
  year={2018}
}

@inproceedings{40koruyeh2018spectre,
  title={{Spectre Returns! Speculation Attacks using the Return Stack Buffer}},
  author={Koruyeh, Esmaeil Mohammadian and Khasawneh, Khaled N and Song, Chengyu and Abu-Ghazaleh, Nael B},
  booktitle={WOOT@ USENIX Security Symposium},
  year={2018}
}

@online{41Chromium2018Speculative,
  author={Michael Kerrisk},
  year = "2021",
  title={{Sched\_setaffinity(2) — Linux manual page}},
  url = {https://man7.org/linux/man-pages/man2/sched\_setaffinity.2.html}
}

@inproceedings{42paccagnella2021lord,
  title={{Lord of the Ring (s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical}},
  author={Paccagnella, Riccardo and Luo, Licheng and Fletcher, Christopher W},
  booktitle={USENIX Security Symposium},
  pages={645--662},
  year={2021}
}