============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:05 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
async_fifo_i_fifomem_inst
  mem_reg[32][0]/CP                                              0    +0       0 R 
  mem_reg[32][0]/Q       DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F 
  g1949__1666/B2                                                      +0      96   
  g1949__1666/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R 
  g1741__8246/A4                                                      +0     138   
  g1741__8246/ZN         ND4D0BWP16P90(timing)         1  1.2   70   +67     205 F 
  g1727__6417/A4                                                      +0     205   
  g1727__6417/ZN         NR4D0BWP16P90(timing)         1  1.2   76   +76     281 R 
  g1711__1705/A2                                                      +0     281   
  g1711__1705/ZN         ND2D0BWP16P90(timing)         1  0.8   35   +46     327 F 
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                           35    +0     327 F 
                         out port                                     +0     327 F 
(fp.sdc_line_36_324_1)   ext delay                                  +500     827 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1173ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[32][0]/CP
End-point    : read_if_rdata[0]

