{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528140174750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 22:22:54 2018 " "Processing started: Mon Jun 04 22:22:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528140174750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528140174750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder --vector_source=Z:/Lab_git/lab_project/Looper_trial/Waveform1.vwf --testbench_file=Z:/Lab_git/lab_project/Looper_trial/simulation/modelsim/Waveform1.vwf.vht " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder --vector_source=Z:/Lab_git/lab_project/Looper_trial/Waveform1.vwf --testbench_file=Z:/Lab_git/lab_project/Looper_trial/simulation/modelsim/Waveform1.vwf.vht" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528140174765 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsyncram_2k84 1 " "Ignored 1 assignments for entity \"altsyncram_2k84\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2k84 -tag quartusii " "Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_2k84 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1528140176576 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1528140176903 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "clk " "Can't find port \"clk\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "ResetN " "Can't find port \"ResetN\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress " "Ignoring output pin \"currentMemAddress\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[17\] " "Ignoring output pin \"currentMemAddress\[17\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[16\] " "Ignoring output pin \"currentMemAddress\[16\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[15\] " "Ignoring output pin \"currentMemAddress\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[14\] " "Ignoring output pin \"currentMemAddress\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[13\] " "Ignoring output pin \"currentMemAddress\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[12\] " "Ignoring output pin \"currentMemAddress\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[11\] " "Ignoring output pin \"currentMemAddress\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[10\] " "Ignoring output pin \"currentMemAddress\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[9\] " "Ignoring output pin \"currentMemAddress\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[8\] " "Ignoring output pin \"currentMemAddress\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[7\] " "Ignoring output pin \"currentMemAddress\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[6\] " "Ignoring output pin \"currentMemAddress\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[5\] " "Ignoring output pin \"currentMemAddress\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[4\] " "Ignoring output pin \"currentMemAddress\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[3\] " "Ignoring output pin \"currentMemAddress\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[2\] " "Ignoring output pin \"currentMemAddress\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[1\] " "Ignoring output pin \"currentMemAddress\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "currentMemAddress\[0\] " "Ignoring output pin \"currentMemAddress\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress " "Ignoring output pin \"ENDMemAddress\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[17\] " "Ignoring output pin \"ENDMemAddress\[17\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[16\] " "Ignoring output pin \"ENDMemAddress\[16\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[15\] " "Ignoring output pin \"ENDMemAddress\[15\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[14\] " "Ignoring output pin \"ENDMemAddress\[14\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[13\] " "Ignoring output pin \"ENDMemAddress\[13\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[12\] " "Ignoring output pin \"ENDMemAddress\[12\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[11\] " "Ignoring output pin \"ENDMemAddress\[11\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[10\] " "Ignoring output pin \"ENDMemAddress\[10\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[9\] " "Ignoring output pin \"ENDMemAddress\[9\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[8\] " "Ignoring output pin \"ENDMemAddress\[8\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[7\] " "Ignoring output pin \"ENDMemAddress\[7\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[6\] " "Ignoring output pin \"ENDMemAddress\[6\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[5\] " "Ignoring output pin \"ENDMemAddress\[5\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[4\] " "Ignoring output pin \"ENDMemAddress\[4\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[3\] " "Ignoring output pin \"ENDMemAddress\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[2\] " "Ignoring output pin \"ENDMemAddress\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[1\] " "Ignoring output pin \"ENDMemAddress\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "ENDMemAddress\[0\] " "Ignoring output pin \"ENDMemAddress\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_Selchannel " "Can't find port \"KB_Selchannel\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176919 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_Selchannel\[1\] " "Can't find port \"KB_Selchannel\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_Selchannel\[0\] " "Can't find port \"KB_Selchannel\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_STOP " "Can't find port \"KB_STOP\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_REC " "Can't find port \"KB_REC\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_PLAY " "Can't find port \"KB_PLAY\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_ClearCH " "Can't find port \"KB_ClearCH\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "KB_ALLPLAY " "Can't find port \"KB_ALLPLAY\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "recCounter " "Can't find port \"recCounter\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "recCounter\[2\] " "Can't find port \"recCounter\[2\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "recCounter\[1\] " "Can't find port \"recCounter\[1\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "recCounter\[0\] " "Can't find port \"recCounter\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "recSel " "Ignoring output pin \"recSel\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "recSel\[1\] " "Ignoring output pin \"recSel\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "recSel\[0\] " "Ignoring output pin \"recSel\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "recording " "Ignoring output pin \"recording\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "loop_start " "Ignoring output pin \"loop_start\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Ch3Activate " "Ignoring output pin \"Ch3Activate\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Ch2Activate " "Ignoring output pin \"Ch2Activate\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Ch1Activate " "Ignoring output pin \"Ch1Activate\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Ch0Activate " "Ignoring output pin \"Ch0Activate\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "CurrState " "Ignoring output pin \"CurrState\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "CurrState\[2\] " "Ignoring output pin \"CurrState\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "CurrState\[1\] " "Ignoring output pin \"CurrState\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "CurrState\[0\] " "Ignoring output pin \"CurrState\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1528140176935 ""}
{ "Info" "ITBO_DONE_VHT_GENERATION" "Z:/Lab_git/lab_project/Looper_trial/simulation/modelsim/Waveform1.vwf.vht " "Generated VHDL Test Bench File Z:/Lab_git/lab_project/Looper_trial/simulation/modelsim/Waveform1.vwf.vht for simulation" {  } {  } 0 201002 "Generated VHDL Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1528140176950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 68 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528140177185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 04 22:22:57 2018 " "Processing ended: Mon Jun 04 22:22:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528140177185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528140177185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528140177185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528140177185 ""}
