==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'fdtd-2d.cpp' ... 
WARNING: [HLS 200-40] In file included from fdtd-2d.cpp:1:
fdtd-2d.cpp:163:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else {
   ^
fdtd-2d.cpp:171:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
2 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2707 ; free virtual = 10104
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2707 ; free virtual = 10104
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 501.336 ; gain = 128.730 ; free physical = 2681 ; free virtual = 10081
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (fdtd-2d.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (fdtd-2d.cpp:123) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (fdtd-2d.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (fdtd-2d.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (fdtd-2d.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (fdtd-2d.cpp:315) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_mul7' (fdtd-2d.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_mul7' (fdtd-2d.cpp:174) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 501.336 ; gain = 128.730 ; free physical = 2668 ; free virtual = 10070
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div2' (fdtd-2d.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_55_div1' into 'operator_double_div2' (fdtd-2d.cpp:123) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div2' (fdtd-2d.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (fdtd-2d.cpp:267) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (fdtd-2d.cpp:281) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (fdtd-2d.cpp:310) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (fdtd-2d.cpp:315) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_mul7' (fdtd-2d.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_mul7' (fdtd-2d.cpp:174) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:132:36) to (fdtd-2d.cpp:175:2) in function 'operator_double_mul7'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:83:36) to (fdtd-2d.cpp:129:2) in function 'operator_double_div2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fdtd-2d.cpp:270:37) to (fdtd-2d.cpp:316:2) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'operator_double_div2' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:374) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_double_mul7' into 'kernel_fdtd_2d_optimized' (fdtd-2d.cpp:382) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 501.336 ; gain = 128.730 ; free physical = 2635 ; free virtual = 10039
WARNING: [XFORM 203-631] Renaming function 'operator_double_div10' to 'operator_double_div1' (fdtd-2d.cpp:51:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2616 ; free virtual = 10020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_fdtd_2d_optimized' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.34 seconds; current allocated memory: 127.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', fdtd-2d.cpp:306) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 128.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.02442ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret1_i_i', fdtd-2d.cpp:207->fdtd-2d.cpp:267->fdtd-2d.cpp:310) to 'lut_div5_chunk' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_fdtd_2d_optimized' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (2.66ns) of 'cttz' operation ('tmp_3_i', fdtd-2d.cpp:153->fdtd-2d.cpp:382) exceeds the target cycle time (target cycle time: 2.5ns, clock uncertainty: 0.312ns, effective cycle time: 2.19ns).
WARNING: [SCHED 204-21] Estimated clock period (2.664ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'cttz' operation ('tmp_3_i', fdtd-2d.cpp:153->fdtd-2d.cpp:382) (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 130.497 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]