[*]
[*] GTKWave Analyzer v3.3.116 (w)1999-2023 BSI
[*] Wed Nov  5 04:13:25 2025
[*]
[dumpfile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub_tests/local_sim_build/test_datapath_rd_basic_nc4_dw128_sd1024_basic_pipe_xb16/dump.vcd"
[dumpfile_mtime] "Wed Nov  5 04:03:26 2025"
[dumpfile_size] 10891500
[savefile] "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub_tests/GTKW/datapath_rd_test/datapath_rd_test_dw128.gtkw"
[timestart] 2303100
[size] 3175 1766
[pos] -1 -1
*-16.641989 3210000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] datapath_rd_test.
[treeopen] datapath_rd_test.u_sram_controller.
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[0].
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[1].
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[2].
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[3].
[treeopen] datapath_rd_test.u_sram_controller.gen_channel_units[3].u_channel_unit.
[sst_width] 399
[signals_width] 589
[sst_expanded] 1
[sst_vpaned_height] 1115
@22
datapath_rd_test.SRAM_DEPTH[31:0]
datapath_rd_test.MAX_BURST_LEN[31:0]
datapath_rd_test.NUM_CHANNELS[31:0]
datapath_rd_test.u_axi_read_engine.COUNT_WIDTH[31:0]
@28
datapath_rd_test.clk
datapath_rd_test.rst_n
@22
datapath_rd_test.u_axi_read_engine.cfg_axi_rd_xfer_beats[7:0]
@200
-scheduler
@22
datapath_rd_test.sched_rd_valid[3:0]
datapath_rd_test.sched_rd_ready[3:0]
datapath_rd_test.sched_rd_addr[255:0]
datapath_rd_test.sched_rd_beats[127:0]
datapath_rd_test.sched_rd_channel_id[15:0]
datapath_rd_test.sched_rd_done_strobe[3:0]
datapath_rd_test.sched_rd_beats_done[127:0]
@200
-axi-ar
@28
datapath_rd_test.m_axi_arvalid
datapath_rd_test.m_axi_arready
@22
datapath_rd_test.m_axi_araddr[63:0]
datapath_rd_test.m_axi_arid[7:0]
datapath_rd_test.m_axi_arlen[7:0]
@200
-axi-r
@28
datapath_rd_test.m_axi_rvalid
datapath_rd_test.m_axi_rready
@800022
datapath_rd_test.m_axi_rid[7:0]
@28
(0)datapath_rd_test.m_axi_rid[7:0]
(1)datapath_rd_test.m_axi_rid[7:0]
(2)datapath_rd_test.m_axi_rid[7:0]
(3)datapath_rd_test.m_axi_rid[7:0]
(4)datapath_rd_test.m_axi_rid[7:0]
(5)datapath_rd_test.m_axi_rid[7:0]
(6)datapath_rd_test.m_axi_rid[7:0]
(7)datapath_rd_test.m_axi_rid[7:0]
@1001200
-group_end
@22
datapath_rd_test.m_axi_rdata[127:0]
@28
datapath_rd_test.u_axi_read_engine.m_axi_rlast
@200
-axi-rd-sram
@28
(1)datapath_rd_test.u_sram_controller.axi_rd_sram_ready_per_channel[3:0]
@800022
datapath_rd_test.u_sram_controller.axi_rd_sram_ready_per_channel[3:0]
datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
@28
(0)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(1)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(2)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(3)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(4)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(5)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(6)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(7)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(8)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(9)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(10)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(11)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(12)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(13)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(14)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(15)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(16)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(17)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(18)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(19)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(20)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(21)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(22)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(23)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(24)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(25)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
@29
(26)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
@28
(27)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(28)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(29)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(30)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(31)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(32)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(33)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(34)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
(35)datapath_rd_test.u_sram_controller.axi_rd_space_free[35:0]
@1001200
-group_end
-group_end
@28
datapath_rd_test.axi_rd_sram_valid
datapath_rd_test.axi_rd_sram_ready
@800028
datapath_rd_test.axi_rd_sram_channel_id[1:0]
@28
(0)datapath_rd_test.axi_rd_sram_channel_id[1:0]
(1)datapath_rd_test.axi_rd_sram_channel_id[1:0]
@1001200
-group_end
@22
datapath_rd_test.axi_rd_sram_data[127:0]
@200
-axi-rd-engine
@22
datapath_rd_test.u_axi_read_engine.w_beats_ok[3:0]
@800022
datapath_rd_test.u_axi_read_engine.w_space_ok[3:0]
@28
(0)datapath_rd_test.u_axi_read_engine.w_space_ok[3:0]
(1)datapath_rd_test.u_axi_read_engine.w_space_ok[3:0]
(2)datapath_rd_test.u_axi_read_engine.w_space_ok[3:0]
(3)datapath_rd_test.u_axi_read_engine.w_space_ok[3:0]
@1001200
-group_end
@200
-axi-wr-drain
@28
datapath_rd_test.axi_wr_sram_drain
@c00022
datapath_rd_test.axi_wr_sram_valid[3:0]
@28
(0)datapath_rd_test.axi_wr_sram_valid[3:0]
(1)datapath_rd_test.axi_wr_sram_valid[3:0]
(2)datapath_rd_test.axi_wr_sram_valid[3:0]
(3)datapath_rd_test.axi_wr_sram_valid[3:0]
@1401200
-group_end
@22
datapath_rd_test.axi_wr_sram_id[7:0]
datapath_rd_test.axi_wr_sram_data[127:0]
@200
-sram_controller
-ch0
@24
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.FIFO_DEPTH[31:0]
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.fifo_empty
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.fifo_full
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.fifo_count[8:0]
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.bridge_occupancy[2:0]
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.rd_space_free[8:0]
@22
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.alloc_space_free[8:0]
@28
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.wr_valid
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.wr_ready
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.rd_valid
datapath_rd_test.u_sram_controller.gen_channel_units[0].u_channel_unit.u_channel_fifo.rd_ready
@200
-ch1
@24
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.FIFO_DEPTH[31:0]
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.fifo_empty
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.fifo_full
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.fifo_count[8:0]
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.bridge_occupancy[2:0]
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.rd_space_free[8:0]
@28
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.u_channel_fifo.wr_valid
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.u_channel_fifo.wr_ready
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.u_channel_fifo.rd_valid
datapath_rd_test.u_sram_controller.gen_channel_units[1].u_channel_unit.u_channel_fifo.rd_ready
@200
-ch2
@22
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.FIFO_DEPTH[31:0]
@28
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.fifo_empty
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.fifo_full
@22
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.fifo_count[8:0]
@28
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.bridge_occupancy[2:0]
@22
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.rd_space_free[8:0]
@28
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.u_channel_fifo.wr_valid
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.u_channel_fifo.wr_ready
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.u_channel_fifo.rd_valid
datapath_rd_test.u_sram_controller.gen_channel_units[2].u_channel_unit.u_channel_fifo.rd_ready
[pattern_trace] 1
[pattern_trace] 0
