Good catch â€” this is a **classic clocking block mistake**, and itâ€™s actually a **very good learning point** ğŸ‘
You do **NOT** need to change simulator. xsim is behaving correctly.

---

## âŒ Why this error happened

```
clocking block output signal 'en' cannot be read
```

In SystemVerilog:

ğŸ‘‰ **Clocking block directions are STRICT**

| Direction | Meaning                           |
| --------- | --------------------------------- |
| `output`  | Driven by TB â†’ **cannot be read** |
| `input`   | Sampled from DUT â†’ **read-only**  |
| `inout`   | Can be read & written             |

Your **monitor is trying to READ**:

```sv
tx.en = vif.cb.en;   // âŒ illegal if en is declared output
```

But your clocking block probably looks like this:

```sv
clocking cb @(posedge clk);
  output en;
  output d;
  input  q;
endclocking
```

That is **correct for DRIVER**, but **wrong for MONITOR**.

---

## âœ… Correct, industry-standard solution

### ğŸ”‘ Rule (memorize this)

> **Clocking block direction is from TB point of view**

So:

* Signals TB **drives** â†’ `output`
* Signals TB **samples** â†’ `input`

### Since Monitor *samples* en & d â†’ they must be `input`

---

## âœ… FIXED `dff_if` (THIS IS THE KEY)

```systemverilog
interface dff_if (input logic clk);
  logic rst;
  logic en;
  logic d;
  logic q;

  // TB clocking block
  clocking cb @(posedge clk);
    input  en;   // ğŸ‘ˆ monitor reads
    input  d;    // ğŸ‘ˆ monitor reads
    input  q;    // ğŸ‘ˆ monitor reads
    output rst;  // ğŸ‘ˆ TB drives reset
  endclocking

  // DUT modport
  modport DUT (
    input  clk,
    input  rst,
    input  en,
    input  d,
    output q
  );
endinterface
```

---

## ğŸ”§ Driver fix (important)

Since `en` and `d` are now **inputs** in clocking block, driver **must write via interface signals**, not cb.

### âœ… Correct Driver

```systemverilog
class dff_driver;
  virtual dff_if vif;

  function new(virtual dff_if vif);
    this.vif = vif;
  endfunction

  task drive(dff_txn tx);
    vif.en <= tx.en;
    vif.d  <= tx.d;
    @(posedge vif.clk);
  endtask
endclass
```

ğŸ“Œ **Golden rule**

> Clocking block is for *timing & sampling*, not mandatory for driving

---

## âœ… Monitor now becomes VALID

```sv
tx.en = vif.cb.en;   // OK
tx.d  = vif.cb.d;    // OK
tx.q  = vif.cb.q;    // OK
```

---

## ğŸ§  Interview-grade understanding (VERY IMPORTANT)

If interviewer asks:

> â€œWhy canâ€™t you read output clocking signals?â€

Answer:

> â€œClocking block directions are from TB perspective.
> `output` means TB drives, so simulator prevents reads to avoid race conditions.â€

This answer = **senior-level**

---

## âœ… What to do NOW

1. **Fix `dff_if` as shown**
2. **Update driver to write via `vif.en` / `vif.d`**
3. Re-run:

   ```
   xvlog --sv *.sv
   xelab tb_dff
   xsim tb_dff
   ```

---

## âœ… Status check

âœ” Roadmap intact
âœ” Monitor + Scoreboard correct
âœ” No topic skipped
âœ” No restart needed

When this runs clean, reply with:
ğŸ‘‰ **â€œDay-9 workingâ€**

Then we move to **Day-10 (Coverage Collector + UVM mapping)** exactly as planned.
