
	

		

	

	

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give 
notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in 
a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 
99(1) European Patent Convention). 

Printed by Jouve, 75001 PARIS (FR) 

(19) 

EP 1 511 263 B1 

&amp; 

(11) 

EP 1 511 263 B1 

(12) 

EUROPEAN PATENT SPECIFICATION 

(45) Date of publication and mention 

of the grant of the patent: 
22.08.2007 Bulletin 2007/34 

(21) Application number: 04025350.2 

(22) Date of filing: 11.07.1996 

(51) Int Cl.: 

H04L 27/34 (2006.01) 
H04L 25/49 (2006.01) 

(54) Method and apparatus for multi-level quadrature amplitude modulation 

Verfahren und Vorrichtung für mehrstufige Quadratur-Amplitudenmodulation 

Procédé et dispositif pour modulation d'amplitude en quadrature à plusieurs niveaux 

(84) Designated Contracting States: 

DE FR IT 

(30) Priority: 12.07.1995 JP 17598195 

(43) Date of publication of application: 

02.03.2005 Bulletin 2005/09 

(62) Document number(s) of the earlier application(s) in 

accordance with Art. 76 EPC: 
96111193.7 / 0 753 953 

(73) Proprietor: NEC CORPORATION 

Tokyo (JP) 

(72) Inventor: Sasaki, Eisaku 

Tokyo (JP) 

(74) Representative: Vossius &amp; Partner 

Siebertstrasse 4 
81675 München (DE) 

(56) References cited: 

EP-A-0 503 588 
US-A-4 520 490 
US-A-4 665 532 
US-A-4 965 536 
US-A-5 200 978 
US-A-5 363 410 

• LOGAN H L ET AL: "A MOS/LSI MULTIPLE-
CONFIGURATION 9600 BPS DATA MODEM" 
INTERNATIONAL CONFERENCE ON 
COMMUNICATIONS. PHILADELPHIA, JUNE 
14-16, 1976, NEW YORK, IEEE, US, vol. VOL. 3, 
June 1976 (1976-06), pages 48-7, XP000793834 
• PATENT ABSTRACTS OF JAPAN vol. 016, no. 550 
(E-1292), 19 November 1992 (1992-11-19) &amp; JP 04 
208741 A (TECH RES &amp; DEV INST OF JAPAN DEF 
AGENCY; OTHERS: 01), 30 July 1992 (1992-07-30) 
• PATENT ABSTRACTS OF JAPAN vol. 010, no. 020 
(E-376), 25 January 1986 (1986-01-25) &amp; JP 60 
178753 A (FUJITSU KK), 12 September 1985 
(1985-09-12) 


EP 1 511 263 B1 

2 

5 

10 

15 

20 

25 

30 

35 

40 

45 

50 

55 

Description 

[0001] The present invention relates to a method and 
an apparatus for multi-level quadrature amplitude mod-
ulation used in a digital microwave communication sys-
tem and more particularly to a method and an apparatus 
for multi-level quadrature amplitude modulation always 
setting a DC level to 0 irrespective of a modulation multi-
level number. 
[0002] In a digital microwave communication system, 
a multi-level quadrature amplitude modulation system 
such as 64 quadrature amplitude modulation (64 QAM) 
is used for aiming at effective utilization of a frequency 
band. In such a modulation system, a digital filter (a rolloff 
filter) for waveform shaping is required for a modulator 
and a demodulator, respectively. A digital filter for per-
forming filtering by digital signal processing on the time 
base of the baseband has become to be put to practical 
use in recent years owing to progress of digital signal 
processing technique and working speed and integration 
degree of a device. Further, those digital filters that have 
into problems of dispersion and change with the passage 
of time of characteristics, temperature variation and so 
on have been realized. 
[0003] In general, there are two types of digital filters, 
an Infinite Impulse Response (IIR) type and a Finite Im-
pulse Response (FIR) type, but the FIR type capable of 
realizing a linear phase is used in the digital microwave 
communication system. 
[0004] A structure of the FIR type digital filter will be 
described with reference to the drawings. 
[0005] Fig. 1 shows a block diagram of one channel 
portion of a rolloff filter on transmission side for QPSK 
composed of a conventional FIR type digital filter. 
[0006] A row of data are inputted from a terminal 81 
and passes in a shift register 151. The data of respective 
registers are inputted to taps (multipliers) 411 to 416, and 
multiplied by tap coefficients. The outputs of respective 
taps 411 to 416 are inputted to an adder 311, and the 
outputs from all the taps are added and outputted. At this 
time, sampling values of impulse response correspond-
ing to frequency characteristics of the digital filter become 
tap coefficients Cj (j is an integer from -N to N in the case 
of (2N+1) taps) of respective taps. 
When it is assumed that the data located inside the shift 
register are ak-j, the output bk of the digital filter is ex-
pressed as follows: 

and frequency characteristics corresponding to discrete 
Fourier transform of the tap coefficients Cj are given. 
When the number of taps is increased infinitely, it is pos-
sible to realize optional frequency characteristics. The 

number of rows of the input signal at time of a modulation 
system of more multi-values is m/ 2 one channel when it 
is assumed that a modulation multi-level number is 2 m . 
[0007] A digital filter whose input bit number is i can 
also be used for a modulation system whose input bit 
number is i or below by using high order bits of the input. 
[0008] However, there is such a problem that a DC 
level (a medium value of all signal points) and mean pow-
er of the digital filter output are changed with the alteration 
of the modulation system only by altering the number of 
used input bits. 
[0009] For example, a case that two high order bits 
among the input in three bits of a circuit for 64 QAM are 
used for 16 QAM is considered. When a signal of a single 
channel is expressed with a 2'complement, the input sig-
nal becomes from -4 to +3 in 64 QAM, and the DC level 
becomes -0.5 as shown in Fig. 2 (A). However, when the 
third bit which is not used in 16 QAM is fixed at "0", the 
DC level becomes -1 as shown in Fig. 2 (B), and when 
the third bit is fixed at "1", the medium value of all the 
levels becomes 0 as shown in Fig. 2 (C). 
[0010] The output of the digital filter is inputted to a 
quadrature modulator after being converted into an an-
alog signal by means of a D/A converter, but the quad-
rature modulator is direct-current-coupled with the D/A 
converter, and is adjusted at the original DC level. Thus, 
it becomes necessary to readjust the quadrature modu-
lator when the DC level of the digital filter output is 
changed. 
[0011] Furthermore, when the number of used bits is 
increased consecutively from high order, the mean power 
is changed along with the increase of the multi-level 
number. 
[0012] The analog portion of the quadrature modulator 
has such a problem that, since power value levels (level 
diagram) of respective parts are set so that both the dis-
tortion characteristics and the S/N ratio satisfy request 
values, original characteristics can no longer be main-
tained when the input level of the quadrature modulator 
changes largely by setting of the multi-level number. 
[0013] As against the above, a method that a level 
compensation circuit is provided between the output of 
a digital filter and a D/A converter, and the mean power 
of the input signals of the D/A converter becomes con-
stant in the level compensation circuit irrespective of the 
modulation system has been proposed. For example, the 
present method is set forth in JP-A-4-208741. This ex-
ample is shown in Pig. 3. In Fig. 3, digital signal circuits 
501 and 502 for signal row number portions perform co-
sine rolloff waveform processing of binary digital signals, 
respectively. A digital filter is composed of digital signal 
circuits 501 and 502 and adding circuits 511 and 512 for 
adding the outputs thereof. This is a structure referred to 
as a binary transversal filter (BTF), but it is the same as 
the FIR type in point of the relationship of input vs. output. 
The outputs of the digital filter are inputted to D/A con-
verters 531 and 532 through level compensation circuits 
521 and 522 and converted into analog signals. Then, 

1 
2 


EP 1 511 263 B1 

3 

5 

10 

15 

20 

25 

30 

35 

40 

45 

50 

55 

the signals are inputted into a quadrature modulator 540, 
and outputted as a modulated signal. The level compen-
sation circuit is placed between the digital filters and the 
D/A converters (521, 522) or after the quadrature mod-
ulator at 550. When the mean power of the digital filter 
outputs is changed by the modulation multi-level number, 
the level compensation circuits 521 and 522 multiply the 
digital filter output by a constant by means of multipliers 
so that the output mean power becomes constant. Fur-
ther, when the DC level is shifted, the level compensation 
circuits operate so that the DC level becomes constant 
by means of the adders. When the level compensation 
circuit 550 is placed at the output of the quadrature mod-
ulator, the above-mentioned level compensation is per-
formed by an analog multiplier. 
[0014] This level compensation circuit is composed of 
a read only memory (ROM) or a digital multiplier and an 
adder, the output of the digital filter is normally about 8 
bits to 12 bits, and a circuit scale of a multiplier of the bit 
number in this order becomes considerably large. Fur-
thermore, since over-sampling in the order of two times 
to eight times is made on the digital filter output based 
on a sampling theorem, the signal speed becomes con-
siderably high. Therefore, a high speed performance is 
also required for the multiplier and the adder. When the 
level compensation circuit is composed of a ROM, that 
which has a large number of bits of the address and is 
of a high speed is also required. 
[0015] US 4,965,536 discloses a modulating device 
which includes a logic circuit, two digital filters, two D/A 
converters, and a quadraphase modulator arranged in 
this order. Since the signal points are apt to shift away 
from their normal positions when the modulator has non-
linearity, the deviation of the signal point from the normal 
position is measured in advance, and the logic circuit 
increases or decreases the level by an amount associ-
ated with said deviation. In a 64 QAM system, three bits 
of data and five bits of "Zero" data are input to each of 
the digital filters. Then, the logic circuit logically manipu-
lates a part or all of the five bits. The logic circuit may be 
used to change the signal constellation instead of cor-
recting the positions of signal points. 
[0016] H Logan et al., "A MOS/LSI MULTIPLE-CON-
FIGURATION 9600 BPS DATA MODEM", International 
Conference on Communications, June 14 to 16, 1976, 
IEEE, vol. 3 relates to a 9600 bps data modem using a 
digital QAM modulator. At 9600 bps, the 16-point signal 
structure is used with a signalling rate of 2400 baud. Fall-
back speeds of 7200 and 4800 bps use eight and four-
point subsets of the 16-point structure, respectively. A 
signal structure control signal is input to a signal point 
ROM arranged before a LPF. 
[0017] US 4,520,490 discloses a transmitter for encod-
ing a sequence of bits for transmission on a QAM carrier 
signal for the purpose of removing the effect of 90, 180 
and 270-degree phase ambiguities. The transmitter in-
cludes a differential encoder for differentially encoding 
bits in a current input of r bits to produce a current output 

by "rotating" the values of bits in the previous output of r 
bits (previous differentially encoded bits) in accordance 
with the values of bits in the current input. The transmitter 
also includes a convolutional encoder for expanding the 
differentially encoded r bits into an output of r+1 bits by 
a non-linear convolutional encoding. The transmitter fur-
ther includes a mapping device for determining coordi-
nates which respectively determine amplitudes of in-
phase and quadrature phase carriers based on the out-
puts from the convolutional encoder and the differential 
encoder. The coordinates are processed by a pulse-
shaping filter and modulator, which generates a digital 
output which is converted to analog form by a D/A con-
verter. 
[0018] It is an object of the present invention to provide 
a method and an apparatus for multi-level quadrature 
amplitude modulation capable of altering a multi-level 
number of a multi-level quadrature amplitude modulation 
system and also capable of attaining a high speed, low 
power consumption, a high performance and a small 
scale of a circuit. 
[0019] It is another object of the present invention to 
provide a method and an apparatus for multi-level quad-
rature amplitude modulation, in which, even when a multi-
level number is changed in an FIR type digital filter used 
in a multi-level quadrature amplitude modulation system, 
the DC level of the output remains unchanged and the 
mean power neither changes largely. 
[0020] These objects are achieved with the features 
of the claims. 
Next, the present invention will be described in detail with 
reference to the drawings. 

Fig. 1 is a diagram for explaining a circuit configura-
tion of an FIR digital filter; 
Fig. 2 is a diagram for explaining dislocation of a DC 
level by a quadrature amplitude modulation system; 
Fig. 3 is a block diagram showing a conventional 
apparatus for multi-level quadrature amplitude mod-
ulation; 
Fig. 4 is a block diagram showing an apparatus for 
multi-level quadrature amplitude modulation (64 
QAM) according to the present invention; and 
Fig. 5 is a table showing an embodiment of code 
conversion with the apparatus for multi-level quad-
rature amplitude modulation shown in Fig. 4 accord-
ing to the present invention. 

[0021] Fig. 4 shows a block diagram in the case of 64 
QAM as an example of an apparatus for multi-level quad-
rature amplitude modulation. Further, Fig. 5 is a config-
uration table showing an embodiment of code conver-
sion. First, the structure of Fig. 4 will be described. Three 
rows in each orthogonal channel of input data signals in 
6 rows of 64 QAM are inputted to code converters 10 and 
20 for realizing a code conversion system of the present 
invention. In the code converters 10 and 20, code con-
version shown in Fig. 5 is performed, and the outputs 

3 
4 


EP 1 511 263 B1 

4 

5 

10 

15 

20 

25 

30 

35 

40 

45 

50 

55 

thereof are inputted to digital filters 11 and 21. The digital 
signals band-limited in the digital filters 11 and 21 are 
converted into analog signals by means of D/A convert-
ers 12 and 22, two orthogonal channels' portion is input-
ted thereafter in a quadrature modulator 30 and outputted 
as a modulated wave. 
[0022] The code converter has functions of bit addition 
to inputted bits and MSB inversion based on a fixed con-
version rule. These functions can be gained in a com-
paratively simple manner using a digital signal processor 
(DSP) for instance. 
[0023] The operation of the digital filters 11 and 21 is 
the same as explained as a related art, and these filters 
are FIR type digital filters. The quadrature modulator 30 
multiplies the output signals of two D/A converters 12 
and 22 by a carrier wave having phase difference of 90°, 
respectively, and adds the results thereof so as to output 
a quadrature modulated wave. 
[0024] The code conversion table shown in Fig. 5 will 
be explained. The number of input signal rows of one 
channel of the baseband of the modulator of 64 quadra-
ture amplitude modulation (64 QAM) is three. The 
number of rows of input signals when a modulator of 64 
QAM is used in a modulation system of a lower level such 
as 16 QAM may be two. In the present invention, how-
ever, this signal expressed in three bits or less is con-
verted into 4 bits in accordance with a conversion rule 
described below for all of applicable modulation systems. 
[0025] It is assumed that the input signal in Fig. 5 is 
expressed by an offset binary code, and the output is 
expressed by a complement of 2. In order to express all 
the levels of one channel in each modulation system, m/ 
2 bits are required in 2 m QAM. The input signal consists 
of 3 bits because of m = 6 in 64 QAM for instance, 2 bits 
because of m = 4 in 16 QAM. Further, it includes one bit 
because of m = 2 in QPSK. In the present invention, the 
total bit number of an input signal is converted into the 
bit number (m/ 2) of one channel of the modulation system 
of the maximum multi-level number +1 bit. In 64 QAM for 
instance, "1" is added to a figure lower by one digit so as 
to include (6/2 + 1) = 4 bits. For 16 QAM, "0" is further 
added to a lower figure. Then, in order to convert an offset 
binary code into a complement of 2, the most significant 
bit (MSB) is inverted. Based on the nature of the rule 
described above, for example, the highest level "111" of 
64 QAM is added with "1" at the lower figure thereof, and 
the MSB is inverted thus showing "0111". The highest 
level "11" of 16 QAM is added with "1" at the lower figure 
thereof, and a "0" is further added at the lower figure, and 
the MSB is inverted thus showing "0110". 
[0026] Through the conversion described above, sig-
nal points become symmetrically positive and negative 
thus making it possible to set a DC level which is a central 
value of all of signal points to 0 for all of the modulation 
systems. Here, although it is possible to arrange so that 
the DC level does not change by altering the modulation 
system even when "0" is added to the first low order digit 
in place of "1", the DC level does not become "0". Since 

the conversion circuit of the digital filter can handle only 
a limited bit number, overflow occurs when the converted 
value exceeds the extent thereof, thus producing an error 
in conversion. In order to restrain the circuit scale to the 
minimum in the extent where no overflow of the conver-
sion circuit is generated, it is preferable to set the DC 
level to 0 since it is required that the positive and negative 
maximum values of a signal are balanced. 
[0027] The 64 QAM which is a QAM modulation sys-
tem in which the signal point number is power of an even 
number of 2 has been explained above. As to a QAM 
modulation system in which the signal point number, 
such as 32 QAM, is a power of an odd number of 2, a 
part of signal points of a QAM system of power of an 
even number of 2 having the power number one above 
is used. Therefore, when it is made not to input a com-
bination-forbidden signal, it is possible to apply the con-
version system of the present invention as it is. 
[0028] Further, the present invention is also applicable 
to a modulation system of higher multi-level such as 256 
QAM. 
[0029] As described above, the apparatus for multi-
level quadrature amplitude modulation of the present in-
vention has such effects as follows. 

(1) Since only conversion of an input signal is made 
at the digital filter input, the apparatus is realized with 
a smaller-scaled ROM or a simpler logical circuit as 
compared with a conventional example which per-
forms processing with the output of a digital filter, 
and increase in the circuit scale is insignificant. Fur-
ther, the circuit of high-speed operation is unneces-
sary, and the operation speed of the circuit can be 
made higher by that portion. 
(2) Since the mean power of the digital rolloff filter 
outputs is almost the same and the DC level does 
not change depending on the modulation multi-level 
number, adjustment of the DC level of the modulator 
due to alteration of the modulation multi-level 
number and alteration of the level diagram become 
unnecessary. 
(3) It is possible to set the DC level to 0 irrespective 
of the modulation system. 
(4) Variation of mean power depending on the mod-
ulation system is small to such an extent that no in-
fluence is exerted upon the characteristics of the 
quadrature modulator. 

Claims 

1. A device for multi-level quadrature amplitude mod-
ulation of input data using a quadrature amplitude 
modulation system from a plurality of quadrature am-
plitude modulation systems the input data for each 
orthogonal data channel being represented by a 
number of bits which is different depending upon 
which quadrature amplitude modulation system is 

5 
6 


EP 1 511 263 B1 

5 

5 

10 

15 

20 

25 

30 

35 

40 

45 

50 

55 

used, said device comprising in each of the two or-
thogonal data channels: 

(a) a converter (10, 20) for changing the number 
of bits and the bit pattern of the input data and 
generating a digital signal based on the changed 
input data; 
(b) a digital filter (11, 21) for digitally shaping the 
waveform of said digital signal; and 
(c) a digital-to-analog converter (12, 22) for con-
verting the shaped digital signal intro an analog 
signal; 
wherein the device further comprises 
(d) a quadrature modulator (30) for producing a 
quadrature amplitude modulated wave in re-
sponse to the analog signals from said digital-
to-analog converters, 

wherein each converter (10, 20) is adapted to 
change the number of bits and the bit pattern of the 
input data in response to the variation of the number 
of modulation level of the used quadrature amplitude 
modulation system, in such a way that the DC level 
of said digital signal outputted from the converter or 
of said shaped digital signal outputted from the digital 
filter remains unchanged irrespective of said number 
of modulation level of the quadrature amplitude mod-
ulation system. 

2. The device as claimed in Claim 1, wherein each of 
said two digital filters (11, 21) is a FIR type digital 
filter. 

3. The device as claimed in Claim 2, wherein the FIR 
type digital filter (11, 21) comprises a plurality of shift 
registers, a plurality of multipliers and an adder. 

4. The device as claimed in Claim 1, 2 or 3 wherein 
said converter (10, 20) comprises means for adding 
a predetermined bit after the least significant bit of 
said input data. 

5. A method for multi-level quadrature amplitude mod-
ulation of input data using a quadrature amplitude 
modulation system from a plurality of quadrature am-
plitude modulation systems the input data for each 
orthogonal data channel being represented by a 
number of bits which is different depending upon 
which quadrature amplitude modulation system is 
used, comprising in each of the two orthogonal data 
channels the steps of: 

(a) changing (10, 20) the number of bits and the 
bit pattern of the input data; 
(b) generating (10, 20) a digital signal based on 
the changed input data; 
(c) filtering (11) said digital signal by means of 
a digital filter; and 

(d) digital-to-analog converting (12) the output 
of said digital filter into an analog signal by a 
digital-to-analog converter, 
wherein after step (d) the method further com-
prises a step of 
(e) modulating 30 said analog signals by means 
of a quadrature modulator, 

wherein at step (a) the change is performed in re-
sponse to the variation of the number of modulation 
level of the used quadrature amplitude modulation 
system, in such a way that the DC level of said digital 
signal generated at step (b) or of said digital signal 
filtered at step (c) remains unchanged irrespective 
of said number of modulation level of the quadrature 
amplitude modulation system. 

6. The method as claimed in Claim 5, wherein said dig-
ital filter is a FIR type digital filter. 

7. The method as claimed in Claim 6, wherein the FIR 
type digital filter comprises a plurality of shift regis-
ters, a plurality of multipliers and an adder. 

8. The method as claimed in Claim 5, 6 or 7, wherein 
said changing step (a) comprises the step of adding 
a predetermined bit after the least significant bit of 
said input data. 

Patentansprüche 

1. Vorrichtung zur mehrstufigen Quadratur-Amplitu-
denmodulation von Eingangsdaten unter Verwen-
dung eines Quadratur-Amplitudenmodulationssy-
stems aus mehreren Quadratur-Amplitudenmodula-
tionssystemen, wobei die Eingangsdaten für jeden 
orthogonalen Datenkanal durch eine Bitzahl reprä-
sentiert werden, die in Abhängigkeit von dem ver-
wendeten 
Quadratur-Amplitudenmodulationssy-
stem unterschiedlich ist, wobei die Vorrichtung in je-
dem der zwei orthogonalen Datenkanälen aufweist: 

(a) einen Konverter (10, 20) zum Ändern der Bit-
zahl und des Bitmusters der Eingangsdaten und 
zum Erzeugen eines Digitalsignals auf der 
Grundlage der geänderten Eingangsdaten; 
(b) ein Digitalfilter (11, 21) zum digitalen Formen 
der Wellenform des Digitalsignals; und 
(c) einen Digital/ Analog-Wandler (12, 22) zum 
Umwandeln des geformten Digitalsignals in ein 
Analogsignal, 
wobei die Vorrichtung ferner aufweist: 
(d) einen Quadraturmodulator (30) zum Erzeu-
gen einer quadratur-amplitudenmodulierten 
Wellenform in Antwort auf die Analogsignale 
von den Digital/ Analog-Wandlern, 

7 
8 


EP 1 511 263 B1 

6 

5 

10 

15 

20 

25 

30 

35 

40 

45 

50 

55 

wobei jeder Wandler (10, 20) eingerichtet ist, die Bit-
zahl und das Bitmuster der Eingangsdaten in Ant-
wort auf die Variation der Modulationsstufenzahl des 
verwendeten Quadratur-Amplitudenmodulationssy-
tems derart zu ändern, dass der Gleichspannungs-
pegel des vom Wandler ausgegebenen Digitalsi-
gnals oder des vom Digitalfilter ausgegebenen ge-
formten Digitalsignals unabhängig von der Modula-
tionsstufenzahl des Quadratur-Amplitudenmodulati-
onssystems ungeändert bleibt. 

2. Vorrichtung nach Anspruch 1, wobei jeder der bei-
den Digitalfilter (11, 21) ein Digitalfilter vom FIR-Typ 
ist. 

3. Vorrichtung nach Anspruch 2, wobei der Digitalfilter 
(11, 21) vom FIR-Typ mehrere Schieberegister, 
mehrere Multiplizierer und einen Addierer aufweist. 

4. Vorrichtung nach Anspruch 1, 2 oder 3, wobei der 
Wandler (10, 20) eine Einrichtung zum Addieren ei-
nes vorgegebenen Bits nach dem niedrigstwertigen 
Bit der Eingangsdaten aufweist. 

5. Verfahren zur mehrstufigen Quadratur-Amplituden-
modulation von Eingangsdaten unter Verwendung 
eines Quadratur-Amplitudenmodulationssystems 
aus mehreren Quadratur-Amplitudenmodulations-
systemen, wobei die Eingangsdaten für jeden ortho-
gonalen Datenkanal durch eine Bitzahl repräsentiert 
werden, die in Abhängigkeit von dem verwendeten 
Quadratur-Amplitudenmodulationssystem 
unter-
schiedlich ist, wobei in jedem der zwei orthogonalen 
Datenkanälen die folgenden Schritte vorgesehen 
sind: 

(a) Ändern (10, 20) der Bitzahl und des Bitmu-
sters der Eingangsdaten; 
(b) Erzeugen (10, 20) eines Digitalsignals auf 
der Basis der geänderten Eingangsdaten; 
(c) Filtern (11) des Digitalsignals mit Hilfe eines 
Digitalfilters; und 
(d) Digital-Analog-Umsetzung (12) der Ausgabe 
des Digitalfilters in ein Analogsignal durch einen 
Digital/ Analog-Wandler, 
wobei nach dem Schritt (d) das Verfahren ferner 
den folgenden Schritt aufweist: 
(e) Modulieren (30) der Analogsignale mit Hilfe 
eines Quadraturmodulators, 

wobei im Schritt (a) die Änderung in Antwort auf die 
Variation der Modulationsstufenzahl des verwende-
ten Quadratur-Amplitudenmodulationssystems der-
art erfolgt, dass der Gleichspannungspegel des im 
Schritt (b) erzeugten Digitalsignals oder des im 
Schritt (c) gefilterten Digitalsignals unabhängig von 
der Modulationsstufenzahl des Quadratur-Amplitu-
denmodulationssystems ungeändert bleibt. 

6. Verfahren nach Anspruch 5, wobei der Digitalfilter 
ein Digitalfilter vom FIR-Typ ist. 

7. Verfahren nach Anspruch 6, wobei der Digitalfilter 
vom FIR-Typ mehrere Schieberegister, mehrere 
Multiplizierer und einen Addierer aufweist. 

8. Verfahren nach Anspruch 5, 6 oder 7, wobei der Än-
derungsschritt (a) den Schritt zum Addieren eines 
vorgegebenen Bits nach dem niedrigstwertigen Bit 
der Eingangsdaten aufweist. 

Revendications 

1. Dispositif de modulation d'amplitude en quadrature 
à plusieurs niveaux de données d'entrée utilisant un 
système de modulation d'amplitude en quadrature 
à partir d'une pluralité de systèmes de modulation 
d'amplitude en quadrature, les données d'entrée 
pour chaque canal de données orthogonal étant re-
présentées par un nombre de bits qui est différent 
suivant le système de modulation d'amplitude en 
quadrature qui est utilisé, ledit dispositif comprenant 
dans chacun des deux canaux de données 
orthogonaux : 

(a) un convertisseur (10, 20) pour modifier le 
nombre de bits et le profil binaire des données 
d'entrée et générer un signal numérique sur la 
base des données d'entrée modifiées ; 
(b) un filtre numérique (11, 21) pour mettre en 
forme numériquement la forme d'onde dudit si-
gnal numérique ; et 
(c) un convertisseur numérique-analogique (12, 
22) pour convertir le signal numérique mis en 
forme en signal analogique ; 
dans lequel le dispositif comprend en outre 
(d) un modulateur en quadrature (30) pour pro-
duire une onde modulée en amplitude en qua-
drature en réponse aux signaux analogiques 
provenant desdits convertisseurs numérique-
analogique, 

dans lequel chaque convertisseur (10, 20) est adap-
té pour modifier le nombre de bits et le profil binaire 
des données d'entrée en réponse à la variation du 
nombre de niveaux de modulation du système de 
modulation d'amplitude en quadrature utilisé, de tel-
le manière que le niveau C.C. dudit signal numérique 
émis par le convertisseur ou dudit signal numérique 
mis en forme transmis depuis le filtre numérique res-
te inchangé indépendamment dudit nombre de ni-
veaux de modulation du système de modulation 
d'amplitude en quadrature. 

2. Dispositif selon la revendication 1, dans lequel cha-
cun desdits deux filtres numériques (11, 21) est un 

9 
10 


EP 1 511 263 B1 

7 

5 

10 

15 

20 

25 

30 

35 

40 

45 

50 

55 

filtre numérique de type FIR. 

3. Dispositif selon la revendication 2, dans lequel le fil-
tre numérique de type FIR (11, 21) comprend une 
pluralité de registres à décalage, une pluralité de 
multiplicateurs et un sommateur. 

4. Dispositif selon la revendication 1, 2 ou 3 dans lequel 
ledit convertisseur (10, 20) comprend des moyens 
pour ajouter un bit prédéterminé après le bit le moins 
significatif desdites données d'entrée. 

5. Procédé de modulation d'amplitude en quadrature 
à plusieurs niveaux de données d'entrée utilisant un 
système de modulation d'amplitude en quadrature 
à partir d'une pluralité de systèmes de modulation 
d'amplitude en quadrature, les données d'entrée 
pour chaque canal de données orthogonal étant re-
présentées par un nombre de bits qui est différent 
suivant le système de modulation d'amplitude en 
quadrature qui est utilisé, comprenant dans chacun 
des deux canaux de données orthogonaux les éta-
pes consistant à : 

(a) modifier (10, 20) le nombre de bits et le profil 
binaire des données d'entrée ; 
(b) générer (10, 20) un signal numérique sur la 
base des données d'entrée modifiées ; 
(c) filtrer (11) ledit signal numérique au moyen 
d'un filtre numérique ; et 
(d) convertir de numérique en analogique (12) 
la sortie dudit filtre numérique en signal analo-
gique par un convertisseur numérique-analogi-
que, 
dans lequel, après l'étape (d) le procédé com-
prend en outre une étape consistant à 
(e) moduler (30) lesdits signaux analogiques au 
moyen d'un modulateur en quadrature, 

dans lequel à l'étape (a) la modification est effectuée 
en réponse à la variation du nombre de niveaux de 
modulation du système de modulation d'amplitude 
en quadrature utilisé, de telle manière que le niveau 
C.C. dudit signal numérique généré à l'étape (b) ou 
dudit signal numérique filtré à l'étape (c) reste in-
changé indépendamment dudit nombre de niveaux 
de modulation du système de modulation d'amplitu-
de en quadrature. 

6. Procédé selon la revendication 5, dans lequel ledit 
filtre numérique est un filtre numérique de type FIR. 

7. Procédé selon la revendication 6, dans lequel le filtre 
numérique de type FIR comprend une pluralité de 
registres à décalage, une pluralité de multiplicateurs 
et un sommateur. 

8. Procédé selon la revendication 5, 6 ou 7, dans lequel 

ladite étape de modification (a) comprend l'étape 
consistant à ajouter un bit prédéterminé après le bit 
le moins significatif desdites données d'entrée. 

11 
12 


EP 1 511 263 B1 

8 


EP 1 511 263 B1 

9 


EP 1 511 263 B1 

10 


EP 1 511 263 B1 

11 


EP 1 511 263 B1 

12 


EP 1 511 263 B1 

13 

REFERENCES CITED IN THE DESCRIPTION 

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European 
patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be 
excluded and the EPO disclaims all liability in this regard. 

Patent documents cited in the description 

• 
JP 4208741 A [0013] 
• 
US 4965536 A [0015] 

• 
US 4520490 A [0017] 

Non-patent literature cited in the description 

• 
H LOGAN et al. A MOS/LSI MULTIPLE-CONFIGU-
RATION 9600 BPS DATA MODEM. International 
Conference on Communications, 14 June 1976, vol. 
3 [0016] 



	

