{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v@83:93@HdlIdDef", "  localparam DAC_CDW = CONVERTER_RESOLUTION * DATA_PATH_WIDTH;\n  localparam DAC_DATA_WIDTH = DAC_CDW * NUM_CHANNELS;\n  localparam DMA_CDW = DATA_PATH_WIDTH * BITS_PER_SAMPLE;\n\n\n  wire [DAC_DATA_WIDTH-1:0] dac_data_s;\n\n  wire [DAC_CDW-1:0] pn7_data;\n  wire [DAC_CDW-1:0] pn15_data;\n\n  reg dac_sync_in_d1 ='d0;\n"], "Clone Blocks": [["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v@80:90", "  output [NUM_CHANNELS-1:0] enable\n);\n\n  localparam DAC_CDW = CONVERTER_RESOLUTION * DATA_PATH_WIDTH;\n  localparam DAC_DATA_WIDTH = DAC_CDW * NUM_CHANNELS;\n  localparam DMA_CDW = DATA_PATH_WIDTH * BITS_PER_SAMPLE;\n\n\n  wire [DAC_DATA_WIDTH-1:0] dac_data_s;\n\n  wire [DAC_CDW-1:0] pn7_data;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_core.v@85:95", "  localparam DMA_CDW = DATA_PATH_WIDTH * BITS_PER_SAMPLE;\n\n\n  wire [DAC_DATA_WIDTH-1:0] dac_data_s;\n\n  wire [DAC_CDW-1:0] pn7_data;\n  wire [DAC_CDW-1:0] pn15_data;\n\n  reg dac_sync_in_d1 ='d0;\n  reg dac_sync_in_d2 ='d0;\n  reg dac_sync_in_arm ='d0;\n"]], "Diff Content": {"Delete": [], "Add": [[88, "  wire [DMA_DATA_WIDTH-1:0] dac_ddata_muxed;\n"]]}}