Analysis & Synthesis report for AudioSynth
Thu Jun 01 17:08:44 2017
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |AudioSynth_tl|VolumeController:vol|PS
  9. State Machine - |AudioSynth_tl|ps2_controller:ps2|state
 10. State Machine - |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|state
 11. State Machine - |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for audio_controller:ac|audio_i2c_controller:i2c
 20. Source assignments for ps2_controller:ps2
 21. Source assignments for ps2_controller:ps2|low_level_ps2_controller:ll
 22. Parameter Settings for User Entity Instance: MUX2_1:MuxOitava
 23. Parameter Settings for User Entity Instance: MUX2_1:Display0
 24. Parameter Settings for User Entity Instance: audio_io:aio
 25. Parameter Settings for User Entity Instance: audio_io:aio|clock_generator:c
 26. Parameter Settings for User Entity Instance: audio_io:aio|clock_generator:c|altpll:PLL
 27. Parameter Settings for User Entity Instance: audio_controller:ac
 28. Parameter Settings for User Entity Instance: audio_controller:ac|audio_i2c_controller:i2c
 29. Parameter Settings for User Entity Instance: ps2_controller:ps2
 30. Parameter Settings for User Entity Instance: ps2_controller:ps2|low_level_ps2_controller:ll
 31. altpll Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "VolumeController:vol"
 33. Port Connectivity Checks: "ps2_controller:ps2"
 34. Port Connectivity Checks: "audio_controller:ac"
 35. Port Connectivity Checks: "audio_io:aio"
 36. Port Connectivity Checks: "MUX2_1:Display0"
 37. Port Connectivity Checks: "MUX2_1:MuxOitava"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 01 17:08:44 2017       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; AudioSynth                                  ;
; Top-level Entity Name              ; AudioSynth_tl                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 613                                         ;
;     Total combinational functions  ; 580                                         ;
;     Dedicated logic registers      ; 239                                         ;
; Total registers                    ; 239                                         ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; AudioSynth_tl      ; AudioSynth         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                          ; Library ;
+------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; Bin7SegDecoder.vhd                       ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Bin7SegDecoder.vhd      ;         ;
; OctaveTester.vhd                         ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveTester.vhd        ;         ;
; OctaveCreation.vhd                       ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveCreation.vhd      ;         ;
; ../common_vhdl_code/clock_generator.vhd  ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd  ;         ;
; ../common_vhdl_code/ps2_controller.vhd   ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd   ;         ;
; ../common_vhdl_code/audio_controller.vhd ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd ;         ;
; ROM.vhd                                  ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM.vhd                 ;         ;
; MUX2_1.vhd                               ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/MUX2_1.vhd              ;         ;
; VolumeController.vhd                     ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd    ;         ;
; ROM_sin.vhd                              ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM_sin.vhd             ;         ;
; AudioSynth_tl.vhd                        ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd       ;         ;
; Counter8.vhd                             ; yes             ; User VHDL File               ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Counter8.vhd            ;         ;
; altpll.tdf                               ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                        ;         ;
; aglobal151.inc                           ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                    ;         ;
; stratix_pll.inc                          ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;         ;
; stratixii_pll.inc                        ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;         ;
; cycloneii_pll.inc                        ; yes             ; Megafunction                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;         ;
; db/clock_auto_altpll.v                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/db/clock_auto_altpll.v  ;         ;
+------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 613            ;
;                                             ;                ;
; Total combinational functions               ; 580            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 274            ;
;     -- 3 input functions                    ; 130            ;
;     -- <=2 input functions                  ; 176            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 487            ;
;     -- arithmetic mode                      ; 93             ;
;                                             ;                ;
; Total registers                             ; 239            ;
;     -- Dedicated logic registers            ; 239            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 24             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 240            ;
; Total fan-out                               ; 2503           ;
; Average fan-out                             ; 2.87           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |AudioSynth_tl                                 ; 580 (94)          ; 239 (20)     ; 0           ; 0            ; 0       ; 0         ; 24   ; 0            ; |AudioSynth_tl                                                                            ; work         ;
;    |Bin7SegDecoder:Display1|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|Bin7SegDecoder:Display1                                                    ; work         ;
;    |VolumeController:vol|                      ; 39 (39)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|VolumeController:vol                                                       ; work         ;
;    |audio_controller:ac|                       ; 156 (87)          ; 94 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|audio_controller:ac                                                        ; work         ;
;       |audio_i2c_controller:i2c|               ; 69 (69)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c                               ; work         ;
;    |audio_io:aio|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|audio_io:aio                                                               ; work         ;
;       |clock_generator:c|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|audio_io:aio|clock_generator:c                                             ; work         ;
;          |altpll:PLL|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|audio_io:aio|clock_generator:c|altpll:PLL                                  ; work         ;
;             |clock_auto_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll:auto_generated ; work         ;
;    |ps2_controller:ps2|                        ; 284 (139)         ; 121 (55)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|ps2_controller:ps2                                                         ; work         ;
;       |low_level_ps2_controller:ll|            ; 145 (145)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll                             ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |AudioSynth_tl|VolumeController:vol|PS    ;
+------------+-----------+------------+-----------+---------+
; Name       ; PS.FadeIn ; PS.FadeOut ; PS.Normal ; PS.Mute ;
+------------+-----------+------------+-----------+---------+
; PS.Mute    ; 0         ; 0          ; 0         ; 0       ;
; PS.Normal  ; 0         ; 0          ; 1         ; 1       ;
; PS.FadeOut ; 0         ; 1          ; 0         ; 1       ;
; PS.FadeIn  ; 1         ; 0          ; 0         ; 1       ;
+------------+-----------+------------+-----------+---------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioSynth_tl|ps2_controller:ps2|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+---------------------------------+----------------------------------+---------------------------------+-----------------------------------------+--------------------+--------------------------------------------------+----------------------------------+---------------------------------------------+--------------------------------+--------------------------------------------+-----------------------+--------------------------+--------------------+----------------------------------+----------------------+---------------+
; Name                                             ; state.wait_for_third_mouse_byte ; state.wait_for_second_mouse_byte ; state.wait_for_first_mouse_byte ; state.wait_for_enable_mouse_acknowledge ; state.enable_mouse ; state.wait_for_keyboard_set_led_data_acknowledge ; state.send_keyboard_set_led_data ; state.wait_for_keyboard_set_led_acknowledge ; state.keyboard_wait_for_change ; state.wait_for_enable_keyboard_acknowledge ; state.enable_keyboard ; state.wait_for_mouse_bat ; state.wait_for_bat ; state.wait_for_reset_acknowledge ; state.periodic_reset ; state.restart ;
+--------------------------------------------------+---------------------------------+----------------------------------+---------------------------------+-----------------------------------------+--------------------+--------------------------------------------------+----------------------------------+---------------------------------------------+--------------------------------+--------------------------------------------+-----------------------+--------------------------+--------------------+----------------------------------+----------------------+---------------+
; state.restart                                    ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 0             ;
; state.periodic_reset                             ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 1                    ; 1             ;
; state.wait_for_reset_acknowledge                 ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 1                                ; 0                    ; 1             ;
; state.wait_for_bat                               ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 1                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_mouse_bat                         ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 1                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.enable_keyboard                            ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 1                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_enable_keyboard_acknowledge       ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 1                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.keyboard_wait_for_change                   ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 1                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_keyboard_set_led_acknowledge      ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 1                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.send_keyboard_set_led_data                 ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 1                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_keyboard_set_led_data_acknowledge ; 0                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 1                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.enable_mouse                               ; 0                               ; 0                                ; 0                               ; 0                                       ; 1                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_enable_mouse_acknowledge          ; 0                               ; 0                                ; 0                               ; 1                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_first_mouse_byte                  ; 0                               ; 0                                ; 1                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_second_mouse_byte                 ; 0                               ; 1                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
; state.wait_for_third_mouse_byte                  ; 1                               ; 0                                ; 0                               ; 0                                       ; 0                  ; 0                                                ; 0                                ; 0                                           ; 0                              ; 0                                          ; 0                     ; 0                        ; 0                  ; 0                                ; 0                    ; 1             ;
+--------------------------------------------------+---------------------------------+----------------------------------+---------------------------------+-----------------------------------------+--------------------+--------------------------------------------------+----------------------------------+---------------------------------------------+--------------------------------+--------------------------------------------+-----------------------+--------------------------+--------------------+----------------------------------+----------------------+---------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|state                                                                 ;
+-------------------------------+-----------------+-------------------------------+---------------+--------------------+-----------------+------------+
; Name                          ; state.finishing ; state.waiting_for_acknowledge ; state.sending ; state.interrupting ; state.receiving ; state.idle ;
+-------------------------------+-----------------+-------------------------------+---------------+--------------------+-----------------+------------+
; state.idle                    ; 0               ; 0                             ; 0             ; 0                  ; 0               ; 0          ;
; state.receiving               ; 0               ; 0                             ; 0             ; 0                  ; 1               ; 1          ;
; state.interrupting            ; 0               ; 0                             ; 0             ; 1                  ; 0               ; 1          ;
; state.sending                 ; 0               ; 0                             ; 1             ; 0                  ; 0               ; 1          ;
; state.waiting_for_acknowledge ; 0               ; 1                             ; 0             ; 0                  ; 0               ; 1          ;
; state.finishing               ; 1               ; 0                             ; 0             ; 0                  ; 0               ; 1          ;
+-------------------------------+-----------------+-------------------------------+---------------+--------------------+-----------------+------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|state                     ;
+-----------------------+----------------------+-------------------+-----------------------+------------+
; Name                  ; state.stop_condition ; state.in_progress ; state.start_condition ; state.idle ;
+-----------------------+----------------------+-------------------+-----------------------+------------+
; state.idle            ; 0                    ; 0                 ; 0                     ; 0          ;
; state.start_condition ; 0                    ; 0                 ; 1                     ; 1          ;
; state.in_progress     ; 0                    ; 1                 ; 0                     ; 1          ;
; state.stop_condition  ; 1                    ; 0                 ; 0                     ; 1          ;
+-----------------------+----------------------+-------------------+-----------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ps2_controller:ps2|state.keyboard_wait_for_change                            ; no                                                               ; yes                                        ;
; audio_controller:ac|audio_i2c_controller:i2c|state.in_progress               ; no                                                               ; yes                                        ;
; audio_controller:ac|audio_i2c_controller:i2c|state.stop_condition            ; no                                                               ; yes                                        ;
; audio_controller:ac|audio_i2c_controller:i2c|state.start_condition           ; no                                                               ; yes                                        ;
; ps2_controller:ps2|low_level_ps2_controller:ll|state.receiving               ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.restart                                             ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.periodic_reset                                      ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_reset_acknowledge                          ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_bat                                        ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_mouse_bat                                  ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.enable_keyboard                                     ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_enable_keyboard_acknowledge                ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.enable_mouse                                        ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_enable_mouse_acknowledge                   ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_first_mouse_byte                           ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_second_mouse_byte                          ; no                                                               ; yes                                        ;
; ps2_controller:ps2|state.wait_for_third_mouse_byte                           ; no                                                               ; yes                                        ;
; audio_controller:ac|audio_i2c_controller:i2c|state.idle                      ; no                                                               ; yes                                        ;
; ps2_controller:ps2|low_level_ps2_controller:ll|state.interrupting            ; no                                                               ; yes                                        ;
; ps2_controller:ps2|low_level_ps2_controller:ll|state.sending                 ; no                                                               ; yes                                        ;
; ps2_controller:ps2|low_level_ps2_controller:ll|state.idle                    ; no                                                               ; yes                                        ;
; ps2_controller:ps2|low_level_ps2_controller:ll|state.waiting_for_acknowledge ; no                                                               ; yes                                        ;
; ps2_controller:ps2|low_level_ps2_controller:ll|state.finishing               ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; VolumeController:vol|s_sound[0]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|s_sound[6]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|s_sound[4]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|s_sound[5]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|s_sound[1]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|s_sound[2]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|s_sound[3]                     ; VolumeController:vol|Selector12 ; yes                    ;
; VolumeController:vol|NS.Mute_117                    ; VolumeController:vol|Selector2  ; yes                    ;
; VolumeController:vol|NS.FadeOut_129                 ; VolumeController:vol|Selector2  ; yes                    ;
; VolumeController:vol|NS.FadeIn_153                  ; VolumeController:vol|Selector2  ; yes                    ;
; VolumeController:vol|NS.Normal_141                  ; VolumeController:vol|Selector2  ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+---------------------------------------------------------------------+----------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                             ;
+---------------------------------------------------------------------+----------------------------------------------------------------+
; ps2_controller:ps2|low_level_ps2_controller:ll|ps2_clk~reg0         ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|desired_config.mic_bypass                       ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|desired_config.line_bypass                      ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|desired_config.mic_boost                        ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|desired_config.use_mic                          ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|desired_config.line_in_gain[0..3]               ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|desired_config.line_in_gain[4]                  ; Stuck at VCC due to stuck port data_in                         ;
; audio_controller:ac|desired_config.use_line_in                      ; Stuck at VCC due to stuck port data_in                         ;
; audio_controller:ac|txd_data[13..15]                                ; Stuck at GND due to stuck port data_in                         ;
; ps2_controller:ps2|keyboard_leds_state[1,2]                         ; Merged with ps2_controller:ps2|keyboard_leds_state[0]          ;
; ps2_controller:ps2|txd_data[6,7]                                    ; Merged with ps2_controller:ps2|txd_data[5]                     ;
; audio_controller:ac|current_config.use_line_in                      ; Merged with audio_controller:ac|current_config.line_in_gain[4] ;
; audio_controller:ac|current_config.line_in_gain[1,3]                ; Merged with audio_controller:ac|current_config.line_in_gain[0] ;
; audio_controller:ac|current_config.line_in_gain[2]                  ; Merged with audio_controller:ac|current_config.line_bypass     ;
; audio_controller:ac|current_config.mic_boost                        ; Merged with audio_controller:ac|current_config.line_bypass     ;
; audio_controller:ac|current_config.mic_bypass                       ; Merged with audio_controller:ac|current_config.line_bypass     ;
; audio_controller:ac|current_config.use_mic                          ; Merged with audio_controller:ac|current_config.line_bypass     ;
; Counter8:Contador|s_count[0..7]                                     ; Stuck at GND due to stuck port clock                           ;
; audio_io:aio|dac_data[0..31]                                        ; Stuck at GND due to stuck port data_in                         ;
; audio_io:aio|dac_shift_control                                      ; Lost fanout                                                    ;
; audio_io:aio|left_right_1                                           ; Lost fanout                                                    ;
; audio_io:aio|left_right_0                                           ; Lost fanout                                                    ;
; audio_io:aio|bit_clock_1                                            ; Lost fanout                                                    ;
; audio_io:aio|bit_clock_0                                            ; Lost fanout                                                    ;
; audio_controller:ac|audio_i2c_controller:i2c|data_to_write[0]       ; Stuck at VCC due to stuck port data_in                         ;
; audio_controller:ac|current_config.line_bypass                      ; Stuck at GND due to stuck port data_in                         ;
; audio_controller:ac|current_config.line_in_gain[4]                  ; Stuck at VCC due to stuck port data_in                         ;
; ps2_controller:ps2|keyboard_leds_state[0]                           ; Stuck at GND due to stuck port data_in                         ;
; stop_sound                                                          ; Merged with start_sound                                        ;
; ps2_controller:ps2|txd_data[5]                                      ; Merged with ps2_controller:ps2|txd_data[2]                     ;
; ps2_controller:ps2|state.wait_for_keyboard_set_led_acknowledge      ; Stuck at GND due to stuck port data_in                         ;
; ps2_controller:ps2|state.send_keyboard_set_led_data                 ; Stuck at GND due to stuck port data_in                         ;
; ps2_controller:ps2|txd_data[2]                                      ; Stuck at VCC due to stuck port data_in                         ;
; ps2_controller:ps2|state.wait_for_keyboard_set_led_data_acknowledge ; Stuck at GND due to stuck port data_in                         ;
; Total Number of Removed Registers = 80                              ;                                                                ;
+---------------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                        ;
+----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Counter8:Contador|s_count[6]                                   ; Stuck at GND              ; audio_io:aio|dac_data[15], audio_io:aio|dac_data[16], audio_io:aio|dac_data[17],      ;
;                                                                ; due to stuck port clock   ; audio_io:aio|dac_data[18], audio_io:aio|dac_data[19], audio_io:aio|dac_data[20],      ;
;                                                                ;                           ; audio_io:aio|dac_data[21], audio_io:aio|dac_data[22], audio_io:aio|dac_data[23],      ;
;                                                                ;                           ; audio_io:aio|dac_data[24], audio_io:aio|dac_data[25], audio_io:aio|dac_data[26],      ;
;                                                                ;                           ; audio_io:aio|dac_data[27], audio_io:aio|dac_data[28], audio_io:aio|dac_data[29],      ;
;                                                                ;                           ; audio_io:aio|dac_data[30], audio_io:aio|dac_data[31], audio_io:aio|dac_shift_control, ;
;                                                                ;                           ; audio_io:aio|left_right_1, audio_io:aio|left_right_0, audio_io:aio|bit_clock_1,       ;
;                                                                ;                           ; audio_io:aio|bit_clock_0                                                              ;
; audio_io:aio|dac_data[0]                                       ; Stuck at GND              ; audio_io:aio|dac_data[1], audio_io:aio|dac_data[2], audio_io:aio|dac_data[3],         ;
;                                                                ; due to stuck port data_in ; audio_io:aio|dac_data[4], audio_io:aio|dac_data[5], audio_io:aio|dac_data[6],         ;
;                                                                ;                           ; audio_io:aio|dac_data[7], audio_io:aio|dac_data[8], audio_io:aio|dac_data[9],         ;
;                                                                ;                           ; audio_io:aio|dac_data[10], audio_io:aio|dac_data[11], audio_io:aio|dac_data[12],      ;
;                                                                ;                           ; audio_io:aio|dac_data[13], audio_io:aio|dac_data[14]                                  ;
; ps2_controller:ps2|state.wait_for_keyboard_set_led_acknowledge ; Stuck at GND              ; ps2_controller:ps2|state.send_keyboard_set_led_data,                                  ;
;                                                                ; due to stuck port data_in ; ps2_controller:ps2|state.wait_for_keyboard_set_led_data_acknowledge                   ;
; audio_controller:ac|desired_config.mic_bypass                  ; Stuck at GND              ; audio_controller:ac|current_config.line_bypass                                        ;
;                                                                ; due to stuck port data_in ;                                                                                       ;
; audio_controller:ac|desired_config.use_mic                     ; Stuck at GND              ; audio_controller:ac|current_config.line_in_gain[4]                                    ;
;                                                                ; due to stuck port data_in ;                                                                                       ;
; ps2_controller:ps2|keyboard_leds_state[0]                      ; Stuck at GND              ; ps2_controller:ps2|txd_data[2]                                                        ;
;                                                                ; due to stuck port data_in ;                                                                                       ;
+----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 239   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 132   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; ps2_controller:ps2|low_level_ps2_controller:ll|ps2_clk_1       ; 4       ;
; ps2_controller:ps2|low_level_ps2_controller:ll|ps2_clk_0       ; 20      ;
; ps2_controller:ps2|low_level_ps2_controller:ll|ps2_dat_1       ; 4       ;
; ps2_controller:ps2|time_out_counter[7]                         ; 2       ;
; ps2_controller:ps2|time_out_counter[12]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[13]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[14]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[15]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[17]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[19]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[20]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[21]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[22]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[23]                        ; 2       ;
; ps2_controller:ps2|time_out_counter[25]                        ; 2       ;
; ps2_controller:ps2|low_level_ps2_controller:ll|ps2_dat_0       ; 18      ;
; ps2_controller:ps2|low_level_ps2_controller:ll|idle_counter[8] ; 3       ;
; ps2_controller:ps2|low_level_ps2_controller:ll|idle_counter[4] ; 2       ;
; ps2_controller:ps2|low_level_ps2_controller:ll|idle_counter[7] ; 2       ;
; audio_controller:ac|delay[4]                                   ; 2       ;
; audio_controller:ac|delay[6]                                   ; 2       ;
; audio_controller:ac|delay[8]                                   ; 2       ;
; audio_controller:ac|delay[9]                                   ; 2       ;
; audio_controller:ac|delay[14]                                  ; 2       ;
; audio_controller:ac|delay[15]                                  ; 2       ;
; audio_controller:ac|current_config.line_in_gain[0]             ; 9       ;
; audio_controller:ac|current_config.volume[0]                   ; 2       ;
; audio_controller:ac|current_config.volume[2]                   ; 2       ;
; audio_controller:ac|current_config.volume[5]                   ; 2       ;
; audio_controller:ac|current_config.volume[6]                   ; 2       ;
; s_volume[6]                                                    ; 4       ;
; s_volume[5]                                                    ; 4       ;
; Total number of inverted registers = 32                        ;         ;
+----------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|n_bits[2]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[11]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioSynth_tl|s_volume[3]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|current_config.volume[1]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|idle_counter[0]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|phase[0]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|counter[0]            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|txd_data[6]                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|state[3]                                       ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|data[1]             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|n_bits[3]           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|txd_data[4]                                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|txd_data[1]                                     ;
; 10:1               ; 11 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|time_out_counter[0] ;
; 12:1               ; 16 bits   ; 128 LEs       ; 48 LEs               ; 80 LEs                 ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|time_out_counter[9]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AudioSynth_tl|s_volume[6]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|current_config.volume[0]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|idle_counter[7]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |AudioSynth_tl|audio_controller:ac|current_config.line_in_gain[4]                 ;
; 12:1               ; 12 bits   ; 96 LEs        ; 36 LEs               ; 60 LEs                 ; Yes        ; |AudioSynth_tl|ps2_controller:ps2|time_out_counter[21]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|i2c_sclk              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AudioSynth_tl|Bin7SegDecoder:Display1|decOut_n[0]                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|state                 ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|state               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|state               ;
; 20:1               ; 6 bits    ; 78 LEs        ; 36 LEs               ; 42 LEs                 ; No         ; |AudioSynth_tl|ps2_controller:ps2|Selector16                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for audio_controller:ac|audio_i2c_controller:i2c ;
+--------------------+-------+------+---------------------------------+
; Assignment         ; Value ; From ; To                              ;
+--------------------+-------+------+---------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                           ;
+--------------------+-------+------+---------------------------------+


+-------------------------------------------+
; Source assignments for ps2_controller:ps2 ;
+--------------------+-------+------+-------+
; Assignment         ; Value ; From ; To    ;
+--------------------+-------+------+-------+
; SAFE_STATE_MACHINE ; on    ; -    ; state ;
+--------------------+-------+------+-------+


+-----------------------------------------------------------------------+
; Source assignments for ps2_controller:ps2|low_level_ps2_controller:ll ;
+--------------------+-------+------+-----------------------------------+
; Assignment         ; Value ; From ; To                                ;
+--------------------+-------+------+-----------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                             ;
+--------------------+-------+------+-----------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2_1:MuxOitava ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2_1:Display0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 7     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_io:aio ;
+-----------------+------------+----------------------------+
; Parameter Name  ; Value      ; Type                       ;
+-----------------+------------+----------------------------+
; clock_frequency ; 50000000.0 ; Signed Float               ;
+-----------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_io:aio|clock_generator:c ;
+----------------+------------+-----------------------------------------------+
; Parameter Name ; Value      ; Type                                          ;
+----------------+------------+-----------------------------------------------+
; frequency      ; 12288000.0 ; Signed Float                                  ;
+----------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_io:aio|clock_generator:c|altpll:PLL ;
+-------------------------------+------------------------------+-------------------------+
; Parameter Name                ; Value                        ; Type                    ;
+-------------------------------+------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                 ;
; PLL_TYPE                      ; AUTO                         ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_auto ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                 ;
; LOCK_HIGH                     ; 1                            ; Untyped                 ;
; LOCK_LOW                      ; 1                            ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                 ;
; SKIP_VCO                      ; OFF                          ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                 ;
; BANDWIDTH                     ; 0                            ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                 ;
; DOWN_SPREAD                   ; 0                            ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 12288000                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 50000000                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                 ;
; DPA_DIVIDER                   ; 0                            ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                 ;
; VCO_MIN                       ; 0                            ; Untyped                 ;
; VCO_MAX                       ; 0                            ; Untyped                 ;
; VCO_CENTER                    ; 0                            ; Untyped                 ;
; PFD_MIN                       ; 0                            ; Untyped                 ;
; PFD_MAX                       ; 0                            ; Untyped                 ;
; M_INITIAL                     ; 0                            ; Untyped                 ;
; M                             ; 0                            ; Untyped                 ;
; N                             ; 1                            ; Untyped                 ;
; M2                            ; 1                            ; Untyped                 ;
; N2                            ; 1                            ; Untyped                 ;
; SS                            ; 1                            ; Untyped                 ;
; C0_HIGH                       ; 0                            ; Untyped                 ;
; C1_HIGH                       ; 0                            ; Untyped                 ;
; C2_HIGH                       ; 0                            ; Untyped                 ;
; C3_HIGH                       ; 0                            ; Untyped                 ;
; C4_HIGH                       ; 0                            ; Untyped                 ;
; C5_HIGH                       ; 0                            ; Untyped                 ;
; C6_HIGH                       ; 0                            ; Untyped                 ;
; C7_HIGH                       ; 0                            ; Untyped                 ;
; C8_HIGH                       ; 0                            ; Untyped                 ;
; C9_HIGH                       ; 0                            ; Untyped                 ;
; C0_LOW                        ; 0                            ; Untyped                 ;
; C1_LOW                        ; 0                            ; Untyped                 ;
; C2_LOW                        ; 0                            ; Untyped                 ;
; C3_LOW                        ; 0                            ; Untyped                 ;
; C4_LOW                        ; 0                            ; Untyped                 ;
; C5_LOW                        ; 0                            ; Untyped                 ;
; C6_LOW                        ; 0                            ; Untyped                 ;
; C7_LOW                        ; 0                            ; Untyped                 ;
; C8_LOW                        ; 0                            ; Untyped                 ;
; C9_LOW                        ; 0                            ; Untyped                 ;
; C0_INITIAL                    ; 0                            ; Untyped                 ;
; C1_INITIAL                    ; 0                            ; Untyped                 ;
; C2_INITIAL                    ; 0                            ; Untyped                 ;
; C3_INITIAL                    ; 0                            ; Untyped                 ;
; C4_INITIAL                    ; 0                            ; Untyped                 ;
; C5_INITIAL                    ; 0                            ; Untyped                 ;
; C6_INITIAL                    ; 0                            ; Untyped                 ;
; C7_INITIAL                    ; 0                            ; Untyped                 ;
; C8_INITIAL                    ; 0                            ; Untyped                 ;
; C9_INITIAL                    ; 0                            ; Untyped                 ;
; C0_MODE                       ; BYPASS                       ; Untyped                 ;
; C1_MODE                       ; BYPASS                       ; Untyped                 ;
; C2_MODE                       ; BYPASS                       ; Untyped                 ;
; C3_MODE                       ; BYPASS                       ; Untyped                 ;
; C4_MODE                       ; BYPASS                       ; Untyped                 ;
; C5_MODE                       ; BYPASS                       ; Untyped                 ;
; C6_MODE                       ; BYPASS                       ; Untyped                 ;
; C7_MODE                       ; BYPASS                       ; Untyped                 ;
; C8_MODE                       ; BYPASS                       ; Untyped                 ;
; C9_MODE                       ; BYPASS                       ; Untyped                 ;
; C0_PH                         ; 0                            ; Untyped                 ;
; C1_PH                         ; 0                            ; Untyped                 ;
; C2_PH                         ; 0                            ; Untyped                 ;
; C3_PH                         ; 0                            ; Untyped                 ;
; C4_PH                         ; 0                            ; Untyped                 ;
; C5_PH                         ; 0                            ; Untyped                 ;
; C6_PH                         ; 0                            ; Untyped                 ;
; C7_PH                         ; 0                            ; Untyped                 ;
; C8_PH                         ; 0                            ; Untyped                 ;
; C9_PH                         ; 0                            ; Untyped                 ;
; L0_HIGH                       ; 1                            ; Untyped                 ;
; L1_HIGH                       ; 1                            ; Untyped                 ;
; G0_HIGH                       ; 1                            ; Untyped                 ;
; G1_HIGH                       ; 1                            ; Untyped                 ;
; G2_HIGH                       ; 1                            ; Untyped                 ;
; G3_HIGH                       ; 1                            ; Untyped                 ;
; E0_HIGH                       ; 1                            ; Untyped                 ;
; E1_HIGH                       ; 1                            ; Untyped                 ;
; E2_HIGH                       ; 1                            ; Untyped                 ;
; E3_HIGH                       ; 1                            ; Untyped                 ;
; L0_LOW                        ; 1                            ; Untyped                 ;
; L1_LOW                        ; 1                            ; Untyped                 ;
; G0_LOW                        ; 1                            ; Untyped                 ;
; G1_LOW                        ; 1                            ; Untyped                 ;
; G2_LOW                        ; 1                            ; Untyped                 ;
; G3_LOW                        ; 1                            ; Untyped                 ;
; E0_LOW                        ; 1                            ; Untyped                 ;
; E1_LOW                        ; 1                            ; Untyped                 ;
; E2_LOW                        ; 1                            ; Untyped                 ;
; E3_LOW                        ; 1                            ; Untyped                 ;
; L0_INITIAL                    ; 1                            ; Untyped                 ;
; L1_INITIAL                    ; 1                            ; Untyped                 ;
; G0_INITIAL                    ; 1                            ; Untyped                 ;
; G1_INITIAL                    ; 1                            ; Untyped                 ;
; G2_INITIAL                    ; 1                            ; Untyped                 ;
; G3_INITIAL                    ; 1                            ; Untyped                 ;
; E0_INITIAL                    ; 1                            ; Untyped                 ;
; E1_INITIAL                    ; 1                            ; Untyped                 ;
; E2_INITIAL                    ; 1                            ; Untyped                 ;
; E3_INITIAL                    ; 1                            ; Untyped                 ;
; L0_MODE                       ; BYPASS                       ; Untyped                 ;
; L1_MODE                       ; BYPASS                       ; Untyped                 ;
; G0_MODE                       ; BYPASS                       ; Untyped                 ;
; G1_MODE                       ; BYPASS                       ; Untyped                 ;
; G2_MODE                       ; BYPASS                       ; Untyped                 ;
; G3_MODE                       ; BYPASS                       ; Untyped                 ;
; E0_MODE                       ; BYPASS                       ; Untyped                 ;
; E1_MODE                       ; BYPASS                       ; Untyped                 ;
; E2_MODE                       ; BYPASS                       ; Untyped                 ;
; E3_MODE                       ; BYPASS                       ; Untyped                 ;
; L0_PH                         ; 0                            ; Untyped                 ;
; L1_PH                         ; 0                            ; Untyped                 ;
; G0_PH                         ; 0                            ; Untyped                 ;
; G1_PH                         ; 0                            ; Untyped                 ;
; G2_PH                         ; 0                            ; Untyped                 ;
; G3_PH                         ; 0                            ; Untyped                 ;
; E0_PH                         ; 0                            ; Untyped                 ;
; E1_PH                         ; 0                            ; Untyped                 ;
; E2_PH                         ; 0                            ; Untyped                 ;
; E3_PH                         ; 0                            ; Untyped                 ;
; M_PH                          ; 0                            ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                 ;
; CLK0_COUNTER                  ; G0                           ; Untyped                 ;
; CLK1_COUNTER                  ; G0                           ; Untyped                 ;
; CLK2_COUNTER                  ; G0                           ; Untyped                 ;
; CLK3_COUNTER                  ; G0                           ; Untyped                 ;
; CLK4_COUNTER                  ; G0                           ; Untyped                 ;
; CLK5_COUNTER                  ; G0                           ; Untyped                 ;
; CLK6_COUNTER                  ; E0                           ; Untyped                 ;
; CLK7_COUNTER                  ; E1                           ; Untyped                 ;
; CLK8_COUNTER                  ; E2                           ; Untyped                 ;
; CLK9_COUNTER                  ; E3                           ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                 ;
; M_TIME_DELAY                  ; 0                            ; Untyped                 ;
; N_TIME_DELAY                  ; 0                            ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                 ;
; VCO_POST_SCALE                ; 0                            ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                 ;
; CBXI_PARAMETER                ; clock_auto_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE          ;
+-------------------------------+------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_controller:ac ;
+-----------------+------------+-----------------------------------+
; Parameter Name  ; Value      ; Type                              ;
+-----------------+------------+-----------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                      ;
+-----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_controller:ac|audio_i2c_controller:i2c ;
+-----------------+------------+------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                       ;
+-----------------+------------+------------------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                               ;
+-----------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_controller:ps2 ;
+-----------------+------------+----------------------------------+
; Parameter Name  ; Value      ; Type                             ;
+-----------------+------------+----------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                     ;
+-----------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_controller:ps2|low_level_ps2_controller:ll ;
+-----------------+------------+--------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                         ;
+-----------------+------------+--------------------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                                 ;
+-----------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; audio_io:aio|clock_generator:c|altpll:PLL ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "VolumeController:vol" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; reset ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_controller:ps2"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; keyboard_detected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keyboard_leds     ; Input  ; Info     ; Stuck at GND                                                                        ;
; mouse_detected    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_delta_x     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_delta_y     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mouse_buttons     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid_mouse_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "audio_controller:ac"      ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; reset              ; Input ; Info     ; Stuck at GND ;
; use_line_in        ; Input ; Info     ; Stuck at VCC ;
; line_in_gain[3..0] ; Input ; Info     ; Stuck at GND ;
; line_in_gain[4]    ; Input ; Info     ; Stuck at VCC ;
; use_mic            ; Input ; Info     ; Stuck at GND ;
; mic_boost          ; Input ; Info     ; Stuck at GND ;
; line_bypass        ; Input ; Info     ; Stuck at GND ;
; mic_bypass         ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_io:aio"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; from_left  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; from_right ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; valid      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "MUX2_1:Display0"     ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; datain0       ; Input ; Info     ; Stuck at VCC ;
; datain1[1..0] ; Input ; Info     ; Stuck at VCC ;
; datain1[6..2] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX2_1:MuxOitava"                                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 239                         ;
;     ENA               ; 117                         ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 6                           ;
;     SLD               ; 4                           ;
;     plain             ; 103                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 583                         ;
;     arith             ; 93                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 490                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 274                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Thu Jun 01 17:08:24 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AudioSynth -c AudioSynth
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 0 design units, including 0 entities, in source file keyindicator.vhd
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Bin7SegDecoder.vhd Line: 9
    Info (12023): Found entity 1: Bin7SegDecoder File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file octavetester.vhd
    Info (12022): Found design unit 1: OctaveTester-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveTester.vhd Line: 9
    Info (12023): Found entity 1: OctaveTester File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveTester.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file octavecreation.vhd
    Info (12022): Found design unit 1: OctaveCreation-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveCreation.vhd Line: 10
    Info (12023): Found entity 1: OctaveCreation File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/OctaveCreation.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-cyclone4e File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd Line: 35
    Info (12023): Found entity 1: clock_generator File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/sin_function.vhd
    Info (12022): Found design unit 1: sin_function-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/sin_function.vhd Line: 34
    Info (12023): Found entity 1: sin_function File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/sin_function.vhd Line: 25
Info (12021): Found 4 design units, including 2 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/ps2_controller.vhd
    Info (12022): Found design unit 1: ps2_controller-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 50
    Info (12022): Found design unit 2: low_level_ps2_controller-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 320
    Info (12023): Found entity 1: ps2_controller File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 24
    Info (12023): Found entity 2: low_level_ps2_controller File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 299
Info (12021): Found 2 design units, including 1 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/debouncer.vhd
    Info (12022): Found design unit 1: debouncer-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/debouncer.vhd Line: 32
    Info (12023): Found entity 1: debouncer File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/debouncer.vhd Line: 14
Info (12021): Found 6 design units, including 3 entities, in source file /users/paulo vasconcelos/desktop/universidade de aveiro - miect/semestre2/lsd/common_vhdl_code/audio_controller.vhd
    Info (12022): Found design unit 1: audio_io-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 60
    Info (12022): Found design unit 2: audio_controller-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 176
    Info (12022): Found design unit 3: audio_i2c_controller-v1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 370
    Info (12023): Found entity 1: audio_io File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 35
    Info (12023): Found entity 2: audio_controller File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 150
    Info (12023): Found entity 3: audio_i2c_controller File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 352
Info (12021): Found 2 design units, including 1 entities, in source file audiosynth.vhd
    Info (12022): Found design unit 1: AudioSynth-Shell File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth.vhd Line: 31
    Info (12023): Found entity 1: AudioSynth File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM.vhd Line: 10
    Info (12023): Found entity 1: ROM File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file diagramaapoio.bdf
    Info (12023): Found entity 1: DiagramaApoio
Info (12021): Found 2 design units, including 1 entities, in source file ps2.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/PS2.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/PS2.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file duplicadoroitava.vhd
    Info (12022): Found design unit 1: DuplicadorOitava-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/DuplicadorOitava.vhd Line: 10
    Info (12023): Found entity 1: DuplicadorOitava File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/DuplicadorOitava.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd
    Info (12022): Found design unit 1: MUX2_1-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/MUX2_1.vhd Line: 12
    Info (12023): Found entity 1: MUX2_1 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/MUX2_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file volumecontroller.vhd
    Info (12022): Found design unit 1: VolumeController-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 15
    Info (12023): Found entity 1: VolumeController File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom_sin.vhd
    Info (12022): Found design unit 1: ROM_sin-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM_sin.vhd Line: 10
    Info (12023): Found entity 1: ROM_sin File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/ROM_sin.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file audiosynth_tl.vhd
    Info (12022): Found design unit 1: AudioSynth_tl-Shell File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 31
    Info (12023): Found entity 1: AudioSynth_tl File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file newfreqdivider.vhd
    Info (12022): Found design unit 1: NewFreqDivider-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/NewFreqDivider.vhd Line: 13
    Info (12023): Found entity 1: NewFreqDivider File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/NewFreqDivider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counter8.vhd
    Info (12022): Found design unit 1: Counter8-Behavioral File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Counter8.vhd Line: 10
    Info (12023): Found entity 1: Counter8 File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/Counter8.vhd Line: 5
Info (12127): Elaborating entity "AudioSynth_tl" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at AudioSynth_tl.vhd(44): used implicit default value for signal "new_clock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 44
Info (12129): Elaborating entity "ROM" using architecture "A:behavioral" for hierarchy "ROM:ROM_FREQ" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 60
Info (12129): Elaborating entity "Counter8" using architecture "A:behavioral" for hierarchy "Counter8:Contador" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 64
Info (12129): Elaborating entity "ROM_sin" using architecture "A:behavioral" for hierarchy "ROM_sin:ROM_SIN" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 69
Info (12129): Elaborating entity "OctaveCreation" using architecture "A:behavioral" for hierarchy "OctaveCreation:MudaOitava" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 75
Info (12129): Elaborating entity "MUX2_1" using architecture "A:behavioral" for hierarchy "MUX2_1:MuxOitava" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 80
Info (12129): Elaborating entity "OctaveTester" using architecture "A:behavioral" for hierarchy "OctaveTester:TestaOitava" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 87
Info (12129): Elaborating entity "Bin7SegDecoder" using architecture "A:behavioral" for hierarchy "Bin7SegDecoder:Display1" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 92
Info (12129): Elaborating entity "MUX2_1" using architecture "A:behavioral" for hierarchy "MUX2_1:Display0" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 96
Info (12129): Elaborating entity "audio_io" using architecture "A:v1" for hierarchy "audio_io:aio" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 103
Info (12129): Elaborating entity "clock_generator" using architecture "A:cyclone4e" for hierarchy "audio_io:aio|clock_generator:c" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 80
Info (12128): Elaborating entity "altpll" for hierarchy "audio_io:aio|clock_generator:c|altpll:PLL" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd Line: 127
Info (12130): Elaborated megafunction instantiation "audio_io:aio|clock_generator:c|altpll:PLL" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd Line: 127
Info (12133): Instantiated megafunction "audio_io:aio|clock_generator:c|altpll:PLL" with the following parameter: File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/clock_generator.vhd Line: 127
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12288000"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_auto"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_auto_altpll.v
    Info (12023): Found entity 1: clock_auto_altpll File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/db/clock_auto_altpll.v Line: 30
Info (12128): Elaborating entity "clock_auto_altpll" for hierarchy "audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "audio_controller" using architecture "A:v1" for hierarchy "audio_controller:ac" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 133
Info (12129): Elaborating entity "audio_i2c_controller" using architecture "A:v1" for hierarchy "audio_controller:ac|audio_i2c_controller:i2c" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 213
Info (12129): Elaborating entity "ps2_controller" using architecture "A:v1" for hierarchy "ps2_controller:ps2" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 158
Info (12129): Elaborating entity "low_level_ps2_controller" using architecture "A:v1" for hierarchy "ps2_controller:ps2|low_level_ps2_controller:ll" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 111
Info (10544): VHDL Assertion Statement at ps2_controller.vhd(361): assertion is false - report "Sampling period = 124 clock cycles" (NOTE) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 361
Info (12129): Elaborating entity "VolumeController" using architecture "A:behavioral" for hierarchy "VolumeController:vol" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 368
Warning (10492): VHDL Process Statement warning at VolumeController.vhd(36): signal "PS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 36
Warning (10631): VHDL Process Statement warning at VolumeController.vhd(34): inferring latch(es) for signal or variable "s_sound", which holds its previous value in one or more paths through the process File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Warning (10631): VHDL Process Statement warning at VolumeController.vhd(34): inferring latch(es) for signal or variable "NS", which holds its previous value in one or more paths through the process File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "NS.Mute" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "NS.FadeOut" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "NS.Normal" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "NS.FadeIn" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[0]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[1]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[2]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[3]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[4]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[5]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (10041): Inferred latch for "s_sound[6]" at VolumeController.vhd(34) File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
Info (284007): State machine "|AudioSynth_tl|ps2_controller:ps2|state" will be implemented as a safe state machine. File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 106
Info (284007): State machine "|AudioSynth_tl|ps2_controller:ps2|low_level_ps2_controller:ll|state" will be implemented as a safe state machine. File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/ps2_controller.vhd Line: 348
Info (284007): State machine "|AudioSynth_tl|audio_controller:ac|audio_i2c_controller:i2c|state" will be implemented as a safe state machine. File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/common_vhdl_code/audio_controller.vhd Line: 402
Warning (13012): Latch VolumeController:vol|s_sound[0] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|s_sound[6] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|s_sound[4] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|s_sound[5] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|s_sound[1] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|s_sound[2] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|s_sound[3] has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.Mute File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|NS.Mute_117 has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.FadeOut File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13012): Latch VolumeController:vol|NS.Normal_141 has unsafe behavior File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VolumeController:vol|PS.FadeIn File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/VolumeController.vhd Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 13
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 13
    Warning (13410): Pin "aud_dacdat" is stuck at GND File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "aud_bclk" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 20
    Warning (15610): No output dependent on input pin "aud_adclrck" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 21
    Warning (15610): No output dependent on input pin "aud_adcdat" File: C:/Users/Paulo Vasconcelos/Desktop/Universidade de Aveiro - MIECT/Semestre2/LSD/Projeto Final/AudioSynth_tl.vhd Line: 22
Info (21057): Implemented 647 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 622 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 858 megabytes
    Info: Processing ended: Thu Jun 01 17:08:44 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:29


