/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2023-2024, Intel Corporation.
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_SERDES0_MASKS_H_
#define ASIC_REG_NIC0_SERDES0_MASKS_H_

/*****************************************
 *   NIC0_SERDES0
 *   (Prototype: NIC_SERDES)
 *****************************************
 */

/* NIC0_SERDES0_LANE0_REGISTER_0P00 */
#define NIC0_SERDES0_LANE0_REGISTER_0P00_RSVD_0P00_06_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P00_RSVD_0P00_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P00_DFE_MODE_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P00_DFE_MODE_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P00_DATA_THR_INIT_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P00_DATA_THR_INIT_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0P00_PAM4_SM_RESET_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P00_PAM4_SM_RESET_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P01 */
#define NIC0_SERDES0_LANE0_REGISTER_0P01_CNTR_TARGET_INIT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P01_CNTR_TARGET_INIT_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P02 */
#define NIC0_SERDES0_LANE0_REGISTER_0P02_CNTR_TARGET_FINAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P02_CNTR_TARGET_FINAL_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P03 */
#define NIC0_SERDES0_LANE0_REGISTER_0P03_RX_PAM4_SD_THR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P03_RX_PAM4_SD_THR_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0P03_RSVD_0P03_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P03_RSVD_0P03_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0P04 */
#define NIC0_SERDES0_LANE0_REGISTER_0P04_RSVD_0P04_04_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P04_RSVD_0P04_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P04_DFE_INIT_VAL_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P04_DFE_INIT_VAL_MASK 0xFE0
#define NIC0_SERDES0_LANE0_REGISTER_0P04_SD_PERIOD_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P04_SD_PERIOD_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P05 */
#define NIC0_SERDES0_LANE0_REGISTER_0P05_RSVD_0P05_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P05_RSVD_0P05_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0P05_KP_S4_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P05_KP_S4_MASK 0x700
#define NIC0_SERDES0_LANE0_REGISTER_0P05_RSVD_0P05_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P05_RSVD_0P05_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0P06 */
#define NIC0_SERDES0_LANE0_REGISTER_0P06_KP_S6_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P06_KP_S6_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0P06_RSVD_0P06_06_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P06_RSVD_0P06_06_03_MASK 0x78
#define NIC0_SERDES0_LANE0_REGISTER_0P06_KP_S5_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P06_KP_S5_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0P06_RSVD_0P06_11_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P06_RSVD_0P06_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_0P06_ITERATION_COUNT_S4_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P06_ITERATION_COUNT_S4_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P07 */
#define NIC0_SERDES0_LANE0_REGISTER_0P07_RSVD_0P07_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P07_RSVD_0P07_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0P07_TIMER_MEAS_S6_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P07_TIMER_MEAS_S6_MASK 0x78
#define NIC0_SERDES0_LANE0_REGISTER_0P07_RSVD_0P07_10_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P07_RSVD_0P07_10_07_MASK 0x780
#define NIC0_SERDES0_LANE0_REGISTER_0P07_TIMER_MEAS_S5_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P07_TIMER_MEAS_S5_MASK 0x7800
#define NIC0_SERDES0_LANE0_REGISTER_0P07_RSVD_0P07_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P07_RSVD_0P07_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P08 */
#define NIC0_SERDES0_LANE0_REGISTER_0P08_RSVD_0P08_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P08_RSVD_0P08_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0P08_FREQ_INIT_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0P08_FREQ_INIT_MASK 0xFFE
#define NIC0_SERDES0_LANE0_REGISTER_0P08_RSVD_0P08_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P08_RSVD_0P08_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P09 */
#define NIC0_SERDES0_LANE0_REGISTER_0P09_ITERATION_COUNT_S6_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P09_ITERATION_COUNT_S6_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0P09_RSVD_0P09_07_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P09_RSVD_0P09_07_04_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0P09_DAC_SETTLING_PERIOD_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P09_DAC_SETTLING_PERIOD_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0P09_ITERATION_COUNT_S5_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P09_ITERATION_COUNT_S5_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P0A */
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_HF_PERIOD_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_HF_PERIOD_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_OVERFLOW_PERIOD_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_OVERFLOW_PERIOD_MASK 0x3E0
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_TIMER_MEAS_S7_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_TIMER_MEAS_S7_MASK 0x3C00
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_MU_MARGIN_S6_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P0A_MU_MARGIN_S6_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P0B */
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_HF_THR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_HF_THR_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_RSVD_0P0B_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_RSVD_0P0B_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_OVERFLOW_THR_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_OVERFLOW_THR_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_RSVD_0P0B_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P0B_RSVD_0P0B_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P0C */
#define NIC0_SERDES0_LANE0_REGISTER_0P0C_OVERFLOW_CNTR_UPPER_LIMIT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P0C_OVERFLOW_CNTR_UPPER_LIMIT_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P0D */
#define NIC0_SERDES0_LANE0_REGISTER_0P0D_OVERFLOW_CNTR_LOWER_LIMIT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P0D_OVERFLOW_CNTR_LOWER_LIMIT_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P0E */
#define NIC0_SERDES0_LANE0_REGISTER_0P0E_HF_CNTR_TARGET_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P0E_HF_CNTR_TARGET_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P0F */
#define NIC0_SERDES0_LANE0_REGISTER_0P0F_RSVD_0P0F_13_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P0F_RSVD_0P0F_13_00_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0P0F_EM_CNTR_RESET_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P0F_EM_CNTR_RESET_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P0F_DFE_FREEZE_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P0F_DFE_FREEZE_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P11 */
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP2_STATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP2_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P11_RSVD_0P11_07_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P11_RSVD_0P11_07_05_MASK 0xE0
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP1_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP1_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_SM_CONT_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_SM_CONT_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP2_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP2_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP1_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P11_PAM4_BP1_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P12 */
#define NIC0_SERDES0_LANE0_REGISTER_0P12_FORCE_SM_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P12_FORCE_SM_VAL_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P12_FORCE_SM_VAL_EN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P12_FORCE_SM_VAL_EN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0P12_DELTA_OW_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P12_DELTA_OW_MASK 0x1FC0
#define NIC0_SERDES0_LANE0_REGISTER_0P12_DELTA_OWEN_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P12_DELTA_OWEN_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0P12_CTH_OWEN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P12_CTH_OWEN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P12_THS_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P12_THS_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P13 */
#define NIC0_SERDES0_LANE0_REGISTER_0P13_RSVD_0P13_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P13_RSVD_0P13_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0P13_THS_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P13_THS_OW_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0P15 */
#define NIC0_SERDES0_LANE0_REGISTER_0P15_CTH_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P15_CTH_OW_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0P15_RSVD_0P15_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P15_RSVD_0P15_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P16 */
#define NIC0_SERDES0_LANE0_REGISTER_0P16_RSVD_0P16_06_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P16_RSVD_0P16_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P16_HF_CNTR_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P16_HF_CNTR_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P16_RSVD_0P16_13_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P16_RSVD_0P16_13_08_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P16_EM_BM1_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P16_EM_BM1_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P1F */
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_ADC_CAL_START_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_ADC_CAL_START_OW_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_ADC_CAL_START_OWEN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_ADC_CAL_START_OWEN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_FORCE_FREQ_OW_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_FORCE_FREQ_OW_MASK 0x1FFC
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_FORCE_FREQ_OWEN_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_FORCE_FREQ_OWEN_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_DTL_RELOAD_OW_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_DTL_RELOAD_OW_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_DTL_RELOAD_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P1F_DTL_RELOAD_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P20 */
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA3_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA3_OW_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA3_OWEN_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA3_OWEN_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA2_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA2_OW_MASK 0x18
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA2_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KTHETA2_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KP_OW_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KP_OW_MASK 0x1C0
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KP_OWEN_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KP_OWEN_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KF_OW_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KF_OW_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KF_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P20_KF_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0P20_MU_MARGIN_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P20_MU_MARGIN_OW_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0P20_MU_MARGIN_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P20_MU_MARGIN_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P21 */
#define NIC0_SERDES0_LANE0_REGISTER_0P21_RSVD_0P21_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P21_RSVD_0P21_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0P21_MARGIN_PAT_DIS_OW_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P21_MARGIN_PAT_DIS_OW_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0P21_MARGIN_PAT_DIS_OWEN_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P21_MARGIN_PAT_DIS_OWEN_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0P21_RX_PAM4_CTLE_OVER_VAL_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P21_RX_PAM4_CTLE_OVER_VAL_MASK 0x70
#define NIC0_SERDES0_LANE0_REGISTER_0P21_RX_PAM4_CTLE_OVER_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P21_RX_PAM4_CTLE_OVER_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P21_DAC_SEL_OW_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P21_DAC_SEL_OW_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0P21_DAC_SEL_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P21_DAC_SEL_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0P21_KTHETA4_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P21_KTHETA4_OW_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0P21_KTHETA4_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P21_KTHETA4_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P23 */
#define NIC0_SERDES0_LANE0_REGISTER_0P23_RSVD_0P23_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P23_RSVD_0P23_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0P23_PAM4_PHY_READY_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P23_PAM4_PHY_READY_OW_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0P23_PAM4_PHY_READY_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P23_PAM4_PHY_READY_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0P23_RSVD_0P23_15_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P23_RSVD_0P23_15_06_MASK 0xFFC0

/* NIC0_SERDES0_LANE0_REGISTER_0P24 */
#define NIC0_SERDES0_LANE0_REGISTER_0P24_PAM4_SIG_DET_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P24_PAM4_SIG_DET_OW_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0P24_PAM4_SIG_DET_OWEN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0P24_PAM4_SIG_DET_OWEN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0P24_RSVD_0P24_15_02_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P24_RSVD_0P24_15_02_MASK 0xFFFC

/* NIC0_SERDES0_LANE0_REGISTER_0P28 */
#define NIC0_SERDES0_LANE0_REGISTER_0P28_RSVD_0P28_04_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P28_RSVD_0P28_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P28_READ_DAC_SEL_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P28_READ_DAC_SEL_MASK 0x1E0
#define NIC0_SERDES0_LANE0_REGISTER_0P28_PAM4_CURRENT_STATE_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0P28_PAM4_CURRENT_STATE_MASK 0x3E00
#define NIC0_SERDES0_LANE0_REGISTER_0P28_PAM4_BP2_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P28_PAM4_BP2_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P28_PAM4_BP1_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P28_PAM4_BP1_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P2D */
#define NIC0_SERDES0_LANE0_REGISTER_0P2D_READ_STATE_CNTR_HIGH_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P2D_READ_STATE_CNTR_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P2E */
#define NIC0_SERDES0_LANE0_REGISTER_0P2E_READ_STATE_CNTR_LOW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P2E_READ_STATE_CNTR_LOW_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P2F */
#define NIC0_SERDES0_LANE0_REGISTER_0P2F_RSVD_0P2F_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P2F_RSVD_0P2F_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0P2F_READ_THS_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P2F_READ_THS_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0P32 */
#define NIC0_SERDES0_LANE0_REGISTER_0P32_READ_MINUS_MARGIN_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P32_READ_MINUS_MARGIN_MSB_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0P32_READ_PLUS_MARGIN_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P32_READ_PLUS_MARGIN_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0P33 */
#define NIC0_SERDES0_LANE0_REGISTER_0P33_RSVD_0P33_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P33_RSVD_0P33_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0P33_READ_MINUS_MARGIN_LSB_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P33_READ_MINUS_MARGIN_LSB_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0P36 */
#define NIC0_SERDES0_LANE0_REGISTER_0P36_READ_FIXED_PAT_PLUS_MARGIN_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P36_READ_FIXED_PAT_PLUS_MARGIN_MSB_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0P36_RSVD_0P36_11_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P36_RSVD_0P36_11_08_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_6_REACHED_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_6_REACHED_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_5_REACHED_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_5_REACHED_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_4_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_4_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_3_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P36_PAM4_BP_3_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P37 */
#define NIC0_SERDES0_LANE0_REGISTER_0P37_READ_FIXED_PAT_MINUS_MARGIN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P37_READ_FIXED_PAT_MINUS_MARGIN_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0P37_READ_FIXED_PAT_PLUS_MARGIN_LSB_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P37_READ_FIXED_PAT_PLUS_MARGIN_LSB_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P38 */
#define NIC0_SERDES0_LANE0_REGISTER_0P38_READ_EM_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P38_READ_EM_MASK 0x7FFF
#define NIC0_SERDES0_LANE0_REGISTER_0P38_RSVD_0P38_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P38_RSVD_0P38_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P40 */
#define NIC0_SERDES0_LANE0_REGISTER_0P40_READ_FM1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P40_READ_FM1_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P40_READ_DELTA_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P40_READ_DELTA_MASK 0x3F80
#define NIC0_SERDES0_LANE0_REGISTER_0P40_RSVD_0P40_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P40_RSVD_0P40_14_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P40_READ_PHY_READY_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P40_READ_PHY_READY_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P41 */
#define NIC0_SERDES0_LANE0_REGISTER_0P41_RSVD_0P41_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P41_RSVD_0P41_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA4_UPDATE_FLIP_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA4_UPDATE_FLIP_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA3_UPDATE_FLIP_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA3_UPDATE_FLIP_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA2_UPDATE_FLIP_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA2_UPDATE_FLIP_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0P41_RSVD_0P41_09_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P41_RSVD_0P41_09_05_MASK 0x3E0
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA4_UPDATE_MODE_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA4_UPDATE_MODE_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA3_UPDATE_MODE_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA3_UPDATE_MODE_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA2_UPDATE_MODE_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P41_THETA2_UPDATE_MODE_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0P41_RSVD_0P41_14_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P41_RSVD_0P41_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0P41_PAM4_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P41_PAM4_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P42 */
#define NIC0_SERDES0_LANE0_REGISTER_0P42_RX_GRAYCODE_EN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P42_RX_GRAYCODE_EN_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0P42_RX_PRECODE_EN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0P42_RX_PRECODE_EN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR8_EN_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR8_EN_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR7_EN_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR7_EN_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR6_EN_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR6_EN_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR5_EN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR5_EN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR4_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR4_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR3_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR3_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR2_EN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR2_EN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR1_EN_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0P42_CNTR1_EN_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_0P42_RSVD_0P42_15_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P42_RSVD_0P42_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE0_REGISTER_0P43 */
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PRBS_SYNC_CNTR_RESET_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PRBS_SYNC_CNTR_RESET_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_PRBS_AUTO_SYNC_EN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_PRBS_AUTO_SYNC_EN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_PRBS_FORCE_RELOAD_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_PRBS_FORCE_RELOAD_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PU_PRBS_SYNC_CHKR_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PU_PRBS_SYNC_CHKR_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PU_PRBS_CHKR_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PU_PRBS_CHKR_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PRBS_MODE_SEL_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PRBS_MODE_SEL_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_DATA_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_DATA_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_DATA_FW_FLIP_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_DATA_FW_FLIP_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PRBS_CHECK_CNTR_RESET_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0P43_PRBS_CHECK_CNTR_RESET_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RSVD_0P43_14_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RSVD_0P43_14_10_MASK 0x7C00
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_SWAP_MSB_LSB_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P43_RX_SWAP_MSB_LSB_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P44 */
#define NIC0_SERDES0_LANE0_REGISTER_0P44_RSVD_0P44_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P44_RSVD_0P44_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0P44_PRBS_SYNC_LOSS_THR_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P44_PRBS_SYNC_LOSS_THR_MASK 0xFC
#define NIC0_SERDES0_LANE0_REGISTER_0P44_PRBS_MISMATCH_THR_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P44_PRBS_MISMATCH_THR_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0P45 */
#define NIC0_SERDES0_LANE0_REGISTER_0P45_RX_ASIC_DATA_FLIP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P45_RX_ASIC_DATA_FLIP_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0P45_RSVD_0P45_02_01_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0P45_RSVD_0P45_02_01_MASK 0x6
#define NIC0_SERDES0_LANE0_REGISTER_0P45_FIXED_PAT_MODE_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P45_FIXED_PAT_MODE_MASK 0x78
#define NIC0_SERDES0_LANE0_REGISTER_0P45_RSVD_0P45_09_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P45_RSVD_0P45_09_07_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0P45_PRBS_PAT_CNTR_RESET_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P45_PRBS_PAT_CNTR_RESET_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0P45_PRBS_SYNC_THR_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P45_PRBS_SYNC_THR_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0P46 */
#define NIC0_SERDES0_LANE0_REGISTER_0P46_THETA2_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P46_THETA2_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P46_THETA2_ACC_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P46_THETA2_ACC_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P46_PH1_ACC_OW_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P46_PH1_ACC_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0P46_PH1_ACC_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P46_PH1_ACC_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P47 */
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA4_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA4_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA4_ACC_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA4_ACC_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA3_ACC_OW_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA3_ACC_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA3_ACC_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P47_THETA3_ACC_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P48 */
#define NIC0_SERDES0_LANE0_REGISTER_0P48_AGC_SETTING2_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P48_AGC_SETTING2_MSB_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0P48_AGC_SETTING1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0P48_AGC_SETTING1_MASK 0x3F0
#define NIC0_SERDES0_LANE0_REGISTER_0P48_AGC_SETTING0_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P48_AGC_SETTING0_MASK 0xFC00

/* NIC0_SERDES0_LANE0_REGISTER_0P49 */
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING5_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING5_MSB_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING4_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING4_MASK 0xFC
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING3_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING3_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING2_LSB_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P49_AGC_SETTING2_LSB_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P4A */
#define NIC0_SERDES0_LANE0_REGISTER_0P4A_AGC_SETTING7_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P4A_AGC_SETTING7_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P4A_AGC_SETTING6_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P4A_AGC_SETTING6_MASK 0xFC0
#define NIC0_SERDES0_LANE0_REGISTER_0P4A_AGC_SETTING5_LSB_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P4A_AGC_SETTING5_LSB_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0P4B */
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_SD_CNTR_LIMIT_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_SD_CNTR_LIMIT_MSB_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_RX_FREQ_EN_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_RX_FREQ_EN_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_TOP_ROTR_EN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_TOP_ROTR_EN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_DTL_LOST_LOCK_MODE_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_DTL_LOST_LOCK_MODE_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_RSVD_0P4B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P4B_RSVD_0P4B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P4C */
#define NIC0_SERDES0_LANE0_REGISTER_0P4C_RSVD_0P4C_06_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P4C_RSVD_0P4C_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P4C_SD_CNTR_LIMIT_LSB_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P4C_SD_CNTR_LIMIT_LSB_MASK 0xFF80

/* NIC0_SERDES0_LANE0_REGISTER_0P4E */
#define NIC0_SERDES0_LANE0_REGISTER_0P4E_RX_PRBS_ERR_CHKR_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P4E_RX_PRBS_ERR_CHKR_MSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P4F */
#define NIC0_SERDES0_LANE0_REGISTER_0P4F_RX_PRBS_ERR_CHKR_LSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P4F_RX_PRBS_ERR_CHKR_LSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P50 */
#define NIC0_SERDES0_LANE0_REGISTER_0P50_PRBS_READ_SYNC_ERR_CNTR_MSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P50_PRBS_READ_SYNC_ERR_CNTR_MSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P51 */
#define NIC0_SERDES0_LANE0_REGISTER_0P51_PRBS_READ_SYNC_ERR_CNTR_LSB_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P51_PRBS_READ_SYNC_ERR_CNTR_LSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P6A */
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_RSVD_0P6A_06_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_RSVD_0P6A_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_READ_SIG_DET_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_READ_SIG_DET_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_RSVD_0P6A_14_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_RSVD_0P6A_14_08_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_RX_READ_PHY_READY_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P6A_RX_READ_PHY_READY_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P6C */
#define NIC0_SERDES0_LANE0_REGISTER_0P6C_READ_THETA2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P6C_READ_THETA2_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P6C_RSVD_0P6C_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P6C_RSVD_0P6C_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P6C_READ_PH1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P6C_READ_PH1_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0P6D */
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_READ_THETA4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_READ_THETA4_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_RSVD_0P6D_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_RSVD_0P6D_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_READ_THETA3_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_READ_THETA3_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_PRBS_SYNC_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P6D_PRBS_SYNC_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P6E */
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_RSVD_0P6E_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_RSVD_0P6E_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_READOUT_CAPTURE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_READOUT_CAPTURE_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_READOUT_SYNC_EN_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_READOUT_SYNC_EN_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_RSVD_0P6E_15_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0P6E_RSVD_0P6E_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE0_REGISTER_0P73 */
#define NIC0_SERDES0_LANE0_REGISTER_0P73_READ_FREQ_ACC_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P73_READ_FREQ_ACC_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0P73_RSVD_0P73_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0P73_RSVD_0P73_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0P74 */
#define NIC0_SERDES0_LANE0_REGISTER_0P74_READ_PH_WANDER_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P74_READ_PH_WANDER_MASK 0x7FFF
#define NIC0_SERDES0_LANE0_REGISTER_0P74_CORR_CNTR_FREEZE_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P74_CORR_CNTR_FREEZE_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P79 */
#define NIC0_SERDES0_LANE0_REGISTER_0P79_RSVD_0P79_12_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P79_RSVD_0P79_12_00_MASK 0x1FFF
#define NIC0_SERDES0_LANE0_REGISTER_0P79_TED_QUAL_OFF_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P79_TED_QUAL_OFF_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0P79_TED12_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P79_TED12_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P79_RSVD_0P79_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P79_RSVD_0P79_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P80 */
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP6_STATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP6_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P80_RSVD_0P80_06_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P80_RSVD_0P80_06_05_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP6_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP6_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP5_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP5_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0P80_RSVD_0P80_14_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P80_RSVD_0P80_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP5_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P80_PAM4_BP5_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P81 */
#define NIC0_SERDES0_LANE0_REGISTER_0P81_COUNT_0_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P81_COUNT_0_OW_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P82 */
#define NIC0_SERDES0_LANE0_REGISTER_0P82_COUNT_POS_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P82_COUNT_POS_OW_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0P83 */
#define NIC0_SERDES0_LANE0_REGISTER_0P83_RSVD_0P83_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P83_RSVD_0P83_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0P83_C_PLUS_MARGIN_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0P83_C_PLUS_MARGIN_OW_MASK 0x7FF8
#define NIC0_SERDES0_LANE0_REGISTER_0P83_RSVD_0P83_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P83_RSVD_0P83_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P8F */
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP4_STATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP4_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_RSVD_0P8F_06_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_RSVD_0P8F_06_05_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP4_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP4_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP3_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP3_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_RSVD_0P8F_14_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_RSVD_0P8F_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP3_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P8F_PAM4_BP3_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P94 */
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_F1_FGT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_F1_FGT_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_LEV_UPDATE_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_LEV_UPDATE_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_POL_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_POL_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_F0_FGT_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_F0_FGT_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_QUALI_MODE_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_QUALI_MODE_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_DTL_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0P94_MM_DTL_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0P95 */
#define NIC0_SERDES0_LANE0_REGISTER_0P95_MM_QUANT_LEV1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P95_MM_QUANT_LEV1_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P95_RSVD_0P95_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P95_RSVD_0P95_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0P95_MM_QUANT_LEV0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P95_MM_QUANT_LEV0_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P95_RSVD_0P95_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P95_RSVD_0P95_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P96 */
#define NIC0_SERDES0_LANE0_REGISTER_0P96_MM_QUANT_LEV3_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P96_MM_QUANT_LEV3_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P96_RSVD_0P96_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P96_RSVD_0P96_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0P96_MM_QUANT_LEV2_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P96_MM_QUANT_LEV2_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P96_RSVD_0P96_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P96_RSVD_0P96_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P97 */
#define NIC0_SERDES0_LANE0_REGISTER_0P97_MM_QUANT_LEV5_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P97_MM_QUANT_LEV5_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P97_RSVD_0P97_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P97_RSVD_0P97_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0P97_MM_QUANT_LEV4_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P97_MM_QUANT_LEV4_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P97_RSVD_0P97_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P97_RSVD_0P97_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P98 */
#define NIC0_SERDES0_LANE0_REGISTER_0P98_MM_QUANT_LEV7_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P98_MM_QUANT_LEV7_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P98_RSVD_0P98_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P98_RSVD_0P98_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0P98_MM_QUANT_LEV6_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P98_MM_QUANT_LEV6_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P98_RSVD_0P98_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P98_RSVD_0P98_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P99 */
#define NIC0_SERDES0_LANE0_REGISTER_0P99_MM_QUANT_LEV9_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P99_MM_QUANT_LEV9_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P99_RSVD_0P99_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P99_RSVD_0P99_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0P99_MM_QUANT_LEV8_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P99_MM_QUANT_LEV8_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P99_RSVD_0P99_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P99_RSVD_0P99_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P9A */
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_MM_QUANT_LEV11_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_MM_QUANT_LEV11_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_RSVD_0P9A_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_RSVD_0P9A_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_MM_QUANT_LEV10_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_MM_QUANT_LEV10_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_RSVD_0P9A_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P9A_RSVD_0P9A_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0P9B */
#define NIC0_SERDES0_LANE0_REGISTER_0P9B_RSVD_0P9B_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0P9B_RSVD_0P9B_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0P9B_MM_QUANT_LEV12_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0P9B_MM_QUANT_LEV12_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0P9B_RSVD_0P9B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0P9B_RSVD_0P9B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0PA0 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_SPEED_MODE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_SPEED_MODE_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_PAM4_TEST_PAT_MODE_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_PAM4_TEST_PAT_MODE_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_RSVD_0PA0_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_RSVD_0PA0_04_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_ANA_OUT_FLIP_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_ANA_OUT_FLIP_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_RSVD_0PA0_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_RSVD_0PA0_06_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_DATA_POL_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_DATA_POL_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_MODE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_MODE_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_GEN_ERR_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_GEN_ERR_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_GEN_EN_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_GEN_EN_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_RSVD_0PA0_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_RSVD_0PA0_12_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PAM4_TEST_EN_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PAM4_TEST_EN_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_CLK_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_PRBS_CLK_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_TEST_DATA_SRC_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PA0_TX_TEST_DATA_SRC_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PA1 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA1_TX_TEST_PAT_3_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA1_TX_TEST_PAT_3_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0PA2 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA2_TX_TEST_PAT_2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA2_TX_TEST_PAT_2_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0PA3 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA3_TX_TEST_PAT_1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA3_TX_TEST_PAT_1_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0PA4 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA4_TX_TEST_PAT_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA4_TX_TEST_PAT_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0PA5 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA5_TX_PRE_2_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA5_TX_PRE_2_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PA5_TX_PRE_2_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PA5_TX_PRE_2_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PA6 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA6_TX_PRE_2_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA6_TX_PRE_2_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PA6_TX_PRE_2_3X_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PA6_TX_PRE_2_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PA7 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA7_TX_PRE_1_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA7_TX_PRE_1_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PA7_TX_PRE_1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PA7_TX_PRE_1_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PA8 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA8_TX_PRE_1_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA8_TX_PRE_1_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PA8_TX_PRE_1_3X_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PA8_TX_PRE_1_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PA9 */
#define NIC0_SERDES0_LANE0_REGISTER_0PA9_TX_MAIN_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PA9_TX_MAIN_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PA9_TX_MAIN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PA9_TX_MAIN_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PAA */
#define NIC0_SERDES0_LANE0_REGISTER_0PAA_TX_MAIN_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PAA_TX_MAIN_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PAA_TX_MAIN_3X_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PAA_TX_MAIN_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PAB */
#define NIC0_SERDES0_LANE0_REGISTER_0PAB_TX_POST_1_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PAB_TX_POST_1_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PAB_TX_POST_1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PAB_TX_POST_1_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PAC */
#define NIC0_SERDES0_LANE0_REGISTER_0PAC_TX_POST_1_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PAC_TX_POST_1_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PAC_TX_POST_1_3X_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PAC_TX_POST_1_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PAD */
#define NIC0_SERDES0_LANE0_REGISTER_0PAD_TX_POST_2_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PAD_TX_POST_2_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PAD_TX_POST_2_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PAD_TX_POST_2_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PAE */
#define NIC0_SERDES0_LANE0_REGISTER_0PAE_TX_POST_2_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PAE_TX_POST_2_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PAE_TX_POST_2_3X_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PAE_TX_POST_2_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PAF */
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_RSVD_0PAF_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_RSVD_0PAF_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE2_SCALE_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE2_SCALE_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE1_SCALE_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE1_SCALE_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_MAIN_SCALE_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_MAIN_SCALE_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST1_SCALE_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST1_SCALE_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST2_SCALE_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST2_SCALE_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_RSVD_0PAF_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_RSVD_0PAF_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRECODE_EN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRECODE_EN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_GRAYCODE_EN_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_GRAYCODE_EN_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_SWAP_MSB_LSB_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_SWAP_MSB_LSB_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE2_AUTO_SEL_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE2_AUTO_SEL_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE1_AUTO_SEL_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_PRE1_AUTO_SEL_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_MAIN_AUTO_SEL_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_MAIN_AUTO_SEL_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST1_AUTO_SEL_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST1_AUTO_SEL_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST2_AUTO_SEL_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PAF_TX_POST2_AUTO_SEL_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PB0 */
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_HALF_RATE_EN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_HALF_RATE_EN_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_MODE_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_MODE_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_RSVD_0PB0_09_02_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_RSVD_0PB0_09_02_MASK 0x3FC
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_PRBS_GERR_EN_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_PRBS_GERR_EN_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_PRBS_GEN_EN_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_PRBS_GEN_EN_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_RSVD_0PB0_13_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_RSVD_0PB0_13_12_MASK 0x3000
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_PRBS_CLK_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_TX_NRZ_PRBS_CLK_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_RSVD_0PB0_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PB0_RSVD_0PB0_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PB1 */
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST6_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST6_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST5_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST5_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST4_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST4_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST3_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PB1_TX_POST3_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PB2 */
#define NIC0_SERDES0_LANE0_REGISTER_0PB2_RSVD_0PB2_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PB2_RSVD_0PB2_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PB2_TX_POST8_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PB2_TX_POST8_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PB2_TX_POST7_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PB2_TX_POST7_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PB3 */
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_KR_SM_COEF_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_KR_SM_COEF_0_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_RSVD_0PB3_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_RSVD_0PB3_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_KR_SM_COEF_1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_KR_SM_COEF_1_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_RSVD_0PB3_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PB3_RSVD_0PB3_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0PC1 */
#define NIC0_SERDES0_LANE0_REGISTER_0PC1_AGC_DEGEN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PC1_AGC_DEGEN_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0PC1_RSVD_0PC1_15_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PC1_RSVD_0PC1_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PC3 */
#define NIC0_SERDES0_LANE0_REGISTER_0PC3_EOM_TEST_EN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PC3_EOM_TEST_EN_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PC3_EOM_DLL_CAL_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PC3_EOM_DLL_CAL_MASK 0xE
#define NIC0_SERDES0_LANE0_REGISTER_0PC3_EOM_DLL_CTRL_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PC3_EOM_DLL_CTRL_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0PC4 */
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL9_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL9_0_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL9_1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL9_1_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL8_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL8_0_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL8_1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PC4_DEGENDL8_1_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PC9 */
#define NIC0_SERDES0_LANE0_REGISTER_0PC9_VREF0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PC9_VREF0_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0PC9_EOM_MUX_CTRL_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PC9_EOM_MUX_CTRL_MASK 0x780
#define NIC0_SERDES0_LANE0_REGISTER_0PC9_RSVD_0PC9_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PC9_RSVD_0PC9_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0PCA */
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_HPF_MODE_SEL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_HPF_MODE_SEL_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_VCOMREFSEL_EX_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_VCOMREFSEL_EX_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_SKEF_VAL_MSB_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_SKEF_VAL_MSB_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_ATTN_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_ATTN_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_RSVD_0PCA_15_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PCA_RSVD_0PCA_15_05_MASK 0xFFE0

/* NIC0_SERDES0_LANE0_REGISTER_0PCC */
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_RSVD_0PCC_09_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_RSVD_0PCC_09_00_MASK 0x3FF
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN2TO1_4_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN2TO1_4_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN1TO2_4_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN1TO2_4_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN2TO1_3_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN2TO1_3_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN1TO2_3_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN1TO2_3_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN2TO1_2_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN2TO1_2_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN1TO2_2_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PCC_EN1TO2_2_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PCD */
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_RSVD_0PCD_06_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_RSVD_0PCD_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_REFCLK_SRC_SEL_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_REFCLK_SRC_SEL_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_VGAVDSAT_SUM3_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_VGAVDSAT_SUM3_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_VGAVDSAT_MAIN3_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PCD_VGAVDSAT_MAIN3_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PCF */
#define NIC0_SERDES0_LANE0_REGISTER_0PCF_EOM_DLL_SEG_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PCF_EOM_DLL_SEG_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0PCF_RSVD_0PCF_15_02_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PCF_RSVD_0PCF_15_02_MASK 0xFFFC

/* NIC0_SERDES0_LANE0_REGISTER_0PD8 */
#define NIC0_SERDES0_LANE0_REGISTER_0PD8_RSVD_0PD8_13_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PD8_RSVD_0PD8_13_00_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0PD8_RSVD_0PD8_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PD8_RSVD_0PD8_14_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PD8_PU_ADCCAL_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PD8_PU_ADCCAL_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PD9 */
#define NIC0_SERDES0_LANE0_REGISTER_0PD9_ADC_ROW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PD9_ADC_ROW_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PD9_RSVD_0PD9_15_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PD9_RSVD_0PD9_15_04_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0PE5 */
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RSVD_0PE5_05_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RSVD_0PE5_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RX_TEST_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RX_TEST_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RX_VTSTGROUP_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RX_VTSTGROUP_MASK 0x1F80
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RX_TESTMODE_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PE5_RX_TESTMODE_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0PE6 */
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE4_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_03_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE3_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE3_MASK 0x70
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE2_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE2_MASK 0x700
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_11_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_EDGE1_MASK 0x7000
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PE6_RSVD_0PE6_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PE7 */
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_RSVD_0PE7_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_RSVD_0PE7_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_CALNBS_BOT_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_CALNBS_BOT_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_CALNBS_TOP_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_CALNBS_TOP_MASK 0x1C0
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_RSVD_0PE7_15_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PE7_RSVD_0PE7_15_09_MASK 0xFE00

/* NIC0_SERDES0_LANE0_REGISTER_0PE9 */
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_RSVD_0PE9_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_RSVD_0PE9_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_IDACZ_EYE_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_IDACZ_EYE_MASK 0x3E
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_IDACY_EYE_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_IDACY_EYE_MASK 0x7C0
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_IDACX_EYE_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PE9_IDACX_EYE_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0PEA */
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_RSVD_0PEA_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_RSVD_0PEA_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_EYE_EN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_EYE_EN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PU_CLKCOMPREG_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PU_CLKCOMPREG_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PU_CLKCOMP_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PU_CLKCOMP_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_RSVD_0PEA_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_RSVD_0PEA_04_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PU_ADC_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PU_ADC_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_VDACCLKPHASE0_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_VDACCLKPHASE0_MASK 0x1FC0
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PLL_BIAS0_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PEA_PLL_BIAS0_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0PEB */
#define NIC0_SERDES0_LANE0_REGISTER_0PEB_RSVD_0PEB_08_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PEB_RSVD_0PEB_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE0_REGISTER_0PEB_VREFVDDINTP3_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PEB_VREFVDDINTP3_MASK 0x1E00
#define NIC0_SERDES0_LANE0_REGISTER_0PEB_RSVD_0PEB_15_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PEB_RSVD_0PEB_15_13_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0PEC */
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RSVD_0PEC_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RSVD_0PEC_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_DACBIAS0_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_DACBIAS0_MASK 0x70
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_DACBIAS1_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_DACBIAS1_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RSVD_0PEC_11_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RSVD_0PEC_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_EXRESET_INTP_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_EXRESET_INTP_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RSVD_0PEC_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RSVD_0PEC_13_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RX_DCC_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_RX_DCC_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_PU_INTP_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PEC_PU_INTP_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PED */
#define NIC0_SERDES0_LANE0_REGISTER_0PED_SKEF_ADDCAP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PED_SKEF_ADDCAP_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0PED_SKEF_VAL_LSB_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PED_SKEF_VAL_LSB_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_0PED_SKEF_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PED_SKEF_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0PED_RSVD_0PED_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PED_RSVD_0PED_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0PED_DEGENDL7_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PED_DEGENDL7_0_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PED_DEGENDL7_1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PED_DEGENDL7_1_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PEE */
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL6_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL6_0_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL6_1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL6_1_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL5_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL5_0_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL5_1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PEE_DEGENDL5_1_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PEF */
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL4_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL4_0_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL4_1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL4_1_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL3_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL3_0_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL3_1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PEF_DEGENDL3_1_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF0 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL2_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL2_0_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL2_1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL2_1_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL1_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL1_0_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL1_1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF0_DEGENDL1_1_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF1 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX4_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX3_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX3_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX2_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX2_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX1_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_POL_MUX1_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_DEGENSUM_SUM4_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_DEGENSUM_SUM4_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_DEGENMAIN_SUM4_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_DEGENMAIN_SUM4_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_DEGENSUM1_SUM1_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF1_DEGENSUM1_SUM1_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF2 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENSUM0_SUM3_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENSUM0_SUM3_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENSUM1_SUM3_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENSUM1_SUM3_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENMAIN0_SUM3_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENMAIN0_SUM3_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENMAIN1_SUM3_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF2_DEGENMAIN1_SUM3_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF3 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENMAIN1_SUM2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENMAIN1_SUM2_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENSUM0_SUM2_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENSUM0_SUM2_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENSUM1_SUM2_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENSUM1_SUM2_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENMAIN0_SUM2_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF3_DEGENMAIN0_SUM2_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF4 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_AGCGAIN2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_AGCGAIN2_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_RSVD_0PF4_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_RSVD_0PF4_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_AGCGAIN1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_AGCGAIN1_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_RSVD_0PF4_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PF4_RSVD_0PF4_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PF5 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_DEGENMAIN0_SUM1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_DEGENMAIN0_SUM1_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_DEGENMAIN1_SUM1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_DEGENMAIN1_SUM1_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_DEGENSUM0_SUM1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_DEGENSUM0_SUM1_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_RSVD_0PF5_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF5_RSVD_0PF5_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF6 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_RSVD_0PF6_05_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_RSVD_0PF6_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_VREFAGCREG_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_VREFAGCREG_MASK 0x1C0
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_RSVD_0PF6_10_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_RSVD_0PF6_10_09_MASK 0x600
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_AGCOFFSETLPF_EN_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_AGCOFFSETLPF_EN_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_VGAVDSAT_DL_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF6_VGAVDSAT_DL_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PF7 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_RSVD_0PF7_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_RSVD_0PF7_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_VGAVDSAT_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_VGAVDSAT_MASK 0x78
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_VAGCBUFDAC_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_VAGCBUFDAC_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_VCASGA5X_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_VCASGA5X_MASK 0x1C00
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_CTLE_CM2_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PF7_CTLE_CM2_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0PF8 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_RSVD_0PF8_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_RSVD_0PF8_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_CTLE_CM1_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_CTLE_CM1_MASK 0xE
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_RSVD_0PF8_09_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_RSVD_0PF8_09_04_MASK 0x3F0
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_AC_COUPLE_EN_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_AC_COUPLE_EN_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_PMOS_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_PMOS_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_RSVD_0PF8_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_RSVD_0PF8_12_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_AGCDL2_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_AGCDL2_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_AGCDL1_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_AGCDL1_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_AGC_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0PF8_PU_AGC_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0PF9 */
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_PU_ACJTAG_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_PU_ACJTAG_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_IDAC_ACJTAG_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_IDAC_ACJTAG_MASK 0x6
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RX_PLL_TEST_EN_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RX_PLL_TEST_EN_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RX_PLL_VTSTGROUP_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RX_PLL_VTSTGROUP_MASK 0x1F0
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RX_PLL_TESTMODE_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RX_PLL_TESTMODE_MASK 0xE00
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RSVD_0PF9_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PF9_RSVD_0PF9_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0PFA */
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RSVD_0PFA_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RSVD_0PFA_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RX_VREFPDET_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RX_VREFPDET_MASK 0xE
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RSVD_0PFA_06_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RSVD_0PFA_06_04_MASK 0x70
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RX_VREFVCOBUF_MA_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RX_VREFVCOBUF_MA_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RSVD_0PFA_12_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RSVD_0PFA_12_10_MASK 0x1C00
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RX_VVCOREG3_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PFA_RX_VVCOREG3_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0PFB */
#define NIC0_SERDES0_LANE0_REGISTER_0PFB_RSVD_0PFB_04_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PFB_RSVD_0PFB_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0PFB_RX_VPLLPMP2_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PFB_RX_VPLLPMP2_MASK 0xE0
#define NIC0_SERDES0_LANE0_REGISTER_0PFB_RSVD_0PFB_15_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0PFB_RSVD_0PFB_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0PFC */
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RSVD_0PFC_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RSVD_0PFC_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RX_BYPASS_PLLPMP_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RX_BYPASS_PLLPMP_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RSVD_0PFC_04_02_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RSVD_0PFC_04_02_MASK 0x1C
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RX_BYPASS_DIV2PI_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RX_BYPASS_DIV2PI_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RSVD_0PFC_08_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RSVD_0PFC_08_06_MASK 0x1C0
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RX_PLL_VCO_RANGE_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PFC_RX_PLL_VCO_RANGE_MASK 0xFE00

/* NIC0_SERDES0_LANE0_REGISTER_0PFD */
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_RX_VCO_CURRENT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_RX_VCO_CURRENT_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_RX_CHARGE_PUMP_CUR_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_RX_CHARGE_PUMP_CUR_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_PU_RX_PLL_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_PU_RX_PLL_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_RX_PLL_N_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PFD_RX_PLL_N_MASK 0xFF80

/* NIC0_SERDES0_LANE0_REGISTER_0PFE */
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RSVD_0PFE_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RSVD_0PFE_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_RZ_SEL_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_RZ_SEL_MASK 0x6
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_R2_SEL_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_R2_SEL_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_CZ_SEL_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_CZ_SEL_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_C3_SEL_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_C3_SEL_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_C2_SEL_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RX_LPF_C2_SEL_MASK 0x180
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RSVD_0PFE_15_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0PFE_RSVD_0PFE_15_09_MASK 0xFE00

/* NIC0_SERDES0_LANE0_REGISTER_0PFF */
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RSVD_0PFF_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RSVD_0PFF_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_ADC_MA_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_ADC_MA_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_INTP_MA_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_INTP_MA_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RSVD_0PFF_04_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RSVD_0PFF_04_03_MASK 0x18
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_AGC_MA_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_AGC_MA_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RSVD_0PFF_11_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RSVD_0PFF_11_06_MASK 0xFC0
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_RX_BG_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_PU_RX_BG_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RX_VBG_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0PFF_RX_VBG_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0N00 */
#define NIC0_SERDES0_LANE0_REGISTER_0N00_DFE_INIT_1_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N00_DFE_INIT_1_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N00_RSVD_0N00_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N00_RSVD_0N00_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N01 */
#define NIC0_SERDES0_LANE0_REGISTER_0N01_TLOOP_CONST_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N01_TLOOP_CONST_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N01_DELTA_MIN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N01_DELTA_MIN_MASK 0x3F80
#define NIC0_SERDES0_LANE0_REGISTER_0N01_DELTA_ADAPT_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N01_DELTA_ADAPT_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0N01_ADC_RECAL_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N01_ADC_RECAL_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N02 */
#define NIC0_SERDES0_LANE0_REGISTER_0N02_AGC_PERIOD_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N02_AGC_PERIOD_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0N02_TARGET_CTRL_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0N02_TARGET_CTRL_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0N03 */
#define NIC0_SERDES0_LANE0_REGISTER_0N03_RX_NRZ_SD_THR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N03_RX_NRZ_SD_THR_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0N03_RSVD_0N03_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N03_RSVD_0N03_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0N04 */
#define NIC0_SERDES0_LANE0_REGISTER_0N04_RX_SD_CROSSOVER_COUNT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N04_RX_SD_CROSSOVER_COUNT_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N04_RX_SD_CLK_CYCLES_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N04_RX_SD_CLK_CYCLES_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N05 */
#define NIC0_SERDES0_LANE0_REGISTER_0N05_TIMER4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N05_TIMER4_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0N06 */
#define NIC0_SERDES0_LANE0_REGISTER_0N06_RSVD_0N06_11_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N06_RSVD_0N06_11_00_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N06_ITR_CNT4_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N06_ITR_CNT4_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N07 */
#define NIC0_SERDES0_LANE0_REGISTER_0N07_DFE_INIT_2_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N07_DFE_INIT_2_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N07_RSVD_0N07_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N07_RSVD_0N07_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N08 */
#define NIC0_SERDES0_LANE0_REGISTER_0N08_MEAS_TIMER7_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N08_MEAS_TIMER7_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0N08_MEAS_TIMER6_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0N08_MEAS_TIMER6_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0N08_MEAS_TIMER5_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N08_MEAS_TIMER5_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_0N08_ITR_CNT5_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N08_ITR_CNT5_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N09 */
#define NIC0_SERDES0_LANE0_REGISTER_0N09_RSVD_0N09_14_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N09_RSVD_0N09_14_00_MASK 0x7FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N09_EM_MODE_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N09_EM_MODE_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N0B */
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP2_STATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP2_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_RSVD_0N0B_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_RSVD_0N0B_05_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_RX_DFE_OVER_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_RX_DFE_OVER_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP2_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP2_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP1_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP1_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_RSVD_0N0B_14_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_RSVD_0N0B_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP1_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N0B_NRZ_BP1_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N0C */
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_RSVD_0N0C_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_RSVD_0N0C_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_NRZ_PHY_READY_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_NRZ_PHY_READY_OW_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_NRZ_PHY_READY_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_NRZ_PHY_READY_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_RSVD_0N0C_14_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_RSVD_0N0C_14_06_MASK 0x7FC0
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_NRZ_SM_CONT_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N0C_NRZ_SM_CONT_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N0D */
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_DELTA_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_DELTA_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_RSVD_0N0D_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_RSVD_0N0D_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_NRZ_CURRENT_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_NRZ_CURRENT_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_RSVD_0N0D_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_RSVD_0N0D_13_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_NRZ_BP2_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_NRZ_BP2_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_NRZ_BP1_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N0D_NRZ_BP1_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N27 */
#define NIC0_SERDES0_LANE0_REGISTER_0N27_READ_FIXED_PAT_PLUS_MARGIN_BIT_11_8_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N27_READ_FIXED_PAT_PLUS_MARGIN_BIT_11_8_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0N27_READ_CTH_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0N27_READ_CTH_MASK 0xFFF0

/* NIC0_SERDES0_LANE0_REGISTER_0N28 */
#define NIC0_SERDES0_LANE0_REGISTER_0N28_READ_FIXED_PAT_MINUS_MARGIN_BIT_11_4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N28_READ_FIXED_PAT_MINUS_MARGIN_BIT_11_4_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0N28_READ_FIXED_PAT_PLUS_MARGIN_BIT_7_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N28_READ_FIXED_PAT_PLUS_MARGIN_BIT_7_0_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0N29 */
#define NIC0_SERDES0_LANE0_REGISTER_0N29_RSVD_0N29_11_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N29_RSVD_0N29_11_00_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N29_READ_FIXED_PAT_MINUS_MARGIN_BIT_3_0_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N29_READ_FIXED_PAT_MINUS_MARGIN_BIT_3_0_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N2A */
#define NIC0_SERDES0_LANE0_REGISTER_0N2A_RX_READ_EM_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N2A_RX_READ_EM_MASK 0x7FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N2A_RSVD_0N2A_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N2A_RSVD_0N2A_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N2B */
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RX_DFE_TAP_1_CURR_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RX_DFE_TAP_1_CURR_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RSVD_0N2B_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RSVD_0N2B_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RSVD_0N2B_14_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RSVD_0N2B_14_08_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RSVD_0N2B_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N2B_RSVD_0N2B_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N2C */
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RX_DFE_TAP_3_CURR_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RX_DFE_TAP_3_CURR_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RSVD_0N2C_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RSVD_0N2C_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RX_DFE_TAP_2_CURR_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RX_DFE_TAP_2_CURR_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RSVD_0N2C_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N2C_RSVD_0N2C_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N2E */
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_NRZ_READ_PHY_READY_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_NRZ_READ_PHY_READY_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_NRZ_READ_SIG_DET_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_NRZ_READ_SIG_DET_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_05_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_05_04_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_06_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_READ_KF_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_READ_KF_MASK 0x180
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_11_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_11_09_MASK 0xE00
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_READ_KP_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_READ_KP_MASK 0x7000
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N2E_RSVD_0N2E_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N3B */
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RSVD_0N3B_04_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RSVD_0N3B_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_FREQ_OVER_VAL_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_FREQ_OVER_VAL_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_FREQ_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_FREQ_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_PH_K_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_PH_K_VAL_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_PH_K_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_PH_K_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RSVD_0N3B_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RSVD_0N3B_11_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_BW_OVER_VAL_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_BW_OVER_VAL_MASK 0x7000
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_BW_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N3B_RX_CDR_OVER_BW_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N4D */
#define NIC0_SERDES0_LANE0_REGISTER_0N4D_NRZ_FREQ_INIT1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N4D_NRZ_FREQ_INIT1_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0N4D_RSVD_0N4D_14_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N4D_RSVD_0N4D_14_11_MASK 0x7800
#define NIC0_SERDES0_LANE0_REGISTER_0N4D_RX_NRZ_CTLE_OVER_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N4D_RX_NRZ_CTLE_OVER_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N4E */
#define NIC0_SERDES0_LANE0_REGISTER_0N4E_NRZ_FREQ_INIT2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N4E_NRZ_FREQ_INIT2_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0N4E_RX_NRZ_CTLE_OVER_VAL_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N4E_RX_NRZ_CTLE_OVER_VAL_MASK 0x3800
#define NIC0_SERDES0_LANE0_REGISTER_0N4E_RSVD_0N4E_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N4E_RSVD_0N4E_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N4F */
#define NIC0_SERDES0_LANE0_REGISTER_0N4F_EM_SEARCH_PARAM_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N4F_EM_SEARCH_PARAM_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N4F_DAC_SEL_OW_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N4F_DAC_SEL_OW_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N50 */
#define NIC0_SERDES0_LANE0_REGISTER_0N50_EM_THR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N50_EM_THR_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N50_RSVD_0N50_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N50_RSVD_0N50_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N5D */
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RX_DFE_TAP_2_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RX_DFE_TAP_2_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RSVD_0N5D_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RSVD_0N5D_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RX_DFE_TAP_1_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RX_DFE_TAP_1_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RSVD_0N5D_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N5D_RSVD_0N5D_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N5E */
#define NIC0_SERDES0_LANE0_REGISTER_0N5E_RSVD_0N5E_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N5E_RSVD_0N5E_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0N5E_RX_DFE_TAP_3_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N5E_RX_DFE_TAP_3_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N5E_RSVD_0N5E_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N5E_RSVD_0N5E_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N60 */
#define NIC0_SERDES0_LANE0_REGISTER_0N60_TLOOP_CTRL4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N60_TLOOP_CTRL4_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N60_RSVD_0N60_13_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N60_RSVD_0N60_13_12_MASK 0x3000
#define NIC0_SERDES0_LANE0_REGISTER_0N60_NRZ_SIG_DET_OW_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N60_NRZ_SIG_DET_OW_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0N60_NRZ_SIG_DET_OW_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N60_NRZ_SIG_DET_OW_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N61 */
#define NIC0_SERDES0_LANE0_REGISTER_0N61_NRZ_THETA2_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N61_NRZ_THETA2_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N61_NRZ_THETA2_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N61_NRZ_THETA2_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N61_RSVD_0N61_09_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N61_RSVD_0N61_09_08_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_0N61_PRBS_CHKR_EN_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0N61_PRBS_CHKR_EN_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0N61_RSVD_0N61_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N61_RSVD_0N61_11_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0N61_NRZ_PRBS_MODE_SEL_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N61_NRZ_PRBS_MODE_SEL_MASK 0x3000
#define NIC0_SERDES0_LANE0_REGISTER_0N61_PRBS_CHECK_FLIP_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N61_PRBS_CHECK_FLIP_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0N61_PRBS_CNTR_RESET_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N61_PRBS_CNTR_RESET_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N62 */
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA4_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA4_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA4_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA4_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA3_ACC_OW_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA3_ACC_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA3_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N62_NRZ_THETA3_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N63 */
#define NIC0_SERDES0_LANE0_REGISTER_0N63_PH_OUT2_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N63_PH_OUT2_OW_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N63_NRZ_THETA2_UPDATE_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N63_NRZ_THETA2_UPDATE_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N63_RSVD_0N63_15_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N63_RSVD_0N63_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0N64 */
#define NIC0_SERDES0_LANE0_REGISTER_0N64_PH_OUT4_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N64_PH_OUT4_OW_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N64_NRZ_THETA4_UPDATE_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N64_NRZ_THETA4_UPDATE_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N64_PH_OUT3_OW_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N64_PH_OUT3_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N64_NRZ_THETA3_UPDATE_FLIP_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N64_NRZ_THETA3_UPDATE_FLIP_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N65 */
#define NIC0_SERDES0_LANE0_REGISTER_0N65_RSVD_0N65_04_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N65_RSVD_0N65_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0N65_NRZ_THETA4_UPDATE_MODE_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N65_NRZ_THETA4_UPDATE_MODE_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0N65_NRZ_THETA3_UPDATE_MODE_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N65_NRZ_THETA3_UPDATE_MODE_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0N65_NRZ_THETA2_UPDATE_MODE_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N65_NRZ_THETA2_UPDATE_MODE_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N65_RSVD_0N65_15_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N65_RSVD_0N65_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0N66 */
#define NIC0_SERDES0_LANE0_REGISTER_0N66_RX_NRZ_PRBS_READ_ERR_HIGH_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N66_RX_NRZ_PRBS_READ_ERR_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0N67 */
#define NIC0_SERDES0_LANE0_REGISTER_0N67_RX_NRZ_PRBS_READ_ERR_LOW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N67_RX_NRZ_PRBS_READ_ERR_LOW_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0N6E */
#define NIC0_SERDES0_LANE0_REGISTER_0N6E_READ_PH2_GRAY_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N6E_READ_PH2_GRAY_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N6E_RSVD_0N6E_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N6E_RSVD_0N6E_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N6E_NRZ_READ_PH1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N6E_NRZ_READ_PH1_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_0N6F */
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_READ_PH4_GRAY_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_READ_PH4_GRAY_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_RSVD_0N6F_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_RSVD_0N6F_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_READ_PH3_GRAY_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_READ_PH3_GRAY_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_RSVD_0N6F_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N6F_RSVD_0N6F_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N71 */
#define NIC0_SERDES0_LANE0_REGISTER_0N71_READ_THETA3_ACC_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N71_READ_THETA3_ACC_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0N71_RSVD_0N71_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N71_RSVD_0N71_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N71_READ_THETA2_ACC_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N71_READ_THETA2_ACC_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N71_RSVD_0N71_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N71_RSVD_0N71_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N72 */
#define NIC0_SERDES0_LANE0_REGISTER_0N72_RSVD_0N72_05_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N72_RSVD_0N72_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0N72_RSVD_0N72_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N72_RSVD_0N72_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_0N72_READ_THETA4_ACC_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N72_READ_THETA4_ACC_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_0N72_RSVD_0N72_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N72_RSVD_0N72_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N73 */
#define NIC0_SERDES0_LANE0_REGISTER_0N73_READ_FREQ_ACCU_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N73_READ_FREQ_ACCU_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0N73_RSVD_0N73_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N73_RSVD_0N73_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0N75 */
#define NIC0_SERDES0_LANE0_REGISTER_0N75_TLOOP_CTRL3_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N75_TLOOP_CTRL3_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0N75_TLOOP_CTRL2_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0N75_TLOOP_CTRL2_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_0N75_TLOOP_CTRL1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N75_TLOOP_CTRL1_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_0N75_RSVD_0N75_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N75_RSVD_0N75_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N76 */
#define NIC0_SERDES0_LANE0_REGISTER_0N76_CTLE_MAP_TABLE_3_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N76_CTLE_MAP_TABLE_3_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0N77 */
#define NIC0_SERDES0_LANE0_REGISTER_0N77_CTLE_MAP_TABLE_2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N77_CTLE_MAP_TABLE_2_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0N78 */
#define NIC0_SERDES0_LANE0_REGISTER_0N78_CTLE_MAP_TABLE_1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N78_CTLE_MAP_TABLE_1_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_0N79 */
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_HALF_RATE_EN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_HALF_RATE_EN_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RSVD_0N79_04_01_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RSVD_0N79_04_01_MASK 0x1E
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_NRZ_MODE_EN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_NRZ_MODE_EN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_25G_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_25G_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_SUB_RATE_MODE_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RX_SUB_RATE_MODE_MASK 0x180
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RSVD_0N79_15_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0N79_RSVD_0N79_15_09_MASK 0xFE00

/* NIC0_SERDES0_LANE0_REGISTER_0N7A */
#define NIC0_SERDES0_LANE0_REGISTER_0N7A_RSVD_0N7A_12_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N7A_RSVD_0N7A_12_00_MASK 0x1FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N7A_SPEED_MODE_ST2_EN_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0N7A_SPEED_MODE_ST2_EN_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0N7A_SPEED_MODE_ST2_SEL_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N7A_SPEED_MODE_ST2_SEL_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N7D */
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP4_STATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP4_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_RSVD_0N7D_06_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_RSVD_0N7D_06_05_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP4_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP4_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP3_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP3_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_RSVD_0N7D_14_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_RSVD_0N7D_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP3_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N7D_NRZ_BP3_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N7E */
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP6_STATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP6_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_RSVD_0N7E_06_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_RSVD_0N7E_06_05_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP6_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP6_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP5_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP5_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_RSVD_0N7E_14_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_RSVD_0N7E_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP5_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N7E_NRZ_BP5_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N7F */
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_RSVD_0N7F_05_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_RSVD_0N7F_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_RSVD_0N7F_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_RSVD_0N7F_06_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_RSVD_0N7F_08_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_RSVD_0N7F_08_07_MASK 0x180
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_CTLE_READ_CURR_VAL_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_CTLE_READ_CURR_VAL_MASK 0xE00
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_DAC_SEL_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N7F_DAC_SEL_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N80 */
#define NIC0_SERDES0_LANE0_REGISTER_0N80_RSVD_0N80_08_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N80_RSVD_0N80_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE0_REGISTER_0N80_DELTA_MAX_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0N80_DELTA_MAX_MASK 0xFE00

/* NIC0_SERDES0_LANE0_REGISTER_0N81 */
#define NIC0_SERDES0_LANE0_REGISTER_0N81_NRZ_FREQ_INIT3_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N81_NRZ_FREQ_INIT3_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0N81_NRZ_SM_RESET_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N81_NRZ_SM_RESET_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0N81_RSVD_0N81_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N81_RSVD_0N81_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_0N82 */
#define NIC0_SERDES0_LANE0_REGISTER_0N82_NRZ_FREQ_INIT4_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N82_NRZ_FREQ_INIT4_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_0N82_RSVD_0N82_15_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0N82_RSVD_0N82_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE0_REGISTER_0N83 */
#define NIC0_SERDES0_LANE0_REGISTER_0N83_DFE_INIT_3_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N83_DFE_INIT_3_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N83_RSVD_0N83_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N83_RSVD_0N83_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N84 */
#define NIC0_SERDES0_LANE0_REGISTER_0N84_DFE_INIT_4_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N84_DFE_INIT_4_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N84_RSVD_0N84_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N84_RSVD_0N84_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N85 */
#define NIC0_SERDES0_LANE0_REGISTER_0N85_DFE_INIT_5_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N85_DFE_INIT_5_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N85_RSVD_0N85_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N85_RSVD_0N85_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N86 */
#define NIC0_SERDES0_LANE0_REGISTER_0N86_DFE_INIT_6_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N86_DFE_INIT_6_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N86_RSVD_0N86_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N86_RSVD_0N86_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N87 */
#define NIC0_SERDES0_LANE0_REGISTER_0N87_DFE_INIT_7_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N87_DFE_INIT_7_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N87_RSVD_0N87_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N87_RSVD_0N87_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N88 */
#define NIC0_SERDES0_LANE0_REGISTER_0N88_DFE_INIT_8_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N88_DFE_INIT_8_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_0N88_RSVD_0N88_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N88_RSVD_0N88_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_0N8C */
#define NIC0_SERDES0_LANE0_REGISTER_0N8C_RSVD_0N8C_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N8C_RSVD_0N8C_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0N8C_MAX_EM_ADAPT_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0N8C_MAX_EM_ADAPT_OW_MASK 0x7FF8
#define NIC0_SERDES0_LANE0_REGISTER_0N8C_MAX_EM_ADAPT_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N8C_MAX_EM_ADAPT_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0N8F */
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_RSVD_0N8F_11_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_RSVD_0N8F_11_00_MASK 0xFFF
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP6_REACHED_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP6_REACHED_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP5_REACHED_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP5_REACHED_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP4_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP4_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP3_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0N8F_NRZ_BP3_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0NF2 */
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RSVD_0NF2_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RSVD_0NF2_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RX_REFCLK_DIV4_INT_EN_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RX_REFCLK_DIV4_INT_EN_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RSVD_0NF2_13_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RSVD_0NF2_13_03_MASK 0x3FF8
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_TX_REFCLK_DIV4_INT_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_TX_REFCLK_DIV4_INT_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RSVD_0NF2_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0NF2_RSVD_0NF2_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0NF3 */
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_RSVD_0NF3_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_RSVD_0NF3_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_BM_VCO_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_BM_VCO_MASK 0x3E
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_EN2TO1_1_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_EN2TO1_1_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_EN1TO2_1_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_EN1TO2_1_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_VREFREFCLKBUF_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_VREFREFCLKBUF_MASK 0x700
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_VREF1P3REFCLKBUF_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_VREF1P3REFCLKBUF_MASK 0x3800
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_RSVD_0NF3_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_RSVD_0NF3_14_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_PU_TX_REFCLKBUF_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0NF3_PU_TX_REFCLKBUF_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0NF6 */
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_RSVD_0NF6_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_RSVD_0NF6_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_TX_TEST_EN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_TX_TEST_EN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_TX_VTSTGROUP_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_TX_VTSTGROUP_MASK 0x1E00
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_TX_TESTMODE_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NF6_TX_TESTMODE_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0NF7 */
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_RSVD_0NF7_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_RSVD_0NF7_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_VDDRREG_IBIAS_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_VDDRREG_IBIAS_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_PU_HIMODE_VDDR_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_PU_HIMODE_VDDR_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_VREFVDRVBUF_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_VREFVDRVBUF_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_V1P3REGVDRVBUF_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_V1P3REGVDRVBUF_MASK 0x1C00
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_VDRV_1P3REG_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NF7_VDRV_1P3REG_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0NF8 */
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_RSVD_0NF8_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_RSVD_0NF8_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_VDRV_VDDR3REG_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_VDRV_VDDR3REG_MASK 0x1C
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_VDRV_VDDR2REG_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_VDRV_VDDR2REG_MASK 0xE0
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_VDRV_VDDRREG_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_VDRV_VDDRREG_MASK 0x700
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_RSVD_0NF8_12_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_RSVD_0NF8_12_11_MASK 0x1800
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_PU_VDRV_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_PU_VDRV_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_TX_ENDCC_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_TX_ENDCC_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_RSVD_0NF8_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_0NF8_RSVD_0NF8_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_0NF9 */
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_RSVD_0NF9_06_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_RSVD_0NF9_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_TX_PLL_TEST_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_TX_PLL_TEST_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_TX_PLL_VTSTGROUP_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_TX_PLL_VTSTGROUP_MASK 0x1F00
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_TX_PLL_TESTMODE_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NF9_TX_PLL_TESTMODE_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0NFA */
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_RSVD_0NFA_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_RSVD_0NFA_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREFPDET_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREFPDET_MASK 0x70
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREF1P3PDET_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREF1P3PDET_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREFVCOBUF_MA_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREFVCOBUF_MA_MASK 0x1C00
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREF1P3VCOBUF_MA_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NFA_TX_VREF1P3VCOBUF_MA_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0NFB */
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_RSVD_0NFB_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_RSVD_0NFB_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VVCOREG3_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VVCOREG3_MASK 0xE
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VVCOREG1_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VVCOREG1_MASK 0x70
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VPLLPMP2_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VPLLPMP2_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VPLLPMP1_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VPLLPMP1_MASK 0x1C00
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VRVDD_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NFB_TX_VRVDD_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0NFC */
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_RSVD_0NFC_01_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_RSVD_0NFC_01_00_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_TX_BYPASS_PLLPMP_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_TX_BYPASS_PLLPMP_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_RSVD_0NFC_08_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_RSVD_0NFC_08_03_MASK 0x1F8
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_TX_PLL_VCO_RANGE_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0NFC_TX_PLL_VCO_RANGE_MASK 0xFE00

/* NIC0_SERDES0_LANE0_REGISTER_0NFD */
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_TX_VCO_CURRENT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_TX_VCO_CURRENT_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_TX_CHARGE_PUMP_CUR_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_TX_CHARGE_PUMP_CUR_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_PU_TX_PLL_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_PU_TX_PLL_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_TX_PLL_N_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NFD_TX_PLL_N_MASK 0xFF80

/* NIC0_SERDES0_LANE0_REGISTER_0NFE */
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_BYPASS_DIV2PI_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_BYPASS_DIV2PI_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_RSVD_0NFE_03_01_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_RSVD_0NFE_03_01_MASK 0xE
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_RZ_SEL_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_RZ_SEL_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_R2_SEL_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_R2_SEL_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_CZ_SEL_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_CZ_SEL_MASK 0x180
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_C3_SEL_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_C3_SEL_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_C2_SEL_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_LPF_C2_SEL_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_RSVD_0NFE_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_RSVD_0NFE_12_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_BM_POFFDAC_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NFE_TX_BM_POFFDAC_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_0NFF */
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_RSVD_0NFF_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_RSVD_0NFF_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_LOOPBACK_EN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_LOOPBACK_EN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_BM_NOFFDAC_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_BM_NOFFDAC_MASK 0x1C
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_VDRV_MA_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_VDRV_MA_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_RVDDCLAMP_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_RVDDCLAMP_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_TX_RVDDLOOP_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_TX_RVDDLOOP_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_CHPMPCLK_SEL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_CHPMPCLK_SEL_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_RVDDVCO_EN_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_RVDDVCO_EN_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_TX_RVDD_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_TX_RVDD_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_TX_BG_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_PU_TX_BG_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_VBG_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_0NFF_TX_VBG_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0P00 */
#define NIC0_SERDES0_LANE1_REGISTER_0P00_RSVD_0P00_06_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P00_RSVD_0P00_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P00_DFE_MODE_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P00_DFE_MODE_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P00_DATA_THR_INIT_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P00_DATA_THR_INIT_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0P00_PAM4_SM_RESET_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P00_PAM4_SM_RESET_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P01 */
#define NIC0_SERDES0_LANE1_REGISTER_0P01_CNTR_TARGET_INIT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P01_CNTR_TARGET_INIT_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P02 */
#define NIC0_SERDES0_LANE1_REGISTER_0P02_CNTR_TARGET_FINAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P02_CNTR_TARGET_FINAL_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P03 */
#define NIC0_SERDES0_LANE1_REGISTER_0P03_RX_PAM4_SD_THR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P03_RX_PAM4_SD_THR_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0P03_RSVD_0P03_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P03_RSVD_0P03_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0P04 */
#define NIC0_SERDES0_LANE1_REGISTER_0P04_RSVD_0P04_04_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P04_RSVD_0P04_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P04_DFE_INIT_VAL_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P04_DFE_INIT_VAL_MASK 0xFE0
#define NIC0_SERDES0_LANE1_REGISTER_0P04_SD_PERIOD_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P04_SD_PERIOD_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P05 */
#define NIC0_SERDES0_LANE1_REGISTER_0P05_RSVD_0P05_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P05_RSVD_0P05_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0P05_KP_S4_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P05_KP_S4_MASK 0x700
#define NIC0_SERDES0_LANE1_REGISTER_0P05_RSVD_0P05_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P05_RSVD_0P05_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0P06 */
#define NIC0_SERDES0_LANE1_REGISTER_0P06_KP_S6_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P06_KP_S6_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0P06_RSVD_0P06_06_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P06_RSVD_0P06_06_03_MASK 0x78
#define NIC0_SERDES0_LANE1_REGISTER_0P06_KP_S5_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P06_KP_S5_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0P06_RSVD_0P06_11_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P06_RSVD_0P06_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_0P06_ITERATION_COUNT_S4_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P06_ITERATION_COUNT_S4_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P07 */
#define NIC0_SERDES0_LANE1_REGISTER_0P07_RSVD_0P07_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P07_RSVD_0P07_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0P07_TIMER_MEAS_S6_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P07_TIMER_MEAS_S6_MASK 0x78
#define NIC0_SERDES0_LANE1_REGISTER_0P07_RSVD_0P07_10_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P07_RSVD_0P07_10_07_MASK 0x780
#define NIC0_SERDES0_LANE1_REGISTER_0P07_TIMER_MEAS_S5_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P07_TIMER_MEAS_S5_MASK 0x7800
#define NIC0_SERDES0_LANE1_REGISTER_0P07_RSVD_0P07_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P07_RSVD_0P07_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P08 */
#define NIC0_SERDES0_LANE1_REGISTER_0P08_RSVD_0P08_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P08_RSVD_0P08_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0P08_FREQ_INIT_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0P08_FREQ_INIT_MASK 0xFFE
#define NIC0_SERDES0_LANE1_REGISTER_0P08_RSVD_0P08_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P08_RSVD_0P08_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P09 */
#define NIC0_SERDES0_LANE1_REGISTER_0P09_ITERATION_COUNT_S6_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P09_ITERATION_COUNT_S6_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0P09_RSVD_0P09_07_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P09_RSVD_0P09_07_04_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0P09_DAC_SETTLING_PERIOD_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P09_DAC_SETTLING_PERIOD_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0P09_ITERATION_COUNT_S5_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P09_ITERATION_COUNT_S5_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P0A */
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_HF_PERIOD_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_HF_PERIOD_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_OVERFLOW_PERIOD_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_OVERFLOW_PERIOD_MASK 0x3E0
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_TIMER_MEAS_S7_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_TIMER_MEAS_S7_MASK 0x3C00
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_MU_MARGIN_S6_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P0A_MU_MARGIN_S6_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P0B */
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_HF_THR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_HF_THR_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_RSVD_0P0B_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_RSVD_0P0B_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_OVERFLOW_THR_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_OVERFLOW_THR_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_RSVD_0P0B_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P0B_RSVD_0P0B_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P0C */
#define NIC0_SERDES0_LANE1_REGISTER_0P0C_OVERFLOW_CNTR_UPPER_LIMIT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P0C_OVERFLOW_CNTR_UPPER_LIMIT_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P0D */
#define NIC0_SERDES0_LANE1_REGISTER_0P0D_OVERFLOW_CNTR_LOWER_LIMIT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P0D_OVERFLOW_CNTR_LOWER_LIMIT_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P0E */
#define NIC0_SERDES0_LANE1_REGISTER_0P0E_HF_CNTR_TARGET_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P0E_HF_CNTR_TARGET_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P0F */
#define NIC0_SERDES0_LANE1_REGISTER_0P0F_RSVD_0P0F_13_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P0F_RSVD_0P0F_13_00_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0P0F_EM_CNTR_RESET_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P0F_EM_CNTR_RESET_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P0F_DFE_FREEZE_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P0F_DFE_FREEZE_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P11 */
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP2_STATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP2_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P11_RSVD_0P11_07_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P11_RSVD_0P11_07_05_MASK 0xE0
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP1_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP1_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_SM_CONT_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_SM_CONT_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP2_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP2_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP1_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P11_PAM4_BP1_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P12 */
#define NIC0_SERDES0_LANE1_REGISTER_0P12_FORCE_SM_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P12_FORCE_SM_VAL_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P12_FORCE_SM_VAL_EN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P12_FORCE_SM_VAL_EN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0P12_DELTA_OW_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P12_DELTA_OW_MASK 0x1FC0
#define NIC0_SERDES0_LANE1_REGISTER_0P12_DELTA_OWEN_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P12_DELTA_OWEN_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0P12_CTH_OWEN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P12_CTH_OWEN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P12_THS_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P12_THS_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P13 */
#define NIC0_SERDES0_LANE1_REGISTER_0P13_RSVD_0P13_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P13_RSVD_0P13_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0P13_THS_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P13_THS_OW_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0P15 */
#define NIC0_SERDES0_LANE1_REGISTER_0P15_CTH_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P15_CTH_OW_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0P15_RSVD_0P15_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P15_RSVD_0P15_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P16 */
#define NIC0_SERDES0_LANE1_REGISTER_0P16_RSVD_0P16_06_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P16_RSVD_0P16_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P16_HF_CNTR_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P16_HF_CNTR_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P16_RSVD_0P16_13_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P16_RSVD_0P16_13_08_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P16_EM_BM1_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P16_EM_BM1_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P1F */
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_ADC_CAL_START_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_ADC_CAL_START_OW_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_ADC_CAL_START_OWEN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_ADC_CAL_START_OWEN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_FORCE_FREQ_OW_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_FORCE_FREQ_OW_MASK 0x1FFC
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_FORCE_FREQ_OWEN_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_FORCE_FREQ_OWEN_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_DTL_RELOAD_OW_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_DTL_RELOAD_OW_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_DTL_RELOAD_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P1F_DTL_RELOAD_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P20 */
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA3_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA3_OW_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA3_OWEN_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA3_OWEN_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA2_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA2_OW_MASK 0x18
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA2_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KTHETA2_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KP_OW_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KP_OW_MASK 0x1C0
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KP_OWEN_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KP_OWEN_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KF_OW_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KF_OW_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KF_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P20_KF_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0P20_MU_MARGIN_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P20_MU_MARGIN_OW_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0P20_MU_MARGIN_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P20_MU_MARGIN_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P21 */
#define NIC0_SERDES0_LANE1_REGISTER_0P21_RSVD_0P21_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P21_RSVD_0P21_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0P21_MARGIN_PAT_DIS_OW_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P21_MARGIN_PAT_DIS_OW_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0P21_MARGIN_PAT_DIS_OWEN_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P21_MARGIN_PAT_DIS_OWEN_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0P21_RX_PAM4_CTLE_OVER_VAL_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P21_RX_PAM4_CTLE_OVER_VAL_MASK 0x70
#define NIC0_SERDES0_LANE1_REGISTER_0P21_RX_PAM4_CTLE_OVER_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P21_RX_PAM4_CTLE_OVER_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P21_DAC_SEL_OW_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P21_DAC_SEL_OW_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0P21_DAC_SEL_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P21_DAC_SEL_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0P21_KTHETA4_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P21_KTHETA4_OW_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0P21_KTHETA4_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P21_KTHETA4_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P23 */
#define NIC0_SERDES0_LANE1_REGISTER_0P23_RSVD_0P23_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P23_RSVD_0P23_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0P23_PAM4_PHY_READY_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P23_PAM4_PHY_READY_OW_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0P23_PAM4_PHY_READY_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P23_PAM4_PHY_READY_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0P23_RSVD_0P23_15_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P23_RSVD_0P23_15_06_MASK 0xFFC0

/* NIC0_SERDES0_LANE1_REGISTER_0P24 */
#define NIC0_SERDES0_LANE1_REGISTER_0P24_PAM4_SIG_DET_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P24_PAM4_SIG_DET_OW_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0P24_PAM4_SIG_DET_OWEN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0P24_PAM4_SIG_DET_OWEN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0P24_RSVD_0P24_15_02_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P24_RSVD_0P24_15_02_MASK 0xFFFC

/* NIC0_SERDES0_LANE1_REGISTER_0P28 */
#define NIC0_SERDES0_LANE1_REGISTER_0P28_RSVD_0P28_04_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P28_RSVD_0P28_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P28_READ_DAC_SEL_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P28_READ_DAC_SEL_MASK 0x1E0
#define NIC0_SERDES0_LANE1_REGISTER_0P28_PAM4_CURRENT_STATE_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0P28_PAM4_CURRENT_STATE_MASK 0x3E00
#define NIC0_SERDES0_LANE1_REGISTER_0P28_PAM4_BP2_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P28_PAM4_BP2_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P28_PAM4_BP1_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P28_PAM4_BP1_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P2D */
#define NIC0_SERDES0_LANE1_REGISTER_0P2D_READ_STATE_CNTR_HIGH_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P2D_READ_STATE_CNTR_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P2E */
#define NIC0_SERDES0_LANE1_REGISTER_0P2E_READ_STATE_CNTR_LOW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P2E_READ_STATE_CNTR_LOW_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P2F */
#define NIC0_SERDES0_LANE1_REGISTER_0P2F_RSVD_0P2F_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P2F_RSVD_0P2F_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0P2F_READ_THS_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P2F_READ_THS_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0P32 */
#define NIC0_SERDES0_LANE1_REGISTER_0P32_READ_MINUS_MARGIN_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P32_READ_MINUS_MARGIN_MSB_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0P32_READ_PLUS_MARGIN_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P32_READ_PLUS_MARGIN_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0P33 */
#define NIC0_SERDES0_LANE1_REGISTER_0P33_RSVD_0P33_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P33_RSVD_0P33_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0P33_READ_MINUS_MARGIN_LSB_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P33_READ_MINUS_MARGIN_LSB_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0P36 */
#define NIC0_SERDES0_LANE1_REGISTER_0P36_READ_FIXED_PAT_PLUS_MARGIN_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P36_READ_FIXED_PAT_PLUS_MARGIN_MSB_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0P36_RSVD_0P36_11_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P36_RSVD_0P36_11_08_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_6_REACHED_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_6_REACHED_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_5_REACHED_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_5_REACHED_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_4_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_4_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_3_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P36_PAM4_BP_3_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P37 */
#define NIC0_SERDES0_LANE1_REGISTER_0P37_READ_FIXED_PAT_MINUS_MARGIN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P37_READ_FIXED_PAT_MINUS_MARGIN_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0P37_READ_FIXED_PAT_PLUS_MARGIN_LSB_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P37_READ_FIXED_PAT_PLUS_MARGIN_LSB_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P38 */
#define NIC0_SERDES0_LANE1_REGISTER_0P38_READ_EM_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P38_READ_EM_MASK 0x7FFF
#define NIC0_SERDES0_LANE1_REGISTER_0P38_RSVD_0P38_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P38_RSVD_0P38_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P40 */
#define NIC0_SERDES0_LANE1_REGISTER_0P40_READ_FM1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P40_READ_FM1_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P40_READ_DELTA_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P40_READ_DELTA_MASK 0x3F80
#define NIC0_SERDES0_LANE1_REGISTER_0P40_RSVD_0P40_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P40_RSVD_0P40_14_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P40_READ_PHY_READY_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P40_READ_PHY_READY_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P41 */
#define NIC0_SERDES0_LANE1_REGISTER_0P41_RSVD_0P41_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P41_RSVD_0P41_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA4_UPDATE_FLIP_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA4_UPDATE_FLIP_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA3_UPDATE_FLIP_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA3_UPDATE_FLIP_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA2_UPDATE_FLIP_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA2_UPDATE_FLIP_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0P41_RSVD_0P41_09_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P41_RSVD_0P41_09_05_MASK 0x3E0
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA4_UPDATE_MODE_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA4_UPDATE_MODE_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA3_UPDATE_MODE_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA3_UPDATE_MODE_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA2_UPDATE_MODE_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P41_THETA2_UPDATE_MODE_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0P41_RSVD_0P41_14_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P41_RSVD_0P41_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0P41_PAM4_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P41_PAM4_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P42 */
#define NIC0_SERDES0_LANE1_REGISTER_0P42_RX_GRAYCODE_EN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P42_RX_GRAYCODE_EN_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0P42_RX_PRECODE_EN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0P42_RX_PRECODE_EN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR8_EN_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR8_EN_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR7_EN_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR7_EN_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR6_EN_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR6_EN_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR5_EN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR5_EN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR4_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR4_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR3_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR3_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR2_EN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR2_EN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR1_EN_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0P42_CNTR1_EN_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_0P42_RSVD_0P42_15_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P42_RSVD_0P42_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE1_REGISTER_0P43 */
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PRBS_SYNC_CNTR_RESET_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PRBS_SYNC_CNTR_RESET_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_PRBS_AUTO_SYNC_EN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_PRBS_AUTO_SYNC_EN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_PRBS_FORCE_RELOAD_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_PRBS_FORCE_RELOAD_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PU_PRBS_SYNC_CHKR_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PU_PRBS_SYNC_CHKR_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PU_PRBS_CHKR_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PU_PRBS_CHKR_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PRBS_MODE_SEL_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PRBS_MODE_SEL_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_DATA_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_DATA_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_DATA_FW_FLIP_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_DATA_FW_FLIP_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PRBS_CHECK_CNTR_RESET_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0P43_PRBS_CHECK_CNTR_RESET_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RSVD_0P43_14_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RSVD_0P43_14_10_MASK 0x7C00
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_SWAP_MSB_LSB_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P43_RX_SWAP_MSB_LSB_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P44 */
#define NIC0_SERDES0_LANE1_REGISTER_0P44_RSVD_0P44_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P44_RSVD_0P44_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0P44_PRBS_SYNC_LOSS_THR_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P44_PRBS_SYNC_LOSS_THR_MASK 0xFC
#define NIC0_SERDES0_LANE1_REGISTER_0P44_PRBS_MISMATCH_THR_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P44_PRBS_MISMATCH_THR_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0P45 */
#define NIC0_SERDES0_LANE1_REGISTER_0P45_RX_ASIC_DATA_FLIP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P45_RX_ASIC_DATA_FLIP_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0P45_RSVD_0P45_02_01_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0P45_RSVD_0P45_02_01_MASK 0x6
#define NIC0_SERDES0_LANE1_REGISTER_0P45_FIXED_PAT_MODE_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P45_FIXED_PAT_MODE_MASK 0x78
#define NIC0_SERDES0_LANE1_REGISTER_0P45_RSVD_0P45_09_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P45_RSVD_0P45_09_07_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0P45_PRBS_PAT_CNTR_RESET_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P45_PRBS_PAT_CNTR_RESET_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0P45_PRBS_SYNC_THR_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P45_PRBS_SYNC_THR_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0P46 */
#define NIC0_SERDES0_LANE1_REGISTER_0P46_THETA2_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P46_THETA2_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P46_THETA2_ACC_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P46_THETA2_ACC_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P46_PH1_ACC_OW_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P46_PH1_ACC_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0P46_PH1_ACC_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P46_PH1_ACC_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P47 */
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA4_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA4_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA4_ACC_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA4_ACC_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA3_ACC_OW_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA3_ACC_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA3_ACC_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P47_THETA3_ACC_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P48 */
#define NIC0_SERDES0_LANE1_REGISTER_0P48_AGC_SETTING2_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P48_AGC_SETTING2_MSB_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0P48_AGC_SETTING1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0P48_AGC_SETTING1_MASK 0x3F0
#define NIC0_SERDES0_LANE1_REGISTER_0P48_AGC_SETTING0_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P48_AGC_SETTING0_MASK 0xFC00

/* NIC0_SERDES0_LANE1_REGISTER_0P49 */
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING5_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING5_MSB_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING4_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING4_MASK 0xFC
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING3_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING3_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING2_LSB_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P49_AGC_SETTING2_LSB_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P4A */
#define NIC0_SERDES0_LANE1_REGISTER_0P4A_AGC_SETTING7_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P4A_AGC_SETTING7_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P4A_AGC_SETTING6_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P4A_AGC_SETTING6_MASK 0xFC0
#define NIC0_SERDES0_LANE1_REGISTER_0P4A_AGC_SETTING5_LSB_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P4A_AGC_SETTING5_LSB_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0P4B */
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_SD_CNTR_LIMIT_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_SD_CNTR_LIMIT_MSB_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_RX_FREQ_EN_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_RX_FREQ_EN_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_TOP_ROTR_EN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_TOP_ROTR_EN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_DTL_LOST_LOCK_MODE_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_DTL_LOST_LOCK_MODE_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_RSVD_0P4B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P4B_RSVD_0P4B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P4C */
#define NIC0_SERDES0_LANE1_REGISTER_0P4C_RSVD_0P4C_06_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P4C_RSVD_0P4C_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P4C_SD_CNTR_LIMIT_LSB_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P4C_SD_CNTR_LIMIT_LSB_MASK 0xFF80

/* NIC0_SERDES0_LANE1_REGISTER_0P4E */
#define NIC0_SERDES0_LANE1_REGISTER_0P4E_RX_PRBS_ERR_CHKR_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P4E_RX_PRBS_ERR_CHKR_MSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P4F */
#define NIC0_SERDES0_LANE1_REGISTER_0P4F_RX_PRBS_ERR_CHKR_LSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P4F_RX_PRBS_ERR_CHKR_LSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P50 */
#define NIC0_SERDES0_LANE1_REGISTER_0P50_PRBS_READ_SYNC_ERR_CNTR_MSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P50_PRBS_READ_SYNC_ERR_CNTR_MSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P51 */
#define NIC0_SERDES0_LANE1_REGISTER_0P51_PRBS_READ_SYNC_ERR_CNTR_LSB_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P51_PRBS_READ_SYNC_ERR_CNTR_LSB_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P6A */
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_RSVD_0P6A_06_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_RSVD_0P6A_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_READ_SIG_DET_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_READ_SIG_DET_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_RSVD_0P6A_14_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_RSVD_0P6A_14_08_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_RX_READ_PHY_READY_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P6A_RX_READ_PHY_READY_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P6C */
#define NIC0_SERDES0_LANE1_REGISTER_0P6C_READ_THETA2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P6C_READ_THETA2_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P6C_RSVD_0P6C_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P6C_RSVD_0P6C_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P6C_READ_PH1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P6C_READ_PH1_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0P6D */
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_READ_THETA4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_READ_THETA4_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_RSVD_0P6D_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_RSVD_0P6D_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_READ_THETA3_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_READ_THETA3_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_PRBS_SYNC_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P6D_PRBS_SYNC_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P6E */
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_RSVD_0P6E_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_RSVD_0P6E_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_READOUT_CAPTURE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_READOUT_CAPTURE_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_READOUT_SYNC_EN_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_READOUT_SYNC_EN_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_RSVD_0P6E_15_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0P6E_RSVD_0P6E_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE1_REGISTER_0P73 */
#define NIC0_SERDES0_LANE1_REGISTER_0P73_READ_FREQ_ACC_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P73_READ_FREQ_ACC_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0P73_RSVD_0P73_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0P73_RSVD_0P73_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0P74 */
#define NIC0_SERDES0_LANE1_REGISTER_0P74_READ_PH_WANDER_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P74_READ_PH_WANDER_MASK 0x7FFF
#define NIC0_SERDES0_LANE1_REGISTER_0P74_CORR_CNTR_FREEZE_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P74_CORR_CNTR_FREEZE_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P79 */
#define NIC0_SERDES0_LANE1_REGISTER_0P79_RSVD_0P79_12_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P79_RSVD_0P79_12_00_MASK 0x1FFF
#define NIC0_SERDES0_LANE1_REGISTER_0P79_TED_QUAL_OFF_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P79_TED_QUAL_OFF_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0P79_TED12_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P79_TED12_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P79_RSVD_0P79_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P79_RSVD_0P79_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P80 */
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP6_STATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP6_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P80_RSVD_0P80_06_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P80_RSVD_0P80_06_05_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP6_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP6_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP5_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP5_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0P80_RSVD_0P80_14_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P80_RSVD_0P80_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP5_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P80_PAM4_BP5_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P81 */
#define NIC0_SERDES0_LANE1_REGISTER_0P81_COUNT_0_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P81_COUNT_0_OW_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P82 */
#define NIC0_SERDES0_LANE1_REGISTER_0P82_COUNT_POS_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P82_COUNT_POS_OW_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0P83 */
#define NIC0_SERDES0_LANE1_REGISTER_0P83_RSVD_0P83_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P83_RSVD_0P83_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0P83_C_PLUS_MARGIN_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0P83_C_PLUS_MARGIN_OW_MASK 0x7FF8
#define NIC0_SERDES0_LANE1_REGISTER_0P83_RSVD_0P83_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P83_RSVD_0P83_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P8F */
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP4_STATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP4_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_RSVD_0P8F_06_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_RSVD_0P8F_06_05_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP4_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP4_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP3_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP3_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_RSVD_0P8F_14_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_RSVD_0P8F_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP3_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P8F_PAM4_BP3_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P94 */
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_F1_FGT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_F1_FGT_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_LEV_UPDATE_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_LEV_UPDATE_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_POL_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_POL_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_F0_FGT_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_F0_FGT_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_QUALI_MODE_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_QUALI_MODE_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_DTL_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0P94_MM_DTL_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0P95 */
#define NIC0_SERDES0_LANE1_REGISTER_0P95_MM_QUANT_LEV1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P95_MM_QUANT_LEV1_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P95_RSVD_0P95_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P95_RSVD_0P95_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0P95_MM_QUANT_LEV0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P95_MM_QUANT_LEV0_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P95_RSVD_0P95_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P95_RSVD_0P95_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P96 */
#define NIC0_SERDES0_LANE1_REGISTER_0P96_MM_QUANT_LEV3_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P96_MM_QUANT_LEV3_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P96_RSVD_0P96_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P96_RSVD_0P96_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0P96_MM_QUANT_LEV2_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P96_MM_QUANT_LEV2_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P96_RSVD_0P96_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P96_RSVD_0P96_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P97 */
#define NIC0_SERDES0_LANE1_REGISTER_0P97_MM_QUANT_LEV5_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P97_MM_QUANT_LEV5_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P97_RSVD_0P97_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P97_RSVD_0P97_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0P97_MM_QUANT_LEV4_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P97_MM_QUANT_LEV4_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P97_RSVD_0P97_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P97_RSVD_0P97_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P98 */
#define NIC0_SERDES0_LANE1_REGISTER_0P98_MM_QUANT_LEV7_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P98_MM_QUANT_LEV7_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P98_RSVD_0P98_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P98_RSVD_0P98_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0P98_MM_QUANT_LEV6_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P98_MM_QUANT_LEV6_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P98_RSVD_0P98_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P98_RSVD_0P98_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P99 */
#define NIC0_SERDES0_LANE1_REGISTER_0P99_MM_QUANT_LEV9_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P99_MM_QUANT_LEV9_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P99_RSVD_0P99_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P99_RSVD_0P99_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0P99_MM_QUANT_LEV8_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P99_MM_QUANT_LEV8_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P99_RSVD_0P99_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P99_RSVD_0P99_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P9A */
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_MM_QUANT_LEV11_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_MM_QUANT_LEV11_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_RSVD_0P9A_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_RSVD_0P9A_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_MM_QUANT_LEV10_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_MM_QUANT_LEV10_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_RSVD_0P9A_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P9A_RSVD_0P9A_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0P9B */
#define NIC0_SERDES0_LANE1_REGISTER_0P9B_RSVD_0P9B_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0P9B_RSVD_0P9B_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0P9B_MM_QUANT_LEV12_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0P9B_MM_QUANT_LEV12_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0P9B_RSVD_0P9B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0P9B_RSVD_0P9B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0PA0 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_SPEED_MODE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_SPEED_MODE_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_PAM4_TEST_PAT_MODE_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_PAM4_TEST_PAT_MODE_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_RSVD_0PA0_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_RSVD_0PA0_04_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_ANA_OUT_FLIP_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_ANA_OUT_FLIP_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_RSVD_0PA0_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_RSVD_0PA0_06_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_DATA_POL_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_DATA_POL_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_MODE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_MODE_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_GEN_ERR_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_GEN_ERR_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_GEN_EN_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_GEN_EN_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_RSVD_0PA0_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_RSVD_0PA0_12_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PAM4_TEST_EN_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PAM4_TEST_EN_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_CLK_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_PRBS_CLK_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_TEST_DATA_SRC_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PA0_TX_TEST_DATA_SRC_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PA1 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA1_TX_TEST_PAT_3_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA1_TX_TEST_PAT_3_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0PA2 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA2_TX_TEST_PAT_2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA2_TX_TEST_PAT_2_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0PA3 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA3_TX_TEST_PAT_1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA3_TX_TEST_PAT_1_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0PA4 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA4_TX_TEST_PAT_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA4_TX_TEST_PAT_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0PA5 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA5_TX_PRE_2_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA5_TX_PRE_2_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PA5_TX_PRE_2_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PA5_TX_PRE_2_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PA6 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA6_TX_PRE_2_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA6_TX_PRE_2_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PA6_TX_PRE_2_3X_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PA6_TX_PRE_2_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PA7 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA7_TX_PRE_1_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA7_TX_PRE_1_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PA7_TX_PRE_1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PA7_TX_PRE_1_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PA8 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA8_TX_PRE_1_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA8_TX_PRE_1_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PA8_TX_PRE_1_3X_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PA8_TX_PRE_1_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PA9 */
#define NIC0_SERDES0_LANE1_REGISTER_0PA9_TX_MAIN_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PA9_TX_MAIN_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PA9_TX_MAIN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PA9_TX_MAIN_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PAA */
#define NIC0_SERDES0_LANE1_REGISTER_0PAA_TX_MAIN_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PAA_TX_MAIN_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PAA_TX_MAIN_3X_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PAA_TX_MAIN_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PAB */
#define NIC0_SERDES0_LANE1_REGISTER_0PAB_TX_POST_1_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PAB_TX_POST_1_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PAB_TX_POST_1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PAB_TX_POST_1_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PAC */
#define NIC0_SERDES0_LANE1_REGISTER_0PAC_TX_POST_1_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PAC_TX_POST_1_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PAC_TX_POST_1_3X_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PAC_TX_POST_1_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PAD */
#define NIC0_SERDES0_LANE1_REGISTER_0PAD_TX_POST_2_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PAD_TX_POST_2_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PAD_TX_POST_2_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PAD_TX_POST_2_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PAE */
#define NIC0_SERDES0_LANE1_REGISTER_0PAE_TX_POST_2_3X_COMP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PAE_TX_POST_2_3X_COMP_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PAE_TX_POST_2_3X_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PAE_TX_POST_2_3X_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PAF */
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_RSVD_0PAF_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_RSVD_0PAF_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE2_SCALE_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE2_SCALE_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE1_SCALE_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE1_SCALE_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_MAIN_SCALE_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_MAIN_SCALE_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST1_SCALE_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST1_SCALE_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST2_SCALE_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST2_SCALE_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_RSVD_0PAF_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_RSVD_0PAF_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRECODE_EN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRECODE_EN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_GRAYCODE_EN_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_GRAYCODE_EN_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_SWAP_MSB_LSB_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_SWAP_MSB_LSB_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE2_AUTO_SEL_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE2_AUTO_SEL_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE1_AUTO_SEL_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_PRE1_AUTO_SEL_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_MAIN_AUTO_SEL_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_MAIN_AUTO_SEL_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST1_AUTO_SEL_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST1_AUTO_SEL_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST2_AUTO_SEL_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PAF_TX_POST2_AUTO_SEL_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PB0 */
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_HALF_RATE_EN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_HALF_RATE_EN_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_MODE_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_MODE_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_RSVD_0PB0_09_02_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_RSVD_0PB0_09_02_MASK 0x3FC
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_PRBS_GERR_EN_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_PRBS_GERR_EN_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_PRBS_GEN_EN_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_PRBS_GEN_EN_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_RSVD_0PB0_13_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_RSVD_0PB0_13_12_MASK 0x3000
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_PRBS_CLK_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_TX_NRZ_PRBS_CLK_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_RSVD_0PB0_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PB0_RSVD_0PB0_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PB1 */
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST6_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST6_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST5_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST5_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST4_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST4_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST3_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PB1_TX_POST3_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PB2 */
#define NIC0_SERDES0_LANE1_REGISTER_0PB2_RSVD_0PB2_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PB2_RSVD_0PB2_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PB2_TX_POST8_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PB2_TX_POST8_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PB2_TX_POST7_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PB2_TX_POST7_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PB3 */
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_KR_SM_COEF_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_KR_SM_COEF_0_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_RSVD_0PB3_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_RSVD_0PB3_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_KR_SM_COEF_1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_KR_SM_COEF_1_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_RSVD_0PB3_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PB3_RSVD_0PB3_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0PC1 */
#define NIC0_SERDES0_LANE1_REGISTER_0PC1_AGC_DEGEN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PC1_AGC_DEGEN_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0PC1_RSVD_0PC1_15_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PC1_RSVD_0PC1_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PC3 */
#define NIC0_SERDES0_LANE1_REGISTER_0PC3_EOM_TEST_EN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PC3_EOM_TEST_EN_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PC3_EOM_DLL_CAL_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PC3_EOM_DLL_CAL_MASK 0xE
#define NIC0_SERDES0_LANE1_REGISTER_0PC3_EOM_DLL_CTRL_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PC3_EOM_DLL_CTRL_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0PC4 */
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL9_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL9_0_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL9_1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL9_1_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL8_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL8_0_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL8_1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PC4_DEGENDL8_1_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PC9 */
#define NIC0_SERDES0_LANE1_REGISTER_0PC9_VREF0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PC9_VREF0_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0PC9_EOM_MUX_CTRL_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PC9_EOM_MUX_CTRL_MASK 0x780
#define NIC0_SERDES0_LANE1_REGISTER_0PC9_RSVD_0PC9_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PC9_RSVD_0PC9_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0PCA */
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_HPF_MODE_SEL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_HPF_MODE_SEL_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_VCOMREFSEL_EX_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_VCOMREFSEL_EX_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_SKEF_VAL_MSB_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_SKEF_VAL_MSB_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_ATTN_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_ATTN_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_RSVD_0PCA_15_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PCA_RSVD_0PCA_15_05_MASK 0xFFE0

/* NIC0_SERDES0_LANE1_REGISTER_0PCC */
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_RSVD_0PCC_09_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_RSVD_0PCC_09_00_MASK 0x3FF
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN2TO1_4_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN2TO1_4_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN1TO2_4_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN1TO2_4_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN2TO1_3_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN2TO1_3_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN1TO2_3_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN1TO2_3_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN2TO1_2_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN2TO1_2_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN1TO2_2_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PCC_EN1TO2_2_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PCD */
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_RSVD_0PCD_06_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_RSVD_0PCD_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_REFCLK_SRC_SEL_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_REFCLK_SRC_SEL_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_VGAVDSAT_SUM3_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_VGAVDSAT_SUM3_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_VGAVDSAT_MAIN3_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PCD_VGAVDSAT_MAIN3_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PCF */
#define NIC0_SERDES0_LANE1_REGISTER_0PCF_EOM_DLL_SEG_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PCF_EOM_DLL_SEG_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0PCF_RSVD_0PCF_15_02_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PCF_RSVD_0PCF_15_02_MASK 0xFFFC

/* NIC0_SERDES0_LANE1_REGISTER_0PD8 */
#define NIC0_SERDES0_LANE1_REGISTER_0PD8_RSVD_0PD8_13_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PD8_RSVD_0PD8_13_00_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0PD8_RSVD_0PD8_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PD8_RSVD_0PD8_14_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PD8_PU_ADCCAL_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PD8_PU_ADCCAL_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PD9 */
#define NIC0_SERDES0_LANE1_REGISTER_0PD9_ADC_ROW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PD9_ADC_ROW_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PD9_RSVD_0PD9_15_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PD9_RSVD_0PD9_15_04_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0PE5 */
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RSVD_0PE5_05_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RSVD_0PE5_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RX_TEST_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RX_TEST_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RX_VTSTGROUP_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RX_VTSTGROUP_MASK 0x1F80
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RX_TESTMODE_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PE5_RX_TESTMODE_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0PE6 */
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE4_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_03_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE3_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE3_MASK 0x70
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE2_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE2_MASK 0x700
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_11_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_EDGE1_MASK 0x7000
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PE6_RSVD_0PE6_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PE7 */
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_RSVD_0PE7_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_RSVD_0PE7_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_CALNBS_BOT_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_CALNBS_BOT_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_CALNBS_TOP_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_CALNBS_TOP_MASK 0x1C0
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_RSVD_0PE7_15_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PE7_RSVD_0PE7_15_09_MASK 0xFE00

/* NIC0_SERDES0_LANE1_REGISTER_0PE9 */
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_RSVD_0PE9_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_RSVD_0PE9_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_IDACZ_EYE_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_IDACZ_EYE_MASK 0x3E
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_IDACY_EYE_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_IDACY_EYE_MASK 0x7C0
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_IDACX_EYE_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PE9_IDACX_EYE_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0PEA */
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_RSVD_0PEA_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_RSVD_0PEA_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_EYE_EN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_EYE_EN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PU_CLKCOMPREG_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PU_CLKCOMPREG_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PU_CLKCOMP_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PU_CLKCOMP_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_RSVD_0PEA_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_RSVD_0PEA_04_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PU_ADC_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PU_ADC_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_VDACCLKPHASE0_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_VDACCLKPHASE0_MASK 0x1FC0
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PLL_BIAS0_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PEA_PLL_BIAS0_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0PEB */
#define NIC0_SERDES0_LANE1_REGISTER_0PEB_RSVD_0PEB_08_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PEB_RSVD_0PEB_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE1_REGISTER_0PEB_VREFVDDINTP3_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PEB_VREFVDDINTP3_MASK 0x1E00
#define NIC0_SERDES0_LANE1_REGISTER_0PEB_RSVD_0PEB_15_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PEB_RSVD_0PEB_15_13_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0PEC */
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RSVD_0PEC_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RSVD_0PEC_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_DACBIAS0_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_DACBIAS0_MASK 0x70
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_DACBIAS1_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_DACBIAS1_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RSVD_0PEC_11_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RSVD_0PEC_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_EXRESET_INTP_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_EXRESET_INTP_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RSVD_0PEC_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RSVD_0PEC_13_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RX_DCC_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_RX_DCC_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_PU_INTP_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PEC_PU_INTP_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PED */
#define NIC0_SERDES0_LANE1_REGISTER_0PED_SKEF_ADDCAP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PED_SKEF_ADDCAP_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0PED_SKEF_VAL_LSB_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PED_SKEF_VAL_LSB_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_0PED_SKEF_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PED_SKEF_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0PED_RSVD_0PED_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PED_RSVD_0PED_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0PED_DEGENDL7_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PED_DEGENDL7_0_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PED_DEGENDL7_1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PED_DEGENDL7_1_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PEE */
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL6_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL6_0_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL6_1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL6_1_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL5_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL5_0_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL5_1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PEE_DEGENDL5_1_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PEF */
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL4_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL4_0_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL4_1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL4_1_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL3_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL3_0_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL3_1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PEF_DEGENDL3_1_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF0 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL2_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL2_0_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL2_1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL2_1_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL1_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL1_0_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL1_1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF0_DEGENDL1_1_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF1 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX4_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX3_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX3_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX2_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX2_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX1_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_POL_MUX1_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_DEGENSUM_SUM4_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_DEGENSUM_SUM4_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_DEGENMAIN_SUM4_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_DEGENMAIN_SUM4_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_DEGENSUM1_SUM1_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF1_DEGENSUM1_SUM1_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF2 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENSUM0_SUM3_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENSUM0_SUM3_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENSUM1_SUM3_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENSUM1_SUM3_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENMAIN0_SUM3_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENMAIN0_SUM3_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENMAIN1_SUM3_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF2_DEGENMAIN1_SUM3_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF3 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENMAIN1_SUM2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENMAIN1_SUM2_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENSUM0_SUM2_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENSUM0_SUM2_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENSUM1_SUM2_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENSUM1_SUM2_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENMAIN0_SUM2_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF3_DEGENMAIN0_SUM2_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF4 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_AGCGAIN2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_AGCGAIN2_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_RSVD_0PF4_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_RSVD_0PF4_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_AGCGAIN1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_AGCGAIN1_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_RSVD_0PF4_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PF4_RSVD_0PF4_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PF5 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_DEGENMAIN0_SUM1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_DEGENMAIN0_SUM1_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_DEGENMAIN1_SUM1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_DEGENMAIN1_SUM1_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_DEGENSUM0_SUM1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_DEGENSUM0_SUM1_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_RSVD_0PF5_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF5_RSVD_0PF5_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF6 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_RSVD_0PF6_05_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_RSVD_0PF6_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_VREFAGCREG_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_VREFAGCREG_MASK 0x1C0
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_RSVD_0PF6_10_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_RSVD_0PF6_10_09_MASK 0x600
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_AGCOFFSETLPF_EN_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_AGCOFFSETLPF_EN_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_VGAVDSAT_DL_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF6_VGAVDSAT_DL_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PF7 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_RSVD_0PF7_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_RSVD_0PF7_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_VGAVDSAT_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_VGAVDSAT_MASK 0x78
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_VAGCBUFDAC_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_VAGCBUFDAC_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_VCASGA5X_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_VCASGA5X_MASK 0x1C00
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_CTLE_CM2_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PF7_CTLE_CM2_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0PF8 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_RSVD_0PF8_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_RSVD_0PF8_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_CTLE_CM1_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_CTLE_CM1_MASK 0xE
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_RSVD_0PF8_09_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_RSVD_0PF8_09_04_MASK 0x3F0
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_AC_COUPLE_EN_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_AC_COUPLE_EN_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_PMOS_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_PMOS_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_RSVD_0PF8_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_RSVD_0PF8_12_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_AGCDL2_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_AGCDL2_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_AGCDL1_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_AGCDL1_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_AGC_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0PF8_PU_AGC_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0PF9 */
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_PU_ACJTAG_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_PU_ACJTAG_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_IDAC_ACJTAG_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_IDAC_ACJTAG_MASK 0x6
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RX_PLL_TEST_EN_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RX_PLL_TEST_EN_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RX_PLL_VTSTGROUP_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RX_PLL_VTSTGROUP_MASK 0x1F0
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RX_PLL_TESTMODE_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RX_PLL_TESTMODE_MASK 0xE00
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RSVD_0PF9_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PF9_RSVD_0PF9_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0PFA */
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RSVD_0PFA_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RSVD_0PFA_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RX_VREFPDET_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RX_VREFPDET_MASK 0xE
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RSVD_0PFA_06_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RSVD_0PFA_06_04_MASK 0x70
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RX_VREFVCOBUF_MA_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RX_VREFVCOBUF_MA_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RSVD_0PFA_12_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RSVD_0PFA_12_10_MASK 0x1C00
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RX_VVCOREG3_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PFA_RX_VVCOREG3_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0PFB */
#define NIC0_SERDES0_LANE1_REGISTER_0PFB_RSVD_0PFB_04_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PFB_RSVD_0PFB_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0PFB_RX_VPLLPMP2_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PFB_RX_VPLLPMP2_MASK 0xE0
#define NIC0_SERDES0_LANE1_REGISTER_0PFB_RSVD_0PFB_15_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0PFB_RSVD_0PFB_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0PFC */
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RSVD_0PFC_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RSVD_0PFC_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RX_BYPASS_PLLPMP_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RX_BYPASS_PLLPMP_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RSVD_0PFC_04_02_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RSVD_0PFC_04_02_MASK 0x1C
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RX_BYPASS_DIV2PI_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RX_BYPASS_DIV2PI_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RSVD_0PFC_08_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RSVD_0PFC_08_06_MASK 0x1C0
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RX_PLL_VCO_RANGE_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PFC_RX_PLL_VCO_RANGE_MASK 0xFE00

/* NIC0_SERDES0_LANE1_REGISTER_0PFD */
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_RX_VCO_CURRENT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_RX_VCO_CURRENT_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_RX_CHARGE_PUMP_CUR_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_RX_CHARGE_PUMP_CUR_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_PU_RX_PLL_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_PU_RX_PLL_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_RX_PLL_N_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PFD_RX_PLL_N_MASK 0xFF80

/* NIC0_SERDES0_LANE1_REGISTER_0PFE */
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RSVD_0PFE_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RSVD_0PFE_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_RZ_SEL_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_RZ_SEL_MASK 0x6
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_R2_SEL_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_R2_SEL_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_CZ_SEL_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_CZ_SEL_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_C3_SEL_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_C3_SEL_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_C2_SEL_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RX_LPF_C2_SEL_MASK 0x180
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RSVD_0PFE_15_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0PFE_RSVD_0PFE_15_09_MASK 0xFE00

/* NIC0_SERDES0_LANE1_REGISTER_0PFF */
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RSVD_0PFF_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RSVD_0PFF_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_ADC_MA_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_ADC_MA_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_INTP_MA_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_INTP_MA_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RSVD_0PFF_04_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RSVD_0PFF_04_03_MASK 0x18
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_AGC_MA_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_AGC_MA_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RSVD_0PFF_11_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RSVD_0PFF_11_06_MASK 0xFC0
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_RX_BG_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_PU_RX_BG_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RX_VBG_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0PFF_RX_VBG_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0N00 */
#define NIC0_SERDES0_LANE1_REGISTER_0N00_DFE_INIT_1_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N00_DFE_INIT_1_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N00_RSVD_0N00_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N00_RSVD_0N00_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N01 */
#define NIC0_SERDES0_LANE1_REGISTER_0N01_TLOOP_CONST_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N01_TLOOP_CONST_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N01_DELTA_MIN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N01_DELTA_MIN_MASK 0x3F80
#define NIC0_SERDES0_LANE1_REGISTER_0N01_DELTA_ADAPT_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N01_DELTA_ADAPT_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0N01_ADC_RECAL_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N01_ADC_RECAL_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N02 */
#define NIC0_SERDES0_LANE1_REGISTER_0N02_AGC_PERIOD_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N02_AGC_PERIOD_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0N02_TARGET_CTRL_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0N02_TARGET_CTRL_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0N03 */
#define NIC0_SERDES0_LANE1_REGISTER_0N03_RX_NRZ_SD_THR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N03_RX_NRZ_SD_THR_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0N03_RSVD_0N03_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N03_RSVD_0N03_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0N04 */
#define NIC0_SERDES0_LANE1_REGISTER_0N04_RX_SD_CROSSOVER_COUNT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N04_RX_SD_CROSSOVER_COUNT_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N04_RX_SD_CLK_CYCLES_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N04_RX_SD_CLK_CYCLES_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N05 */
#define NIC0_SERDES0_LANE1_REGISTER_0N05_TIMER4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N05_TIMER4_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0N06 */
#define NIC0_SERDES0_LANE1_REGISTER_0N06_RSVD_0N06_11_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N06_RSVD_0N06_11_00_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N06_ITR_CNT4_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N06_ITR_CNT4_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N07 */
#define NIC0_SERDES0_LANE1_REGISTER_0N07_DFE_INIT_2_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N07_DFE_INIT_2_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N07_RSVD_0N07_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N07_RSVD_0N07_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N08 */
#define NIC0_SERDES0_LANE1_REGISTER_0N08_MEAS_TIMER7_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N08_MEAS_TIMER7_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0N08_MEAS_TIMER6_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0N08_MEAS_TIMER6_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0N08_MEAS_TIMER5_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N08_MEAS_TIMER5_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_0N08_ITR_CNT5_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N08_ITR_CNT5_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N09 */
#define NIC0_SERDES0_LANE1_REGISTER_0N09_RSVD_0N09_14_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N09_RSVD_0N09_14_00_MASK 0x7FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N09_EM_MODE_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N09_EM_MODE_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N0B */
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP2_STATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP2_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_RSVD_0N0B_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_RSVD_0N0B_05_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_RX_DFE_OVER_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_RX_DFE_OVER_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP2_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP2_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP1_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP1_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_RSVD_0N0B_14_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_RSVD_0N0B_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP1_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N0B_NRZ_BP1_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N0C */
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_RSVD_0N0C_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_RSVD_0N0C_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_NRZ_PHY_READY_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_NRZ_PHY_READY_OW_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_NRZ_PHY_READY_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_NRZ_PHY_READY_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_RSVD_0N0C_14_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_RSVD_0N0C_14_06_MASK 0x7FC0
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_NRZ_SM_CONT_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N0C_NRZ_SM_CONT_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N0D */
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_DELTA_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_DELTA_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_RSVD_0N0D_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_RSVD_0N0D_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_NRZ_CURRENT_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_NRZ_CURRENT_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_RSVD_0N0D_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_RSVD_0N0D_13_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_NRZ_BP2_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_NRZ_BP2_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_NRZ_BP1_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N0D_NRZ_BP1_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N27 */
#define NIC0_SERDES0_LANE1_REGISTER_0N27_READ_FIXED_PAT_PLUS_MARGIN_BIT_11_8_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N27_READ_FIXED_PAT_PLUS_MARGIN_BIT_11_8_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0N27_READ_CTH_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0N27_READ_CTH_MASK 0xFFF0

/* NIC0_SERDES0_LANE1_REGISTER_0N28 */
#define NIC0_SERDES0_LANE1_REGISTER_0N28_READ_FIXED_PAT_MINUS_MARGIN_BIT_11_4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N28_READ_FIXED_PAT_MINUS_MARGIN_BIT_11_4_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0N28_READ_FIXED_PAT_PLUS_MARGIN_BIT_7_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N28_READ_FIXED_PAT_PLUS_MARGIN_BIT_7_0_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0N29 */
#define NIC0_SERDES0_LANE1_REGISTER_0N29_RSVD_0N29_11_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N29_RSVD_0N29_11_00_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N29_READ_FIXED_PAT_MINUS_MARGIN_BIT_3_0_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N29_READ_FIXED_PAT_MINUS_MARGIN_BIT_3_0_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N2A */
#define NIC0_SERDES0_LANE1_REGISTER_0N2A_RX_READ_EM_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N2A_RX_READ_EM_MASK 0x7FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N2A_RSVD_0N2A_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N2A_RSVD_0N2A_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N2B */
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RX_DFE_TAP_1_CURR_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RX_DFE_TAP_1_CURR_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RSVD_0N2B_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RSVD_0N2B_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RSVD_0N2B_14_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RSVD_0N2B_14_08_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RSVD_0N2B_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N2B_RSVD_0N2B_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N2C */
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RX_DFE_TAP_3_CURR_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RX_DFE_TAP_3_CURR_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RSVD_0N2C_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RSVD_0N2C_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RX_DFE_TAP_2_CURR_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RX_DFE_TAP_2_CURR_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RSVD_0N2C_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N2C_RSVD_0N2C_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N2E */
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_NRZ_READ_PHY_READY_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_NRZ_READ_PHY_READY_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_NRZ_READ_SIG_DET_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_NRZ_READ_SIG_DET_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_05_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_05_04_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_06_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_READ_KF_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_READ_KF_MASK 0x180
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_11_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_11_09_MASK 0xE00
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_READ_KP_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_READ_KP_MASK 0x7000
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N2E_RSVD_0N2E_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N3B */
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RSVD_0N3B_04_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RSVD_0N3B_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_FREQ_OVER_VAL_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_FREQ_OVER_VAL_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_FREQ_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_FREQ_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_PH_K_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_PH_K_VAL_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_PH_K_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_PH_K_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RSVD_0N3B_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RSVD_0N3B_11_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_BW_OVER_VAL_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_BW_OVER_VAL_MASK 0x7000
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_BW_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N3B_RX_CDR_OVER_BW_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N4D */
#define NIC0_SERDES0_LANE1_REGISTER_0N4D_NRZ_FREQ_INIT1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N4D_NRZ_FREQ_INIT1_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0N4D_RSVD_0N4D_14_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N4D_RSVD_0N4D_14_11_MASK 0x7800
#define NIC0_SERDES0_LANE1_REGISTER_0N4D_RX_NRZ_CTLE_OVER_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N4D_RX_NRZ_CTLE_OVER_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N4E */
#define NIC0_SERDES0_LANE1_REGISTER_0N4E_NRZ_FREQ_INIT2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N4E_NRZ_FREQ_INIT2_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0N4E_RX_NRZ_CTLE_OVER_VAL_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N4E_RX_NRZ_CTLE_OVER_VAL_MASK 0x3800
#define NIC0_SERDES0_LANE1_REGISTER_0N4E_RSVD_0N4E_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N4E_RSVD_0N4E_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N4F */
#define NIC0_SERDES0_LANE1_REGISTER_0N4F_EM_SEARCH_PARAM_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N4F_EM_SEARCH_PARAM_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N4F_DAC_SEL_OW_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N4F_DAC_SEL_OW_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N50 */
#define NIC0_SERDES0_LANE1_REGISTER_0N50_EM_THR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N50_EM_THR_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N50_RSVD_0N50_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N50_RSVD_0N50_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N5D */
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RX_DFE_TAP_2_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RX_DFE_TAP_2_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RSVD_0N5D_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RSVD_0N5D_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RX_DFE_TAP_1_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RX_DFE_TAP_1_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RSVD_0N5D_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N5D_RSVD_0N5D_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N5E */
#define NIC0_SERDES0_LANE1_REGISTER_0N5E_RSVD_0N5E_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N5E_RSVD_0N5E_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0N5E_RX_DFE_TAP_3_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N5E_RX_DFE_TAP_3_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N5E_RSVD_0N5E_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N5E_RSVD_0N5E_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N60 */
#define NIC0_SERDES0_LANE1_REGISTER_0N60_TLOOP_CTRL4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N60_TLOOP_CTRL4_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N60_RSVD_0N60_13_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N60_RSVD_0N60_13_12_MASK 0x3000
#define NIC0_SERDES0_LANE1_REGISTER_0N60_NRZ_SIG_DET_OW_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N60_NRZ_SIG_DET_OW_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0N60_NRZ_SIG_DET_OW_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N60_NRZ_SIG_DET_OW_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N61 */
#define NIC0_SERDES0_LANE1_REGISTER_0N61_NRZ_THETA2_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N61_NRZ_THETA2_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N61_NRZ_THETA2_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N61_NRZ_THETA2_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N61_RSVD_0N61_09_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N61_RSVD_0N61_09_08_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_0N61_PRBS_CHKR_EN_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0N61_PRBS_CHKR_EN_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0N61_RSVD_0N61_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N61_RSVD_0N61_11_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0N61_NRZ_PRBS_MODE_SEL_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N61_NRZ_PRBS_MODE_SEL_MASK 0x3000
#define NIC0_SERDES0_LANE1_REGISTER_0N61_PRBS_CHECK_FLIP_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N61_PRBS_CHECK_FLIP_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0N61_PRBS_CNTR_RESET_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N61_PRBS_CNTR_RESET_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N62 */
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA4_ACC_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA4_ACC_OW_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA4_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA4_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA3_ACC_OW_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA3_ACC_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA3_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N62_NRZ_THETA3_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N63 */
#define NIC0_SERDES0_LANE1_REGISTER_0N63_PH_OUT2_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N63_PH_OUT2_OW_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N63_NRZ_THETA2_UPDATE_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N63_NRZ_THETA2_UPDATE_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N63_RSVD_0N63_15_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N63_RSVD_0N63_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0N64 */
#define NIC0_SERDES0_LANE1_REGISTER_0N64_PH_OUT4_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N64_PH_OUT4_OW_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N64_NRZ_THETA4_UPDATE_FLIP_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N64_NRZ_THETA4_UPDATE_FLIP_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N64_PH_OUT3_OW_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N64_PH_OUT3_OW_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N64_NRZ_THETA3_UPDATE_FLIP_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N64_NRZ_THETA3_UPDATE_FLIP_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N65 */
#define NIC0_SERDES0_LANE1_REGISTER_0N65_RSVD_0N65_04_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N65_RSVD_0N65_04_00_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0N65_NRZ_THETA4_UPDATE_MODE_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N65_NRZ_THETA4_UPDATE_MODE_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0N65_NRZ_THETA3_UPDATE_MODE_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N65_NRZ_THETA3_UPDATE_MODE_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0N65_NRZ_THETA2_UPDATE_MODE_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N65_NRZ_THETA2_UPDATE_MODE_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N65_RSVD_0N65_15_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N65_RSVD_0N65_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0N66 */
#define NIC0_SERDES0_LANE1_REGISTER_0N66_RX_NRZ_PRBS_READ_ERR_HIGH_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N66_RX_NRZ_PRBS_READ_ERR_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0N67 */
#define NIC0_SERDES0_LANE1_REGISTER_0N67_RX_NRZ_PRBS_READ_ERR_LOW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N67_RX_NRZ_PRBS_READ_ERR_LOW_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0N6E */
#define NIC0_SERDES0_LANE1_REGISTER_0N6E_READ_PH2_GRAY_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N6E_READ_PH2_GRAY_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N6E_RSVD_0N6E_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N6E_RSVD_0N6E_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N6E_NRZ_READ_PH1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N6E_NRZ_READ_PH1_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_0N6F */
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_READ_PH4_GRAY_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_READ_PH4_GRAY_VAL_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_RSVD_0N6F_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_RSVD_0N6F_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_READ_PH3_GRAY_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_READ_PH3_GRAY_VAL_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_RSVD_0N6F_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N6F_RSVD_0N6F_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N71 */
#define NIC0_SERDES0_LANE1_REGISTER_0N71_READ_THETA3_ACC_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N71_READ_THETA3_ACC_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0N71_RSVD_0N71_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N71_RSVD_0N71_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N71_READ_THETA2_ACC_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N71_READ_THETA2_ACC_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N71_RSVD_0N71_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N71_RSVD_0N71_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N72 */
#define NIC0_SERDES0_LANE1_REGISTER_0N72_RSVD_0N72_05_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N72_RSVD_0N72_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0N72_RSVD_0N72_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N72_RSVD_0N72_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_0N72_READ_THETA4_ACC_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N72_READ_THETA4_ACC_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_0N72_RSVD_0N72_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N72_RSVD_0N72_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N73 */
#define NIC0_SERDES0_LANE1_REGISTER_0N73_READ_FREQ_ACCU_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N73_READ_FREQ_ACCU_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0N73_RSVD_0N73_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N73_RSVD_0N73_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0N75 */
#define NIC0_SERDES0_LANE1_REGISTER_0N75_TLOOP_CTRL3_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N75_TLOOP_CTRL3_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0N75_TLOOP_CTRL2_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0N75_TLOOP_CTRL2_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_0N75_TLOOP_CTRL1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N75_TLOOP_CTRL1_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_0N75_RSVD_0N75_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N75_RSVD_0N75_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N76 */
#define NIC0_SERDES0_LANE1_REGISTER_0N76_CTLE_MAP_TABLE_3_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N76_CTLE_MAP_TABLE_3_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0N77 */
#define NIC0_SERDES0_LANE1_REGISTER_0N77_CTLE_MAP_TABLE_2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N77_CTLE_MAP_TABLE_2_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0N78 */
#define NIC0_SERDES0_LANE1_REGISTER_0N78_CTLE_MAP_TABLE_1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N78_CTLE_MAP_TABLE_1_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_0N79 */
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_HALF_RATE_EN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_HALF_RATE_EN_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RSVD_0N79_04_01_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RSVD_0N79_04_01_MASK 0x1E
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_NRZ_MODE_EN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_NRZ_MODE_EN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_25G_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_25G_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_SUB_RATE_MODE_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RX_SUB_RATE_MODE_MASK 0x180
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RSVD_0N79_15_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0N79_RSVD_0N79_15_09_MASK 0xFE00

/* NIC0_SERDES0_LANE1_REGISTER_0N7A */
#define NIC0_SERDES0_LANE1_REGISTER_0N7A_RSVD_0N7A_12_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N7A_RSVD_0N7A_12_00_MASK 0x1FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N7A_SPEED_MODE_ST2_EN_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0N7A_SPEED_MODE_ST2_EN_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0N7A_SPEED_MODE_ST2_SEL_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N7A_SPEED_MODE_ST2_SEL_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N7D */
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP4_STATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP4_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_RSVD_0N7D_06_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_RSVD_0N7D_06_05_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP4_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP4_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP3_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP3_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_RSVD_0N7D_14_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_RSVD_0N7D_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP3_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N7D_NRZ_BP3_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N7E */
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP6_STATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP6_STATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_RSVD_0N7E_06_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_RSVD_0N7E_06_05_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP6_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP6_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP5_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP5_STATE_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_RSVD_0N7E_14_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_RSVD_0N7E_14_13_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP5_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N7E_NRZ_BP5_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N7F */
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_RSVD_0N7F_05_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_RSVD_0N7F_05_00_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_RSVD_0N7F_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_RSVD_0N7F_06_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_RSVD_0N7F_08_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_RSVD_0N7F_08_07_MASK 0x180
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_CTLE_READ_CURR_VAL_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_CTLE_READ_CURR_VAL_MASK 0xE00
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_DAC_SEL_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N7F_DAC_SEL_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N80 */
#define NIC0_SERDES0_LANE1_REGISTER_0N80_RSVD_0N80_08_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N80_RSVD_0N80_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE1_REGISTER_0N80_DELTA_MAX_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0N80_DELTA_MAX_MASK 0xFE00

/* NIC0_SERDES0_LANE1_REGISTER_0N81 */
#define NIC0_SERDES0_LANE1_REGISTER_0N81_NRZ_FREQ_INIT3_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N81_NRZ_FREQ_INIT3_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0N81_NRZ_SM_RESET_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N81_NRZ_SM_RESET_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0N81_RSVD_0N81_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N81_RSVD_0N81_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_0N82 */
#define NIC0_SERDES0_LANE1_REGISTER_0N82_NRZ_FREQ_INIT4_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N82_NRZ_FREQ_INIT4_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_0N82_RSVD_0N82_15_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0N82_RSVD_0N82_15_11_MASK 0xF800

/* NIC0_SERDES0_LANE1_REGISTER_0N83 */
#define NIC0_SERDES0_LANE1_REGISTER_0N83_DFE_INIT_3_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N83_DFE_INIT_3_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N83_RSVD_0N83_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N83_RSVD_0N83_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N84 */
#define NIC0_SERDES0_LANE1_REGISTER_0N84_DFE_INIT_4_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N84_DFE_INIT_4_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N84_RSVD_0N84_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N84_RSVD_0N84_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N85 */
#define NIC0_SERDES0_LANE1_REGISTER_0N85_DFE_INIT_5_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N85_DFE_INIT_5_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N85_RSVD_0N85_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N85_RSVD_0N85_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N86 */
#define NIC0_SERDES0_LANE1_REGISTER_0N86_DFE_INIT_6_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N86_DFE_INIT_6_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N86_RSVD_0N86_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N86_RSVD_0N86_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N87 */
#define NIC0_SERDES0_LANE1_REGISTER_0N87_DFE_INIT_7_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N87_DFE_INIT_7_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N87_RSVD_0N87_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N87_RSVD_0N87_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N88 */
#define NIC0_SERDES0_LANE1_REGISTER_0N88_DFE_INIT_8_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N88_DFE_INIT_8_VAL_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_0N88_RSVD_0N88_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N88_RSVD_0N88_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_0N8C */
#define NIC0_SERDES0_LANE1_REGISTER_0N8C_RSVD_0N8C_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N8C_RSVD_0N8C_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0N8C_MAX_EM_ADAPT_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0N8C_MAX_EM_ADAPT_OW_MASK 0x7FF8
#define NIC0_SERDES0_LANE1_REGISTER_0N8C_MAX_EM_ADAPT_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N8C_MAX_EM_ADAPT_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0N8F */
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_RSVD_0N8F_11_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_RSVD_0N8F_11_00_MASK 0xFFF
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP6_REACHED_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP6_REACHED_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP5_REACHED_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP5_REACHED_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP4_REACHED_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP4_REACHED_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP3_REACHED_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0N8F_NRZ_BP3_REACHED_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0NF2 */
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RSVD_0NF2_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RSVD_0NF2_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RX_REFCLK_DIV4_INT_EN_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RX_REFCLK_DIV4_INT_EN_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RSVD_0NF2_13_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RSVD_0NF2_13_03_MASK 0x3FF8
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_TX_REFCLK_DIV4_INT_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_TX_REFCLK_DIV4_INT_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RSVD_0NF2_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0NF2_RSVD_0NF2_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0NF3 */
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_RSVD_0NF3_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_RSVD_0NF3_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_BM_VCO_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_BM_VCO_MASK 0x3E
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_EN2TO1_1_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_EN2TO1_1_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_EN1TO2_1_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_EN1TO2_1_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_VREFREFCLKBUF_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_VREFREFCLKBUF_MASK 0x700
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_VREF1P3REFCLKBUF_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_VREF1P3REFCLKBUF_MASK 0x3800
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_RSVD_0NF3_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_RSVD_0NF3_14_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_PU_TX_REFCLKBUF_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0NF3_PU_TX_REFCLKBUF_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0NF6 */
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_RSVD_0NF6_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_RSVD_0NF6_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_TX_TEST_EN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_TX_TEST_EN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_TX_VTSTGROUP_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_TX_VTSTGROUP_MASK 0x1E00
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_TX_TESTMODE_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NF6_TX_TESTMODE_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0NF7 */
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_RSVD_0NF7_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_RSVD_0NF7_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_VDDRREG_IBIAS_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_VDDRREG_IBIAS_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_PU_HIMODE_VDDR_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_PU_HIMODE_VDDR_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_VREFVDRVBUF_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_VREFVDRVBUF_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_V1P3REGVDRVBUF_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_V1P3REGVDRVBUF_MASK 0x1C00
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_VDRV_1P3REG_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NF7_VDRV_1P3REG_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0NF8 */
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_RSVD_0NF8_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_RSVD_0NF8_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_VDRV_VDDR3REG_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_VDRV_VDDR3REG_MASK 0x1C
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_VDRV_VDDR2REG_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_VDRV_VDDR2REG_MASK 0xE0
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_VDRV_VDDRREG_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_VDRV_VDDRREG_MASK 0x700
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_RSVD_0NF8_12_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_RSVD_0NF8_12_11_MASK 0x1800
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_PU_VDRV_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_PU_VDRV_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_TX_ENDCC_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_TX_ENDCC_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_RSVD_0NF8_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_0NF8_RSVD_0NF8_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_0NF9 */
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_RSVD_0NF9_06_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_RSVD_0NF9_06_00_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_TX_PLL_TEST_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_TX_PLL_TEST_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_TX_PLL_VTSTGROUP_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_TX_PLL_VTSTGROUP_MASK 0x1F00
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_TX_PLL_TESTMODE_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NF9_TX_PLL_TESTMODE_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0NFA */
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_RSVD_0NFA_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_RSVD_0NFA_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREFPDET_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREFPDET_MASK 0x70
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREF1P3PDET_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREF1P3PDET_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREFVCOBUF_MA_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREFVCOBUF_MA_MASK 0x1C00
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREF1P3VCOBUF_MA_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NFA_TX_VREF1P3VCOBUF_MA_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0NFB */
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_RSVD_0NFB_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_RSVD_0NFB_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VVCOREG3_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VVCOREG3_MASK 0xE
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VVCOREG1_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VVCOREG1_MASK 0x70
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VPLLPMP2_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VPLLPMP2_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VPLLPMP1_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VPLLPMP1_MASK 0x1C00
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VRVDD_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NFB_TX_VRVDD_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0NFC */
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_RSVD_0NFC_01_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_RSVD_0NFC_01_00_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_TX_BYPASS_PLLPMP_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_TX_BYPASS_PLLPMP_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_RSVD_0NFC_08_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_RSVD_0NFC_08_03_MASK 0x1F8
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_TX_PLL_VCO_RANGE_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0NFC_TX_PLL_VCO_RANGE_MASK 0xFE00

/* NIC0_SERDES0_LANE1_REGISTER_0NFD */
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_TX_VCO_CURRENT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_TX_VCO_CURRENT_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_TX_CHARGE_PUMP_CUR_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_TX_CHARGE_PUMP_CUR_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_PU_TX_PLL_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_PU_TX_PLL_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_TX_PLL_N_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NFD_TX_PLL_N_MASK 0xFF80

/* NIC0_SERDES0_LANE1_REGISTER_0NFE */
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_BYPASS_DIV2PI_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_BYPASS_DIV2PI_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_RSVD_0NFE_03_01_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_RSVD_0NFE_03_01_MASK 0xE
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_RZ_SEL_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_RZ_SEL_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_R2_SEL_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_R2_SEL_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_CZ_SEL_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_CZ_SEL_MASK 0x180
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_C3_SEL_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_C3_SEL_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_C2_SEL_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_LPF_C2_SEL_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_RSVD_0NFE_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_RSVD_0NFE_12_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_BM_POFFDAC_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NFE_TX_BM_POFFDAC_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_0NFF */
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_RSVD_0NFF_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_RSVD_0NFF_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_LOOPBACK_EN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_LOOPBACK_EN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_BM_NOFFDAC_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_BM_NOFFDAC_MASK 0x1C
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_VDRV_MA_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_VDRV_MA_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_RVDDCLAMP_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_RVDDCLAMP_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_TX_RVDDLOOP_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_TX_RVDDLOOP_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_CHPMPCLK_SEL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_CHPMPCLK_SEL_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_RVDDVCO_EN_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_RVDDVCO_EN_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_TX_RVDD_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_TX_RVDD_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_TX_BG_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_PU_TX_BG_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_VBG_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_0NFF_TX_VBG_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_AI00 */
#define NIC0_SERDES0_LANE0_REGISTER_AI00_RSVD_AI00_08_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI00_RSVD_AI00_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE0_REGISTER_AI00_AN_RESTART_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AI00_AN_RESTART_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AI00_RSVD_AI00_11_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AI00_RSVD_AI00_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_AI00_AN_EN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AI00_AN_EN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AI00_EXTNP_CTRL_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AI00_EXTNP_CTRL_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AI00_RSVD_AI00_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AI00_RSVD_AI00_14_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AI00_AN_RESET_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AI00_AN_RESET_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AI01 */
#define NIC0_SERDES0_LANE0_REGISTER_AI01_LP_AN_ABILITY_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI01_LP_AN_ABILITY_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AI01_RSVD_AI01_01_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AI01_RSVD_AI01_01_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AI01_LINK_STATUS_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AI01_LINK_STATUS_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AI01_AN_ABLILITY_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AI01_AN_ABLILITY_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_AI01_REMOTE_FAULT_STATUS_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AI01_REMOTE_FAULT_STATUS_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_AI01_AN_COMPLETE_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AI01_AN_COMPLETE_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_AI01_PAGE_RECEIVED_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_AI01_PAGE_RECEIVED_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_AI01_EXTNP_STATUS_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AI01_EXTNP_STATUS_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AI01_RSVD_AI01_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AI01_RSVD_AI01_08_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_AI01_PARALLEL_DETECTION_FAULT_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AI01_PARALLEL_DETECTION_FAULT_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AI01_RSVD_AI01_15_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AI01_RSVD_AI01_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE0_REGISTER_AI02 */
#define NIC0_SERDES0_LANE0_REGISTER_AI02_OUI_2_17_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI02_OUI_2_17_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI03 */
#define NIC0_SERDES0_LANE0_REGISTER_AI03_REV_NUM_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI03_REV_NUM_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_AI03_MODEL_NUM_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AI03_MODEL_NUM_MASK 0x3F0
#define NIC0_SERDES0_LANE0_REGISTER_AI03_OUI_18_23_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AI03_OUI_18_23_MASK 0xFC00

/* NIC0_SERDES0_LANE0_REGISTER_AI05 */
#define NIC0_SERDES0_LANE0_REGISTER_AI05_CL22_REG_PRESENT_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI05_CL22_REG_PRESENT_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMD_PMA_PRESENT_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMD_PMA_PRESENT_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AI05_WIS_PRESENT_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AI05_WIS_PRESENT_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PCS_PRESENT_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PCS_PRESENT_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PHY_XS_PRESENT_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PHY_XS_PRESENT_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_AI05_DTE_XS_PRESENT_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AI05_DTE_XS_PRESENT_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_AI05_TC_PRESENT_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_AI05_TC_PRESENT_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_AI05_AN_PRESENT_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AI05_AN_PRESENT_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA1_PRESENT_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA1_PRESENT_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA2_PRESENT_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA2_PRESENT_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA3_PRESENT_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA3_PRESENT_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA4_PRESENT_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AI05_PMA4_PRESENT_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AI05_RSVD_AI05_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AI05_RSVD_AI05_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_AI06 */
#define NIC0_SERDES0_LANE0_REGISTER_AI06_RSVD_AI06_12_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI06_RSVD_AI06_12_00_MASK 0x1FFF
#define NIC0_SERDES0_LANE0_REGISTER_AI06_CL22_EXT_PRESENT_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AI06_CL22_EXT_PRESENT_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AI06_VENDOR_DEV1_PRESENT_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AI06_VENDOR_DEV1_PRESENT_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AI06_VENDOR_DEV2_PRESENT_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AI06_VENDOR_DEV2_PRESENT_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AI10 */
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_SELECTOR_FIELD_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_SELECTOR_FIELD_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_D_12_5_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_D_12_5_MASK 0x1FE0
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_REMOTE_FAULT_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_REMOTE_FAULT_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_ACK_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_ACK_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_NP_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AI10_AN_NP_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AI11 */
#define NIC0_SERDES0_LANE0_REGISTER_AI11_AN_D_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI11_AN_D_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI12 */
#define NIC0_SERDES0_LANE0_REGISTER_AI12_AN_D_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI12_AN_D_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI13 */
#define NIC0_SERDES0_LANE0_REGISTER_AI13_AN_D_LP_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI13_AN_D_LP_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI14 */
#define NIC0_SERDES0_LANE0_REGISTER_AI14_AN_D_LP_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI14_AN_D_LP_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI15 */
#define NIC0_SERDES0_LANE0_REGISTER_AI15_AN_D_LP_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI15_AN_D_LP_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI16 */
#define NIC0_SERDES0_LANE0_REGISTER_AI16_MSG_UFC_FIELD_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI16_MSG_UFC_FIELD_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_AI16_TOGGLE_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AI16_TOGGLE_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AI16_ACK2_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AI16_ACK2_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AI16_MSG_PAGE_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AI16_MSG_PAGE_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AI16_RSVD_AI16_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AI16_RSVD_AI16_14_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AI16_NEXT_PAGE_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AI16_NEXT_PAGE_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AI17 */
#define NIC0_SERDES0_LANE0_REGISTER_AI17_UFC_FIELD_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI17_UFC_FIELD_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI18 */
#define NIC0_SERDES0_LANE0_REGISTER_AI18_UFC_FIELD2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI18_UFC_FIELD2_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI19 */
#define NIC0_SERDES0_LANE0_REGISTER_AI19_MSG_UFC_FIELD_LP_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI19_MSG_UFC_FIELD_LP_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_AI19_TOGGLE_LP_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AI19_TOGGLE_LP_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AI19_ACK2_LP_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AI19_ACK2_LP_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AI19_MSG_PAGE_LP_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AI19_MSG_PAGE_LP_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AI19_ACK_LP_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AI19_ACK_LP_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AI19_NEXT_PAGE_LP_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AI19_NEXT_PAGE_LP_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AI1A */
#define NIC0_SERDES0_LANE0_REGISTER_AI1A_UFC1_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI1A_UFC1_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI1B */
#define NIC0_SERDES0_LANE0_REGISTER_AI1B_UFC2_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI1B_UFC2_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AI30 */
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BP_AN_ABILITY_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BP_AN_ABILITY_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_1000_KX_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_1000_KX_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_10G_KX4_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_10G_KX4_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_10G_KR_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_10G_KR_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_R_FEC_NEGOTIATED_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_R_FEC_NEGOTIATED_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_40G_KR4_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_40G_KR4_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_40G_CR4_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_40G_CR4_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_AI30_RS_FEC_NEGOTIATED_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AI30_RS_FEC_NEGOTIATED_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_CR10_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_CR10_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_KP4_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_KP4_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_KR4_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_KR4_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_CR4_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_100G_CR4_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_25G_KRS_CRS_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_25G_KRS_CRS_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_25G_KR_CR_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_25G_KR_CR_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_2P5_KX_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_2P5_KX_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_5G_KR_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AI30_BASE_5G_KR_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AI31 */
#define NIC0_SERDES0_LANE0_REGISTER_AI31_BASE_50G_KR_CR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI31_BASE_50G_KR_CR_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AI31_BASE_100G_KR2_CR2_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AI31_BASE_100G_KR2_CR2_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AI31_BASE_200G_KR4_CR4_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AI31_BASE_200G_KR4_CR4_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AI31_RSVD_AI31_15_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AI31_RSVD_AI31_15_03_MASK 0xFFF8

/* NIC0_SERDES0_LANE0_REGISTER_AI40 */
#define NIC0_SERDES0_LANE0_REGISTER_AI40_RSVD_AI40_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AI40_RSVD_AI40_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_25G_KR1_CONSORTIUM_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_25G_KR1_CONSORTIUM_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_25G_CR1_CONSORTIUM_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_25G_CR1_CONSORTIUM_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_50G_KR2_CONSORTIUM_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_50G_KR2_CONSORTIUM_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_50G_CR2_CONSORTIUM_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AI40_BASE_50G_CR2_CONSORTIUM_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AI40_RSVD_AI40_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AI40_RSVD_AI40_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_AIF0 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF0_AN_NEXT_PAGE_C_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF0_AN_NEXT_PAGE_C_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF1 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF1_AN_NEXT_PAGE_C_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF1_AN_NEXT_PAGE_C_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF2 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF2_AN_NEXT_PAGE_C_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF2_AN_NEXT_PAGE_C_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF3 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF3_AN_NP_UF_C_14_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF3_AN_NP_UF_C_14_0_MASK 0x7FFF
#define NIC0_SERDES0_LANE0_REGISTER_AIF3_NP_C_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AIF3_NP_C_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AIF4 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF4_AN_NP_UF_C_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF4_AN_NP_UF_C_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF5 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF5_AN_NP_UF_C_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF5_AN_NP_UF_C_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF6 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF6_OUI_MP4_VALID_CODE_C_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF6_OUI_MP4_VALID_CODE_C_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF7 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF7_OUI_MP5_VALID_CODE_C_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF7_OUI_MP5_VALID_CODE_C_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF8 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF8_OUI_MP5_VALID_CODE_C_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF8_OUI_MP5_VALID_CODE_C_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIF9 */
#define NIC0_SERDES0_LANE0_REGISTER_AIF9_TX_ARG_NULL_MP_S_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIF9_TX_ARG_NULL_MP_S_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIFA */
#define NIC0_SERDES0_LANE0_REGISTER_AIFA_TX_ARG_NULL_MP_S_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIFA_TX_ARG_NULL_MP_S_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIFB */
#define NIC0_SERDES0_LANE0_REGISTER_AIFB_TX_ARG_NULL_MP_S_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIFB_TX_ARG_NULL_MP_S_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AIFC */
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_1000_KX_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_1000_KX_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_10G_KX4_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_10G_KX4_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_10G_KR_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_10G_KR_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_40G_KR4_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_40G_KR4_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_40G_CR4_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_40G_CR4_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_CR10_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_CR10_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_KP4_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_KP4_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_KR4_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_KR4_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_CR4_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_CR4_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_25G_KRS_CRS_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_25G_KRS_CRS_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_25G_KR_CR_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_25G_KR_CR_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_2P5G_KX_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_2P5G_KX_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_5G_KR_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_5G_KR_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_50G_KR_CR_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_50G_KR_CR_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_KR2_CR2_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_100G_KR2_CR2_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_200G_KR4_CR4_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AIFC_READ_BACK_BASE_200G_KR4_CR4_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT00 */
#define NIC0_SERDES0_LANE0_REGISTER_LT00_TRAINING_RESTART_SC_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT00_TRAINING_RESTART_SC_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_LT00_TRAINING_EN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_LT00_TRAINING_EN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_LT00_RSVD_LT00_15_02_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT00_RSVD_LT00_15_02_MASK 0xFFFC

/* NIC0_SERDES0_LANE0_REGISTER_LT04 */
#define NIC0_SERDES0_LANE0_REGISTER_LT04_READOUT_TXSTATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT04_READOUT_TXSTATE_MASK 0x1F
#define NIC0_SERDES0_LANE0_REGISTER_LT04_SIG_DET_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT04_SIG_DET_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_LT04_TX_TRAINING_DATA_EN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT04_TX_TRAINING_DATA_EN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT04_TRAINING_FAILURE_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT04_TRAINING_FAILURE_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT04_READOUT_TRAINING_STATE_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT04_READOUT_TRAINING_STATE_MASK 0x700
#define NIC0_SERDES0_LANE0_REGISTER_LT04_RX_TRAINED_FLAG_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_LT04_RX_TRAINED_FLAG_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_LT04_FRAME_LOCK_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT04_FRAME_LOCK_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT04_RSVD_LT04_15_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT04_RSVD_LT04_15_13_MASK 0xE000

/* NIC0_SERDES0_LANE0_REGISTER_LT05 */
#define NIC0_SERDES0_LANE0_REGISTER_LT05_DME_ERROR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT05_DME_ERROR_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT06 */
#define NIC0_SERDES0_LANE0_REGISTER_LT06_MAX_WAIT_TIMER_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT06_MAX_WAIT_TIMER_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT07 */
#define NIC0_SERDES0_LANE0_REGISTER_LT07_MAX_WAIT_TIMER_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT07_MAX_WAIT_TIMER_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT08 */
#define NIC0_SERDES0_LANE0_REGISTER_LT08_WAIT_TIMER_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT08_WAIT_TIMER_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT09 */
#define NIC0_SERDES0_LANE0_REGISTER_LT09_WAIT_TIMER_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT09_WAIT_TIMER_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT0A */
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_RSVD_LT0A_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_RSVD_LT0A_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_RSVD_LT0A_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_RSVD_LT0A_04_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_TOTAL_POWER_MAX_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_TOTAL_POWER_MAX_MASK 0x7E0
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_RSVD_LT0A_11_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_RSVD_LT0A_11_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_TRAINING_STATE_OW_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_TRAINING_STATE_OW_MASK 0x7000
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_TRAINING_STATE_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT0A_TRAINING_STATE_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT0B */
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_TAPM1_MIN_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_TAPM1_MIN_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_RSVD_LT0B_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_RSVD_LT0B_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_TAPM1_MAX_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_TAPM1_MAX_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_RSVD_LT0B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT0B_RSVD_LT0B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT0C */
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_TAPM1_INI_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_TAPM1_INI_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_RSVD_LT0C_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_RSVD_LT0C_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_TAPM1_PRESET_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_TAPM1_PRESET_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_RSVD_LT0C_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT0C_RSVD_LT0C_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT0D */
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_TAP0_MIN_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_TAP0_MIN_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_RSVD_LT0D_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_RSVD_LT0D_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_TAP0_MAX_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_TAP0_MAX_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_RSVD_LT0D_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT0D_RSVD_LT0D_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT0E */
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_TAP0_INI_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_TAP0_INI_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_RSVD_LT0E_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_RSVD_LT0E_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_TAP0_PRESET_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_TAP0_PRESET_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_RSVD_LT0E_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT0E_RSVD_LT0E_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT0F */
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_TAP1_MIN_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_TAP1_MIN_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_RSVD_LT0F_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_RSVD_LT0F_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_TAP1_MAX_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_TAP1_MAX_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_RSVD_LT0F_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT0F_RSVD_LT0F_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT10 */
#define NIC0_SERDES0_LANE0_REGISTER_LT10_TAP1_INI_VAL_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT10_TAP1_INI_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT10_RSVD_LT10_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT10_RSVD_LT10_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT10_TAP1_PRESET_VAL_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT10_TAP1_PRESET_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT10_RSVD_LT10_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT10_RSVD_LT10_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT11 */
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_COEFF_M1UPDATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_COEFF_M1UPDATE_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_COEFF_0UPDATE_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_COEFF_0UPDATE_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_COEFF_1UPDATE_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_COEFF_1UPDATE_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT11_RSVD_LT11_11_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT11_RSVD_LT11_11_06_MASK 0xFC0
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_INIT_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_INIT_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_PRESET_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT11_LP_PRESET_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_LT11_RSVD_LT11_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT11_RSVD_LT11_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT12 */
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_M1UPDATE_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_M1UPDATE_OW_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_0UPDATE_OW_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_0UPDATE_OW_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_1UPDATE_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_1UPDATE_OW_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_M1UPDATE_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_M1UPDATE_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_0UPDATE_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_0UPDATE_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_1UPDATE_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_COEFF_1UPDATE_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT12_RSVD_LT12_11_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT12_RSVD_LT12_11_09_MASK 0xE00
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_INIT_OW_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_INIT_OW_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_PRESET_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_PRESET_OW_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_INIT_OWEN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_INIT_OWEN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_PRESET_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT12_LP_PRESET_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT13 */
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_COEFF_M1STATUS_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_COEFF_M1STATUS_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_COEFF_0STATUS_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_COEFF_0STATUS_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_COEFF_1STATUS_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_COEFF_1STATUS_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT13_RSVD_LT13_14_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT13_RSVD_LT13_14_06_MASK 0x7FC0
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_RECEIVER_READY_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT13_LP_RECEIVER_READY_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT14 */
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_M1STATUS_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_M1STATUS_OW_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_0STATUS_OW_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_0STATUS_OW_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_1STATUS_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_1STATUS_OW_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_M1STATUS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_M1STATUS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_0STATUS_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_0STATUS_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_1STATUS_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_COEFF_1STATUS_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT14_RSVD_LT14_13_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT14_RSVD_LT14_13_09_MASK 0x3E00
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_RECEIVER_READY_OW_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_RECEIVER_READY_OW_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_RECEIVER_READY_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT14_LP_RECEIVER_READY_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT15 */
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_COEFF_M1UPDATE_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_COEFF_M1UPDATE_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_COEFF_0UPDATE_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_COEFF_0UPDATE_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_COEFF_1UPDATE_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_COEFF_1UPDATE_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT15_RSVD_LT15_11_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT15_RSVD_LT15_11_06_MASK 0xFC0
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_INIT_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_INIT_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_PRESET_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT15_LD_PRESET_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_LT15_RSVD_LT15_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT15_RSVD_LT15_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT16 */
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_M1UPDATE_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_M1UPDATE_OW_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_0UPDATE_OW_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_0UPDATE_OW_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_1UPDATE_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_1UPDATE_OW_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_M1UPDATE_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_M1UPDATE_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_0UPDATE_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_0UPDATE_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_1UPDATE_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_COEFF_1UPDATE_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT16_RSVD_LT16_11_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT16_RSVD_LT16_11_09_MASK 0xE00
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_INIT_OW_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_INIT_OW_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_PRESET_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_PRESET_OW_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_INIT_OWEN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_INIT_OWEN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_PRESET_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT16_LD_PRESET_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT17 */
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_COEFF_M1STATUS_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_COEFF_M1STATUS_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_COEFF_0STATUS_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_COEFF_0STATUS_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_COEFF_1STATUS_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_COEFF_1STATUS_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT17_RSVD_LT17_14_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT17_RSVD_LT17_14_06_MASK 0x7FC0
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_RECEIVER_READY_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT17_LD_RECEIVER_READY_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT18 */
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_M1STATUS_OW_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_M1STATUS_OW_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_0STATUS_OW_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_0STATUS_OW_MASK 0xC
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_1STATUS_OW_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_1STATUS_OW_MASK 0x30
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_M1STATUS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_M1STATUS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_0STATUS_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_0STATUS_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_1STATUS_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_COEFF_1STATUS_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT18_RSVD_LT18_13_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT18_RSVD_LT18_13_09_MASK 0x3E00
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_RECEIVER_READY_OW_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_RECEIVER_READY_OW_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_RECEIVER_READY_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT18_LD_RECEIVER_READY_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT19 */
#define NIC0_SERDES0_LANE0_REGISTER_LT19_SEND_CLEAR_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT19_SEND_CLEAR_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_LT19_RX_TRAINED_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_LT19_RX_TRAINED_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_LT19_AUTO_FINISH_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT19_AUTO_FINISH_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF1_FRAME_DEC_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF1_FRAME_DEC_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF1_FRAME_INC_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF1_FRAME_INC_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFFM1_FRAME_DEC_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFFM1_FRAME_DEC_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFFM1_FRAME_INC_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFFM1_FRAME_INC_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF0_FRAME_DEC_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF0_FRAME_DEC_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF0_FRAME_INC_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT19_COEFF0_FRAME_INC_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT19_INI_FRAME_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT19_INI_FRAME_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_LT19_PRESET_FRAME_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT19_PRESET_FRAME_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_LT19_HOLD_FRAME_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_LT19_HOLD_FRAME_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_LT19_DIS_AN_START_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT19_DIS_AN_START_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT19_TRAINING_RESET_ALL_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT19_TRAINING_RESET_ALL_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_LT19_RSVD_LT19_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT19_RSVD_LT19_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT1A */
#define NIC0_SERDES0_LANE0_REGISTER_LT1A_FINISH_CNTR_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT1A_FINISH_CNTR_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT1B */
#define NIC0_SERDES0_LANE0_REGISTER_LT1B_FINISH_CNTR_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT1B_FINISH_CNTR_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT1C */
#define NIC0_SERDES0_LANE0_REGISTER_LT1C_TRAIN_INST_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT1C_TRAIN_INST_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT1D */
#define NIC0_SERDES0_LANE0_REGISTER_LT1D_TRAIN_INST_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT1D_TRAIN_INST_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT1E */
#define NIC0_SERDES0_LANE0_REGISTER_LT1E_TRAIN_INST_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT1E_TRAIN_INST_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT1F */
#define NIC0_SERDES0_LANE0_REGISTER_LT1F_TRAIN_INST_63_48_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT1F_TRAIN_INST_63_48_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT20 */
#define NIC0_SERDES0_LANE0_REGISTER_LT20_TRAIN_INST_79_64_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT20_TRAIN_INST_79_64_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT21 */
#define NIC0_SERDES0_LANE0_REGISTER_LT21_TRAIN_INST_95_80_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT21_TRAIN_INST_95_80_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT22 */
#define NIC0_SERDES0_LANE0_REGISTER_LT22_TRAIN_INST_111_96_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT22_TRAIN_INST_111_96_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT23 */
#define NIC0_SERDES0_LANE0_REGISTER_LT23_TRAIN_INST_127_112_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT23_TRAIN_INST_127_112_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT24 */
#define NIC0_SERDES0_LANE0_REGISTER_LT24_RSVD_LT24_13_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT24_RSVD_LT24_13_00_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_LT24_TRAIN_MODE_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT24_TRAIN_MODE_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT25 */
#define NIC0_SERDES0_LANE0_REGISTER_LT25_HOLDOFF_TIMER_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT25_HOLDOFF_TIMER_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT26 */
#define NIC0_SERDES0_LANE0_REGISTER_LT26_HOLDOFF_TIMER_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT26_HOLDOFF_TIMER_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT29 */
#define NIC0_SERDES0_LANE0_REGISTER_LT29_RSVD_LT29_03_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT29_RSVD_LT29_03_00_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_LT29_RSVD_LT29_07_04_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_LT29_RSVD_LT29_07_04_MASK 0xF0
#define NIC0_SERDES0_LANE0_REGISTER_LT29_TOTAL_POWER_MAX_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT29_TOTAL_POWER_MAX_50G_MASK 0x7F00
#define NIC0_SERDES0_LANE0_REGISTER_LT29_RSVD_LT29_15_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT29_RSVD_LT29_15_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT2A */
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_TAP0_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_TAP0_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_RSVD_LT2A_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_RSVD_LT2A_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_TAP0_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_TAP0_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_RSVD_LT2A_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT2A_RSVD_LT2A_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT2B */
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_TAP0_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_TAP0_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_RSVD_LT2B_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_RSVD_LT2B_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_TAP0_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_TAP0_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_RSVD_LT2B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT2B_RSVD_LT2B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT2C */
#define NIC0_SERDES0_LANE0_REGISTER_LT2C_RSVD_LT2C_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT2C_RSVD_LT2C_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_LT2C_TAP0_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT2C_TAP0_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT2C_RSVD_LT2C_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT2C_RSVD_LT2C_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT2D */
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_TAP1_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_TAP1_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_RSVD_LT2D_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_RSVD_LT2D_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_TAP1_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_TAP1_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_RSVD_LT2D_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT2D_RSVD_LT2D_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT2E */
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_TAP1_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_TAP1_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_RSVD_LT2E_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_RSVD_LT2E_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_TAP1_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_TAP1_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_RSVD_LT2E_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT2E_RSVD_LT2E_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT2F */
#define NIC0_SERDES0_LANE0_REGISTER_LT2F_RSVD_LT2F_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT2F_RSVD_LT2F_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_LT2F_TAP1_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT2F_TAP1_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT2F_RSVD_LT2F_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT2F_RSVD_LT2F_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT30 */
#define NIC0_SERDES0_LANE0_REGISTER_LT30_TAPM1_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT30_TAPM1_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT30_RSVD_LT30_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT30_RSVD_LT30_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT30_TAPM1_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT30_TAPM1_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT30_RSVD_LT30_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT30_RSVD_LT30_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT31 */
#define NIC0_SERDES0_LANE0_REGISTER_LT31_TAPM1_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT31_TAPM1_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT31_RSVD_LT31_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT31_RSVD_LT31_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT31_TAPM1_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT31_TAPM1_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT31_RSVD_LT31_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT31_RSVD_LT31_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT32 */
#define NIC0_SERDES0_LANE0_REGISTER_LT32_RSVD_LT32_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT32_RSVD_LT32_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_LT32_TAPM1_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT32_TAPM1_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT32_RSVD_LT32_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT32_RSVD_LT32_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT33 */
#define NIC0_SERDES0_LANE0_REGISTER_LT33_TAPM2_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT33_TAPM2_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT33_RSVD_LT33_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT33_RSVD_LT33_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT33_TAPM2_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT33_TAPM2_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT33_RSVD_LT33_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT33_RSVD_LT33_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT34 */
#define NIC0_SERDES0_LANE0_REGISTER_LT34_TAPM2_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT34_TAPM2_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE0_REGISTER_LT34_RSVD_LT34_07_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT34_RSVD_LT34_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE0_REGISTER_LT34_TAPM2_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT34_TAPM2_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT34_RSVD_LT34_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT34_RSVD_LT34_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT35 */
#define NIC0_SERDES0_LANE0_REGISTER_LT35_RSVD_LT35_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT35_RSVD_LT35_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_LT35_TAPM2_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT35_TAPM2_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE0_REGISTER_LT35_RSVD_LT35_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT35_RSVD_LT35_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT36 */
#define NIC0_SERDES0_LANE0_REGISTER_LT36_FINISH_CNTR_50G_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT36_FINISH_CNTR_50G_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT37 */
#define NIC0_SERDES0_LANE0_REGISTER_LT37_FINISH_CNTR_50G_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT37_FINISH_CNTR_50G_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT38 */
#define NIC0_SERDES0_LANE0_REGISTER_LT38_TRAIN_INST_50G_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT38_TRAIN_INST_50G_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT39 */
#define NIC0_SERDES0_LANE0_REGISTER_LT39_TRAIN_INST_50G_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT39_TRAIN_INST_50G_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT3A */
#define NIC0_SERDES0_LANE0_REGISTER_LT3A_TRAIN_INST_50G_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT3A_TRAIN_INST_50G_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT3B */
#define NIC0_SERDES0_LANE0_REGISTER_LT3B_TRAIN_INST_50G_63_48_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT3B_TRAIN_INST_50G_63_48_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT3C */
#define NIC0_SERDES0_LANE0_REGISTER_LT3C_TRAIN_INST_50G_79_64_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT3C_TRAIN_INST_50G_79_64_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT3D */
#define NIC0_SERDES0_LANE0_REGISTER_LT3D_TRAIN_INST_50G_95_80_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT3D_TRAIN_INST_50G_95_80_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT3E */
#define NIC0_SERDES0_LANE0_REGISTER_LT3E_TRAIN_INST_50G_111_96_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT3E_TRAIN_INST_50G_111_96_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT3F */
#define NIC0_SERDES0_LANE0_REGISTER_LT3F_TRAIN_INST_50G_127_112_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT3F_TRAIN_INST_50G_127_112_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT40 */
#define NIC0_SERDES0_LANE0_REGISTER_LT40_TRAIN_INST_50G_143_128_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT40_TRAIN_INST_50G_143_128_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT41 */
#define NIC0_SERDES0_LANE0_REGISTER_LT41_TRAIN_INST_50G_159_144_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT41_TRAIN_INST_50G_159_144_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT42 */
#define NIC0_SERDES0_LANE0_REGISTER_LT42_RSVD_LT42_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT42_RSVD_LT42_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_REQ_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_REQ_OW_MASK 0x18
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_REQ_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_REQ_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_SEL_OW_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_SEL_OW_MASK 0x1C0
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_SEL_OWEN_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_COEFF_SEL_OWEN_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_MOD_PREC_REQ_OW_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_MOD_PREC_REQ_OW_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_MOD_PREC_REQ_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_MOD_PREC_REQ_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_IC_REQ_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_IC_REQ_OW_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_IC_REQ_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT42_LP_IC_REQ_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT43 */
#define NIC0_SERDES0_LANE0_REGISTER_LT43_RSVD_LT43_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT43_RSVD_LT43_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OW_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OW_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OWEN_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OWEN_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_OW_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_SEL_OW_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_SEL_OW_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_SEL_OWEN_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_COEFF_STS_SEL_OWEN_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_IC_STS_OW_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_IC_STS_OW_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_IC_STS_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_IC_STS_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_MOD_PREC_STS_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_MOD_PREC_STS_OW_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_MOD_PREC_STS_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT43_LP_MOD_PREC_STS_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT44 */
#define NIC0_SERDES0_LANE0_REGISTER_LT44_RSVD_LT44_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT44_RSVD_LT44_00_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OW_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OW_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OWEN_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OWEN_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_REQ_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_REQ_OW_MASK 0x18
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_REQ_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_REQ_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_SEL_OW_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_SEL_OW_MASK 0x1C0
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_SEL_OWEN_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_COEFF_SEL_OWEN_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_MOD_PREC_REQ_OW_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_MOD_PREC_REQ_OW_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_MOD_PREC_REQ_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_MOD_PREC_REQ_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_IC_REQ_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_IC_REQ_OW_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_IC_REQ_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT44_LD_IC_REQ_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT45 */
#define NIC0_SERDES0_LANE0_REGISTER_LT45_RSVD_LT45_02_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT45_RSVD_LT45_02_00_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_OW_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_OW_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_SEL_OW_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_SEL_OW_MASK 0x380
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_SEL_OWEN_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_COEFF_STS_SEL_OWEN_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_IC_STS_OW_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_IC_STS_OW_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_IC_STS_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_IC_STS_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_MOD_PREC_STS_OW_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_MOD_PREC_STS_OW_MASK 0x6000
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_MOD_PREC_STS_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT45_LD_MOD_PREC_STS_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT4E */
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_SEED_10_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_SEED_10_0_MASK 0x7FF
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_POLYNOMIAL_IDENTIFIER_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_POLYNOMIAL_IDENTIFIER_MASK 0x1800
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_RSVD_LT4E_13_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_RSVD_LT4E_13_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_SEED_12_11_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT4E_SEED_12_11_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT4F */
#define NIC0_SERDES0_LANE0_REGISTER_LT4F_CNTR_25G_START_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT4F_CNTR_25G_START_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_LT4F_RECORD_CLEAR_25G_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT4F_RECORD_CLEAR_25G_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_LT4F_RECORD_25G_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT4F_RECORD_25G_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT50 */
#define NIC0_SERDES0_LANE0_REGISTER_LT50_RECORD_FRAME_25G_119_104_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT50_RECORD_FRAME_25G_119_104_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT51 */
#define NIC0_SERDES0_LANE0_REGISTER_LT51_RECORD_FRAME_25G_103_88_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT51_RECORD_FRAME_25G_103_88_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT52 */
#define NIC0_SERDES0_LANE0_REGISTER_LT52_RECORD_FRAME_25G_87_72_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT52_RECORD_FRAME_25G_87_72_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT53 */
#define NIC0_SERDES0_LANE0_REGISTER_LT53_RECORD_FRAME_25G_71_56_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT53_RECORD_FRAME_25G_71_56_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT54 */
#define NIC0_SERDES0_LANE0_REGISTER_LT54_RECORD_FRAME_25G_55_40_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT54_RECORD_FRAME_25G_55_40_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT55 */
#define NIC0_SERDES0_LANE0_REGISTER_LT55_RECORD_FRAME_25G_39_24_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT55_RECORD_FRAME_25G_39_24_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT56 */
#define NIC0_SERDES0_LANE0_REGISTER_LT56_RECORD_FRAME_25G_23_8_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT56_RECORD_FRAME_25G_23_8_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT57 */
#define NIC0_SERDES0_LANE0_REGISTER_LT57_RSVD_LT57_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT57_RSVD_LT57_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_LT57_RECORD_FRAME_25G_7_0_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT57_RECORD_FRAME_25G_7_0_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_LT58 */
#define NIC0_SERDES0_LANE0_REGISTER_LT58_CNTR_50G_START_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT58_CNTR_50G_START_MASK 0x3FFF
#define NIC0_SERDES0_LANE0_REGISTER_LT58_RECORD_CLEAR_50G_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT58_RECORD_CLEAR_50G_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_LT58_RECORD_50G_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT58_RECORD_50G_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT59 */
#define NIC0_SERDES0_LANE0_REGISTER_LT59_RECORD_FRAME_50G_191_176_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT59_RECORD_FRAME_50G_191_176_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT5A */
#define NIC0_SERDES0_LANE0_REGISTER_LT5A_RECORD_FRAME_50G_175_160_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT5A_RECORD_FRAME_50G_175_160_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT5B */
#define NIC0_SERDES0_LANE0_REGISTER_LT5B_RECORD_FRAME_50G_159_144_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT5B_RECORD_FRAME_50G_159_144_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT5C */
#define NIC0_SERDES0_LANE0_REGISTER_LT5C_RECORD_FRAME_50G_143_128_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT5C_RECORD_FRAME_50G_143_128_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT5D */
#define NIC0_SERDES0_LANE0_REGISTER_LT5D_RECORD_FRAME_50G_127_112_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT5D_RECORD_FRAME_50G_127_112_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT5E */
#define NIC0_SERDES0_LANE0_REGISTER_LT5E_RECORD_FRAME_50G_111_96_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT5E_RECORD_FRAME_50G_111_96_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT5F */
#define NIC0_SERDES0_LANE0_REGISTER_LT5F_RECORD_FRAME_50G_95_80_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT5F_RECORD_FRAME_50G_95_80_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT60 */
#define NIC0_SERDES0_LANE0_REGISTER_LT60_RECORD_FRAME_50G_79_64_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT60_RECORD_FRAME_50G_79_64_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT61 */
#define NIC0_SERDES0_LANE0_REGISTER_LT61_RECORD_FRAME_50G_63_48_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT61_RECORD_FRAME_50G_63_48_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT62 */
#define NIC0_SERDES0_LANE0_REGISTER_LT62_RECORD_FRAME_50G_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT62_RECORD_FRAME_50G_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT63 */
#define NIC0_SERDES0_LANE0_REGISTER_LT63_RECORD_FRAME_50G_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT63_RECORD_FRAME_50G_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT64 */
#define NIC0_SERDES0_LANE0_REGISTER_LT64_RECORD_FRAME_50G_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT64_RECORD_FRAME_50G_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_LT67 */
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_COEFF_REQ_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_COEFF_REQ_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_COEFF_SEL_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_COEFF_SEL_MASK 0x1C
#define NIC0_SERDES0_LANE0_REGISTER_LT67_RSVD_LT67_07_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT67_RSVD_LT67_07_05_MASK 0xE0
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_MOD_PREC_REQ_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_MOD_PREC_REQ_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_LT67_RSVD_LT67_11_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT67_RSVD_LT67_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_IC_REQ_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT67_LP_IC_REQ_MASK 0x3000
#define NIC0_SERDES0_LANE0_REGISTER_LT67_RSVD_LT67_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT67_RSVD_LT67_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT68 */
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_COEFF_STS_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_COEFF_STS_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_COEFF_STS_SEL_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_COEFF_STS_SEL_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_LT68_RSVD_LT68_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT68_RSVD_LT68_06_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_PARITY_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_PARITY_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_IC_STS_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_IC_STS_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_RCV_TF_LOCK_STS_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_RCV_TF_LOCK_STS_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_MOD_PREC_STS_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_MOD_PREC_STS_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_LT68_RSVD_LT68_14_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT68_RSVD_LT68_14_12_MASK 0x7000
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_RECEIVER_READY_50G_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT68_LP_RECEIVER_READY_50G_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_LT69 */
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_COEFF_REQ_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_COEFF_REQ_MASK 0x3
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_COEFF_SEL_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_COEFF_SEL_MASK 0x1C
#define NIC0_SERDES0_LANE0_REGISTER_LT69_RSVD_LT69_07_05_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_LT69_RSVD_LT69_07_05_MASK 0xE0
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_MOD_PREC_REQ_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_MOD_PREC_REQ_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_LT69_RSVD_LT69_11_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT69_RSVD_LT69_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_IC_REQ_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT69_LD_IC_REQ_MASK 0x3000
#define NIC0_SERDES0_LANE0_REGISTER_LT69_RSVD_LT69_15_14_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_LT69_RSVD_LT69_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE0_REGISTER_LT6A */
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_COEFF_STS_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_COEFF_STS_MASK 0x7
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_COEFF_STS_SEL_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_COEFF_STS_SEL_MASK 0x38
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_RSVD_LT6A_06_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_RSVD_LT6A_06_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_PARITY_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_PARITY_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_IC_STS_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_IC_STS_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_RCV_TF_LOCK_STS_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_RCV_TF_LOCK_STS_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_MOD_PREC_STS_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_MOD_PREC_STS_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_RSVD_LT6A_14_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_RSVD_LT6A_14_12_MASK 0x7000
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_RECEIVER_READY_50G_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_LT6A_LD_RECEIVER_READY_50G_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AN01 */
#define NIC0_SERDES0_LANE0_REGISTER_AN01_AA_HCD_RESOLVED_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN01_AA_HCD_RESOLVED_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AN01_AN_FINISHED_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AN01_AN_FINISHED_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AN01_LINK_TRAINING_DONE_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AN01_LINK_TRAINING_DONE_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AN01_RSVD_AN01_15_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AN01_RSVD_AN01_15_03_MASK 0xFFF8

/* NIC0_SERDES0_LANE0_REGISTER_AN02 */
#define NIC0_SERDES0_LANE0_REGISTER_AN02_COMPANY_OUI_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN02_COMPANY_OUI_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AN03 */
#define NIC0_SERDES0_LANE0_REGISTER_AN03_RSVD_AN03_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN03_RSVD_AN03_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_AN03_COMPANY_OUI_BIT_23_16_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AN03_COMPANY_OUI_BIT_23_16_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_AN04 */
#define NIC0_SERDES0_LANE0_REGISTER_AN04_REVISION_NUM_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN04_REVISION_NUM_MASK 0xF
#define NIC0_SERDES0_LANE0_REGISTER_AN04_MODEL_NUM_ANEG_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AN04_MODEL_NUM_ANEG_MASK 0x3F0
#define NIC0_SERDES0_LANE0_REGISTER_AN04_RSVD_AN04_15_10_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AN04_RSVD_AN04_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE0_REGISTER_AN05 */
#define NIC0_SERDES0_LANE0_REGISTER_AN05_PCS_ADVERTISE_ABILITY_S_BIT_22_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN05_PCS_ADVERTISE_ABILITY_S_BIT_22_16_MASK 0x7F
#define NIC0_SERDES0_LANE0_REGISTER_AN05_RSVD_AN05_07_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AN05_RSVD_AN05_07_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_25G_S_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_25G_S_MASK 0x300
#define NIC0_SERDES0_LANE0_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_50G_S_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_50G_S_MASK 0xC00
#define NIC0_SERDES0_LANE0_REGISTER_AN05_RSVD_AN05_15_12_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AN05_RSVD_AN05_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_AN06 */
#define NIC0_SERDES0_LANE0_REGISTER_AN06_PCS_ADVERTISE_ABILITY_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN06_PCS_ADVERTISE_ABILITY_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AN07 */
#define NIC0_SERDES0_LANE0_REGISTER_AN07_RSVD_AN07_07_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN07_RSVD_AN07_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE0_REGISTER_AN07_PCS_ADVERTISE_FEC_S_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AN07_PCS_ADVERTISE_FEC_S_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_AN07_PCS_ADVERTISE_CONSORTIUM_FEC_S_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AN07_PCS_ADVERTISE_CONSORTIUM_FEC_S_MASK 0xF000

/* NIC0_SERDES0_LANE0_REGISTER_AN08 */
#define NIC0_SERDES0_LANE0_REGISTER_AN08_MODE_25G_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN08_MODE_25G_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AN08_PCS_AUTONEG_S_EN_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AN08_PCS_AUTONEG_S_EN_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AN08_PCS_RESTART_AUTONEG_S_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AN08_PCS_RESTART_AUTONEG_S_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AN08_TX_NONCE_SEED_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AN08_TX_NONCE_SEED_MASK 0xF8
#define NIC0_SERDES0_LANE0_REGISTER_AN08_RSVD_AN08_15_08_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AN08_RSVD_AN08_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE0_REGISTER_AN09 */
#define NIC0_SERDES0_LANE0_REGISTER_AN09_PCS_LINK_STATUS_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN09_PCS_LINK_STATUS_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AN0A */
#define NIC0_SERDES0_LANE0_REGISTER_AN0A_PCS_LINK_STATUS_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN0A_PCS_LINK_STATUS_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AN10 */
#define NIC0_SERDES0_LANE0_REGISTER_AN10_TX_AN_OR_LT_EN_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AN10_TX_AN_OR_LT_EN_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AN10_TX_DW_SEL_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AN10_TX_DW_SEL_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AN10_RX_DW_SEL_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AN10_RX_DW_SEL_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AN10_RSVD_AN10_15_03_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AN10_RSVD_AN10_15_03_MASK 0xFFF8

/* NIC0_SERDES0_LANE0_REGISTER_AK00 */
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_LINK_FAIL_INHIBIT_TIMER_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_LINK_FAIL_INHIBIT_TIMER_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_CONSORTIUM_RESOLUTION_S_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_CONSORTIUM_RESOLUTION_S_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_BP_RESOLUTION_S_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_BP_RESOLUTION_S_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_ACK_MATCH_IN_S2_S5_S_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_ACK_MATCH_IN_S2_S5_S_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_ACK2_CONSISTENCY_MATCH_S_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_ACK2_CONSISTENCY_MATCH_S_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_ACK2_CTRL_S_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_ACK2_CTRL_S_MASK 0x60
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_ECHO_NONCE_CHECK_S_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_ECHO_NONCE_CHECK_S_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AK00_RX_ARG_DIS_TOGGLE_CHECK_S_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AK00_RX_ARG_DIS_TOGGLE_CHECK_S_MASK 0x100
#define NIC0_SERDES0_LANE0_REGISTER_AK00_TX_ARG_DIS_TOGGLE_S_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AK00_TX_ARG_DIS_TOGGLE_S_MASK 0x200
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_NONCE_MATCH_S_SHIFT 10
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_DIS_NONCE_MATCH_S_MASK 0x400
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_ANEG_SPEEDUP_S_SHIFT 11
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_ANEG_SPEEDUP_S_MASK 0x800
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_ANEG_IEEE_MODE_S_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_ANEG_IEEE_MODE_S_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_REG_RESET_ANEG_S_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_REG_RESET_ANEG_S_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_RESET_ANG_CSTM_REGS_S_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_RESET_ANG_CSTM_REGS_S_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_RESET_ANG_IEEE_REGS_S_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AK00_ARG_RESET_ANG_IEEE_REGS_S_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AK02 */
#define NIC0_SERDES0_LANE0_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_0_MASK 0x1
#define NIC0_SERDES0_LANE0_REGISTER_AK02_DIS_BP_FEC_BITS_FOR_CONSORTIUM_SPEED_SHIFT 1
#define NIC0_SERDES0_LANE0_REGISTER_AK02_DIS_BP_FEC_BITS_FOR_CONSORTIUM_SPEED_MASK 0x2
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_VAL_SHIFT 2
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_VAL_MASK 0x4
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_EN_SHIFT 3
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_EN_MASK 0x8
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_VAL_SHIFT 4
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_VAL_MASK 0x10
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_EN_SHIFT 5
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_EN_MASK 0x20
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_VAL_SHIFT 6
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_VAL_MASK 0x40
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_EN_SHIFT 7
#define NIC0_SERDES0_LANE0_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_EN_MASK 0x80
#define NIC0_SERDES0_LANE0_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_4_1_SHIFT 8
#define NIC0_SERDES0_LANE0_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_4_1_MASK 0xF00
#define NIC0_SERDES0_LANE0_REGISTER_AK02_FEC_KR_OW_VAL_SHIFT 12
#define NIC0_SERDES0_LANE0_REGISTER_AK02_FEC_KR_OW_VAL_MASK 0x1000
#define NIC0_SERDES0_LANE0_REGISTER_AK02_FEC_RS_OW_VAL_SHIFT 13
#define NIC0_SERDES0_LANE0_REGISTER_AK02_FEC_RS_OW_VAL_MASK 0x2000
#define NIC0_SERDES0_LANE0_REGISTER_AK02_FEC_RESOLUTION_OW_EN_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AK02_FEC_RESOLUTION_OW_EN_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AK02_HCD_BIT_OW_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AK02_HCD_BIT_OW_EN_MASK 0x8000

/* NIC0_SERDES0_LANE0_REGISTER_AK11 */
#define NIC0_SERDES0_LANE0_REGISTER_AK11_AA_TX_PAGE_0_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK11_AA_TX_PAGE_0_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK12 */
#define NIC0_SERDES0_LANE0_REGISTER_AK12_AA_TX_PAGE_0_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK12_AA_TX_PAGE_0_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK13 */
#define NIC0_SERDES0_LANE0_REGISTER_AK13_AA_TX_PAGE_0_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK13_AA_TX_PAGE_0_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK14 */
#define NIC0_SERDES0_LANE0_REGISTER_AK14_AA_TX_PAGE_1_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK14_AA_TX_PAGE_1_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK15 */
#define NIC0_SERDES0_LANE0_REGISTER_AK15_AA_TX_PAGE_1_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK15_AA_TX_PAGE_1_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK16 */
#define NIC0_SERDES0_LANE0_REGISTER_AK16_AA_TX_PAGE_1_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK16_AA_TX_PAGE_1_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK17 */
#define NIC0_SERDES0_LANE0_REGISTER_AK17_AA_TX_PAGE_2_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK17_AA_TX_PAGE_2_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK18 */
#define NIC0_SERDES0_LANE0_REGISTER_AK18_AA_TX_PAGE_2_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK18_AA_TX_PAGE_2_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK19 */
#define NIC0_SERDES0_LANE0_REGISTER_AK19_AA_TX_PAGE_2_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK19_AA_TX_PAGE_2_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK1A */
#define NIC0_SERDES0_LANE0_REGISTER_AK1A_AA_TX_PAGE_3_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK1A_AA_TX_PAGE_3_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK1B */
#define NIC0_SERDES0_LANE0_REGISTER_AK1B_AA_TX_PAGE_3_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK1B_AA_TX_PAGE_3_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK1C */
#define NIC0_SERDES0_LANE0_REGISTER_AK1C_AA_TX_PAGE_3_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK1C_AA_TX_PAGE_3_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK1D */
#define NIC0_SERDES0_LANE0_REGISTER_AK1D_AA_TX_PAGE_4_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK1D_AA_TX_PAGE_4_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK1E */
#define NIC0_SERDES0_LANE0_REGISTER_AK1E_AA_TX_PAGE_4_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK1E_AA_TX_PAGE_4_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK1F */
#define NIC0_SERDES0_LANE0_REGISTER_AK1F_AA_TX_PAGE_4_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK1F_AA_TX_PAGE_4_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK20 */
#define NIC0_SERDES0_LANE0_REGISTER_AK20_AA_TX_PAGE_5_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK20_AA_TX_PAGE_5_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK21 */
#define NIC0_SERDES0_LANE0_REGISTER_AK21_AA_TX_PAGE_5_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK21_AA_TX_PAGE_5_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK22 */
#define NIC0_SERDES0_LANE0_REGISTER_AK22_AA_TX_PAGE_5_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK22_AA_TX_PAGE_5_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK23 */
#define NIC0_SERDES0_LANE0_REGISTER_AK23_AA_TX_PAGE_6_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK23_AA_TX_PAGE_6_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK24 */
#define NIC0_SERDES0_LANE0_REGISTER_AK24_AA_TX_PAGE_6_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK24_AA_TX_PAGE_6_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK25 */
#define NIC0_SERDES0_LANE0_REGISTER_AK25_AA_TX_PAGE_6_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK25_AA_TX_PAGE_6_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK26 */
#define NIC0_SERDES0_LANE0_REGISTER_AK26_AA_TX_PAGE_7_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK26_AA_TX_PAGE_7_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK27 */
#define NIC0_SERDES0_LANE0_REGISTER_AK27_AA_TX_PAGE_7_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK27_AA_TX_PAGE_7_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK28 */
#define NIC0_SERDES0_LANE0_REGISTER_AK28_AA_TX_PAGE_7_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK28_AA_TX_PAGE_7_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK30 */
#define NIC0_SERDES0_LANE0_REGISTER_AK30_AA_RX_PAGE_0_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK30_AA_RX_PAGE_0_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK31 */
#define NIC0_SERDES0_LANE0_REGISTER_AK31_AA_RX_PAGE_0_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK31_AA_RX_PAGE_0_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK32 */
#define NIC0_SERDES0_LANE0_REGISTER_AK32_AA_RX_PAGE_0_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK32_AA_RX_PAGE_0_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK33 */
#define NIC0_SERDES0_LANE0_REGISTER_AK33_AA_RX_PAGE_1_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK33_AA_RX_PAGE_1_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK34 */
#define NIC0_SERDES0_LANE0_REGISTER_AK34_AA_RX_PAGE_1_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK34_AA_RX_PAGE_1_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK35 */
#define NIC0_SERDES0_LANE0_REGISTER_AK35_AA_RX_PAGE_1_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK35_AA_RX_PAGE_1_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK36 */
#define NIC0_SERDES0_LANE0_REGISTER_AK36_AA_RX_PAGE_2_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK36_AA_RX_PAGE_2_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK37 */
#define NIC0_SERDES0_LANE0_REGISTER_AK37_AA_RX_PAGE_2_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK37_AA_RX_PAGE_2_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK38 */
#define NIC0_SERDES0_LANE0_REGISTER_AK38_AA_RX_PAGE_2_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK38_AA_RX_PAGE_2_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK39 */
#define NIC0_SERDES0_LANE0_REGISTER_AK39_AA_RX_PAGE_3_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK39_AA_RX_PAGE_3_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK3A */
#define NIC0_SERDES0_LANE0_REGISTER_AK3A_AA_RX_PAGE_3_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK3A_AA_RX_PAGE_3_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK3B */
#define NIC0_SERDES0_LANE0_REGISTER_AK3B_AA_RX_PAGE_3_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK3B_AA_RX_PAGE_3_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK3C */
#define NIC0_SERDES0_LANE0_REGISTER_AK3C_AA_RX_PAGE_4_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK3C_AA_RX_PAGE_4_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK3D */
#define NIC0_SERDES0_LANE0_REGISTER_AK3D_AA_RX_PAGE_4_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK3D_AA_RX_PAGE_4_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK3E */
#define NIC0_SERDES0_LANE0_REGISTER_AK3E_AA_RX_PAGE_4_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK3E_AA_RX_PAGE_4_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK3F */
#define NIC0_SERDES0_LANE0_REGISTER_AK3F_AA_RX_PAGE_5_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK3F_AA_RX_PAGE_5_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK40 */
#define NIC0_SERDES0_LANE0_REGISTER_AK40_AA_RX_PAGE_5_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK40_AA_RX_PAGE_5_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK41 */
#define NIC0_SERDES0_LANE0_REGISTER_AK41_AA_RX_PAGE_5_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK41_AA_RX_PAGE_5_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK42 */
#define NIC0_SERDES0_LANE0_REGISTER_AK42_AA_RX_PAGE_6_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK42_AA_RX_PAGE_6_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK43 */
#define NIC0_SERDES0_LANE0_REGISTER_AK43_AA_RX_PAGE_6_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK43_AA_RX_PAGE_6_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK44 */
#define NIC0_SERDES0_LANE0_REGISTER_AK44_AA_RX_PAGE_6_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK44_AA_RX_PAGE_6_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK45 */
#define NIC0_SERDES0_LANE0_REGISTER_AK45_AA_RX_PAGE_7_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK45_AA_RX_PAGE_7_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK46 */
#define NIC0_SERDES0_LANE0_REGISTER_AK46_AA_RX_PAGE_7_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK46_AA_RX_PAGE_7_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AK47 */
#define NIC0_SERDES0_LANE0_REGISTER_AK47_AA_RX_PAGE_7_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AK47_AA_RX_PAGE_7_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE0_REGISTER_AJ40 */
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_RSVD_AJ40_08_00_SHIFT 0
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_RSVD_AJ40_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_RSVD_AJ40_13_09_SHIFT 9
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_RSVD_AJ40_13_09_MASK 0x3E00
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_ANLT_REF_CLK_SEL_SHIFT 14
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_ANLT_REF_CLK_SEL_MASK 0x4000
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_ANLT_LANE_SWAPPING_EN_SHIFT 15
#define NIC0_SERDES0_LANE0_REGISTER_AJ40_ANLT_LANE_SWAPPING_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI00 */
#define NIC0_SERDES0_LANE1_REGISTER_AI00_RSVD_AI00_08_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI00_RSVD_AI00_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE1_REGISTER_AI00_AN_RESTART_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AI00_AN_RESTART_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AI00_RSVD_AI00_11_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AI00_RSVD_AI00_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_AI00_AN_EN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AI00_AN_EN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AI00_EXTNP_CTRL_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AI00_EXTNP_CTRL_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AI00_RSVD_AI00_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AI00_RSVD_AI00_14_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AI00_AN_RESET_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AI00_AN_RESET_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI01 */
#define NIC0_SERDES0_LANE1_REGISTER_AI01_LP_AN_ABILITY_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI01_LP_AN_ABILITY_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AI01_RSVD_AI01_01_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AI01_RSVD_AI01_01_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AI01_LINK_STATUS_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AI01_LINK_STATUS_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AI01_AN_ABLILITY_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AI01_AN_ABLILITY_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_AI01_REMOTE_FAULT_STATUS_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AI01_REMOTE_FAULT_STATUS_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_AI01_AN_COMPLETE_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AI01_AN_COMPLETE_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_AI01_PAGE_RECEIVED_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_AI01_PAGE_RECEIVED_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_AI01_EXTNP_STATUS_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AI01_EXTNP_STATUS_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AI01_RSVD_AI01_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AI01_RSVD_AI01_08_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_AI01_PARALLEL_DETECTION_FAULT_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AI01_PARALLEL_DETECTION_FAULT_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AI01_RSVD_AI01_15_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AI01_RSVD_AI01_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE1_REGISTER_AI02 */
#define NIC0_SERDES0_LANE1_REGISTER_AI02_OUI_2_17_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI02_OUI_2_17_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI03 */
#define NIC0_SERDES0_LANE1_REGISTER_AI03_REV_NUM_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI03_REV_NUM_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_AI03_MODEL_NUM_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AI03_MODEL_NUM_MASK 0x3F0
#define NIC0_SERDES0_LANE1_REGISTER_AI03_OUI_18_23_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AI03_OUI_18_23_MASK 0xFC00

/* NIC0_SERDES0_LANE1_REGISTER_AI05 */
#define NIC0_SERDES0_LANE1_REGISTER_AI05_CL22_REG_PRESENT_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI05_CL22_REG_PRESENT_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMD_PMA_PRESENT_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMD_PMA_PRESENT_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AI05_WIS_PRESENT_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AI05_WIS_PRESENT_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PCS_PRESENT_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PCS_PRESENT_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PHY_XS_PRESENT_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PHY_XS_PRESENT_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_AI05_DTE_XS_PRESENT_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AI05_DTE_XS_PRESENT_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_AI05_TC_PRESENT_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_AI05_TC_PRESENT_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_AI05_AN_PRESENT_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AI05_AN_PRESENT_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA1_PRESENT_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA1_PRESENT_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA2_PRESENT_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA2_PRESENT_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA3_PRESENT_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA3_PRESENT_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA4_PRESENT_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AI05_PMA4_PRESENT_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AI05_RSVD_AI05_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AI05_RSVD_AI05_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_AI06 */
#define NIC0_SERDES0_LANE1_REGISTER_AI06_RSVD_AI06_12_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI06_RSVD_AI06_12_00_MASK 0x1FFF
#define NIC0_SERDES0_LANE1_REGISTER_AI06_CL22_EXT_PRESENT_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AI06_CL22_EXT_PRESENT_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AI06_VENDOR_DEV1_PRESENT_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AI06_VENDOR_DEV1_PRESENT_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AI06_VENDOR_DEV2_PRESENT_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AI06_VENDOR_DEV2_PRESENT_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI10 */
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_SELECTOR_FIELD_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_SELECTOR_FIELD_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_D_12_5_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_D_12_5_MASK 0x1FE0
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_REMOTE_FAULT_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_REMOTE_FAULT_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_ACK_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_ACK_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_NP_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AI10_AN_NP_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI11 */
#define NIC0_SERDES0_LANE1_REGISTER_AI11_AN_D_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI11_AN_D_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI12 */
#define NIC0_SERDES0_LANE1_REGISTER_AI12_AN_D_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI12_AN_D_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI13 */
#define NIC0_SERDES0_LANE1_REGISTER_AI13_AN_D_LP_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI13_AN_D_LP_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI14 */
#define NIC0_SERDES0_LANE1_REGISTER_AI14_AN_D_LP_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI14_AN_D_LP_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI15 */
#define NIC0_SERDES0_LANE1_REGISTER_AI15_AN_D_LP_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI15_AN_D_LP_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI16 */
#define NIC0_SERDES0_LANE1_REGISTER_AI16_MSG_UFC_FIELD_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI16_MSG_UFC_FIELD_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_AI16_TOGGLE_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AI16_TOGGLE_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AI16_ACK2_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AI16_ACK2_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AI16_MSG_PAGE_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AI16_MSG_PAGE_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AI16_RSVD_AI16_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AI16_RSVD_AI16_14_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AI16_NEXT_PAGE_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AI16_NEXT_PAGE_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI17 */
#define NIC0_SERDES0_LANE1_REGISTER_AI17_UFC_FIELD_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI17_UFC_FIELD_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI18 */
#define NIC0_SERDES0_LANE1_REGISTER_AI18_UFC_FIELD2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI18_UFC_FIELD2_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI19 */
#define NIC0_SERDES0_LANE1_REGISTER_AI19_MSG_UFC_FIELD_LP_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI19_MSG_UFC_FIELD_LP_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_AI19_TOGGLE_LP_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AI19_TOGGLE_LP_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AI19_ACK2_LP_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AI19_ACK2_LP_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AI19_MSG_PAGE_LP_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AI19_MSG_PAGE_LP_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AI19_ACK_LP_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AI19_ACK_LP_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AI19_NEXT_PAGE_LP_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AI19_NEXT_PAGE_LP_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI1A */
#define NIC0_SERDES0_LANE1_REGISTER_AI1A_UFC1_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI1A_UFC1_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI1B */
#define NIC0_SERDES0_LANE1_REGISTER_AI1B_UFC2_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI1B_UFC2_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AI30 */
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BP_AN_ABILITY_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BP_AN_ABILITY_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_1000_KX_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_1000_KX_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_10G_KX4_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_10G_KX4_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_10G_KR_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_10G_KR_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_R_FEC_NEGOTIATED_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_R_FEC_NEGOTIATED_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_40G_KR4_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_40G_KR4_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_40G_CR4_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_40G_CR4_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_AI30_RS_FEC_NEGOTIATED_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AI30_RS_FEC_NEGOTIATED_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_CR10_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_CR10_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_KP4_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_KP4_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_KR4_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_KR4_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_CR4_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_100G_CR4_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_25G_KRS_CRS_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_25G_KRS_CRS_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_25G_KR_CR_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_25G_KR_CR_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_2P5_KX_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_2P5_KX_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_5G_KR_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AI30_BASE_5G_KR_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AI31 */
#define NIC0_SERDES0_LANE1_REGISTER_AI31_BASE_50G_KR_CR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI31_BASE_50G_KR_CR_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AI31_BASE_100G_KR2_CR2_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AI31_BASE_100G_KR2_CR2_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AI31_BASE_200G_KR4_CR4_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AI31_BASE_200G_KR4_CR4_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AI31_RSVD_AI31_15_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AI31_RSVD_AI31_15_03_MASK 0xFFF8

/* NIC0_SERDES0_LANE1_REGISTER_AI40 */
#define NIC0_SERDES0_LANE1_REGISTER_AI40_RSVD_AI40_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AI40_RSVD_AI40_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_25G_KR1_CONSORTIUM_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_25G_KR1_CONSORTIUM_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_25G_CR1_CONSORTIUM_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_25G_CR1_CONSORTIUM_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_50G_KR2_CONSORTIUM_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_50G_KR2_CONSORTIUM_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_50G_CR2_CONSORTIUM_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AI40_BASE_50G_CR2_CONSORTIUM_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AI40_RSVD_AI40_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AI40_RSVD_AI40_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_AIF0 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF0_AN_NEXT_PAGE_C_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF0_AN_NEXT_PAGE_C_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF1 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF1_AN_NEXT_PAGE_C_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF1_AN_NEXT_PAGE_C_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF2 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF2_AN_NEXT_PAGE_C_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF2_AN_NEXT_PAGE_C_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF3 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF3_AN_NP_UF_C_14_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF3_AN_NP_UF_C_14_0_MASK 0x7FFF
#define NIC0_SERDES0_LANE1_REGISTER_AIF3_NP_C_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AIF3_NP_C_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AIF4 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF4_AN_NP_UF_C_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF4_AN_NP_UF_C_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF5 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF5_AN_NP_UF_C_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF5_AN_NP_UF_C_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF6 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF6_OUI_MP4_VALID_CODE_C_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF6_OUI_MP4_VALID_CODE_C_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF7 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF7_OUI_MP5_VALID_CODE_C_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF7_OUI_MP5_VALID_CODE_C_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF8 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF8_OUI_MP5_VALID_CODE_C_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF8_OUI_MP5_VALID_CODE_C_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIF9 */
#define NIC0_SERDES0_LANE1_REGISTER_AIF9_TX_ARG_NULL_MP_S_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIF9_TX_ARG_NULL_MP_S_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIFA */
#define NIC0_SERDES0_LANE1_REGISTER_AIFA_TX_ARG_NULL_MP_S_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIFA_TX_ARG_NULL_MP_S_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIFB */
#define NIC0_SERDES0_LANE1_REGISTER_AIFB_TX_ARG_NULL_MP_S_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIFB_TX_ARG_NULL_MP_S_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AIFC */
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_1000_KX_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_1000_KX_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_10G_KX4_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_10G_KX4_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_10G_KR_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_10G_KR_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_40G_KR4_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_40G_KR4_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_40G_CR4_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_40G_CR4_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_CR10_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_CR10_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_KP4_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_KP4_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_KR4_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_KR4_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_CR4_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_CR4_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_25G_KRS_CRS_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_25G_KRS_CRS_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_25G_KR_CR_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_25G_KR_CR_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_2P5G_KX_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_2P5G_KX_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_5G_KR_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_5G_KR_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_50G_KR_CR_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_50G_KR_CR_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_KR2_CR2_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_100G_KR2_CR2_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_200G_KR4_CR4_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AIFC_READ_BACK_BASE_200G_KR4_CR4_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT00 */
#define NIC0_SERDES0_LANE1_REGISTER_LT00_TRAINING_RESTART_SC_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT00_TRAINING_RESTART_SC_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_LT00_TRAINING_EN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_LT00_TRAINING_EN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_LT00_RSVD_LT00_15_02_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT00_RSVD_LT00_15_02_MASK 0xFFFC

/* NIC0_SERDES0_LANE1_REGISTER_LT04 */
#define NIC0_SERDES0_LANE1_REGISTER_LT04_READOUT_TXSTATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT04_READOUT_TXSTATE_MASK 0x1F
#define NIC0_SERDES0_LANE1_REGISTER_LT04_SIG_DET_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT04_SIG_DET_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_LT04_TX_TRAINING_DATA_EN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT04_TX_TRAINING_DATA_EN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT04_TRAINING_FAILURE_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT04_TRAINING_FAILURE_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT04_READOUT_TRAINING_STATE_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT04_READOUT_TRAINING_STATE_MASK 0x700
#define NIC0_SERDES0_LANE1_REGISTER_LT04_RX_TRAINED_FLAG_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_LT04_RX_TRAINED_FLAG_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_LT04_FRAME_LOCK_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT04_FRAME_LOCK_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT04_RSVD_LT04_15_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT04_RSVD_LT04_15_13_MASK 0xE000

/* NIC0_SERDES0_LANE1_REGISTER_LT05 */
#define NIC0_SERDES0_LANE1_REGISTER_LT05_DME_ERROR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT05_DME_ERROR_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT06 */
#define NIC0_SERDES0_LANE1_REGISTER_LT06_MAX_WAIT_TIMER_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT06_MAX_WAIT_TIMER_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT07 */
#define NIC0_SERDES0_LANE1_REGISTER_LT07_MAX_WAIT_TIMER_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT07_MAX_WAIT_TIMER_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT08 */
#define NIC0_SERDES0_LANE1_REGISTER_LT08_WAIT_TIMER_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT08_WAIT_TIMER_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT09 */
#define NIC0_SERDES0_LANE1_REGISTER_LT09_WAIT_TIMER_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT09_WAIT_TIMER_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT0A */
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_RSVD_LT0A_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_RSVD_LT0A_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_RSVD_LT0A_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_RSVD_LT0A_04_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_TOTAL_POWER_MAX_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_TOTAL_POWER_MAX_MASK 0x7E0
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_RSVD_LT0A_11_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_RSVD_LT0A_11_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_TRAINING_STATE_OW_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_TRAINING_STATE_OW_MASK 0x7000
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_TRAINING_STATE_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT0A_TRAINING_STATE_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT0B */
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_TAPM1_MIN_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_TAPM1_MIN_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_RSVD_LT0B_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_RSVD_LT0B_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_TAPM1_MAX_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_TAPM1_MAX_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_RSVD_LT0B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT0B_RSVD_LT0B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT0C */
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_TAPM1_INI_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_TAPM1_INI_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_RSVD_LT0C_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_RSVD_LT0C_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_TAPM1_PRESET_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_TAPM1_PRESET_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_RSVD_LT0C_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT0C_RSVD_LT0C_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT0D */
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_TAP0_MIN_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_TAP0_MIN_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_RSVD_LT0D_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_RSVD_LT0D_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_TAP0_MAX_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_TAP0_MAX_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_RSVD_LT0D_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT0D_RSVD_LT0D_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT0E */
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_TAP0_INI_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_TAP0_INI_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_RSVD_LT0E_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_RSVD_LT0E_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_TAP0_PRESET_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_TAP0_PRESET_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_RSVD_LT0E_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT0E_RSVD_LT0E_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT0F */
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_TAP1_MIN_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_TAP1_MIN_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_RSVD_LT0F_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_RSVD_LT0F_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_TAP1_MAX_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_TAP1_MAX_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_RSVD_LT0F_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT0F_RSVD_LT0F_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT10 */
#define NIC0_SERDES0_LANE1_REGISTER_LT10_TAP1_INI_VAL_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT10_TAP1_INI_VAL_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT10_RSVD_LT10_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT10_RSVD_LT10_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT10_TAP1_PRESET_VAL_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT10_TAP1_PRESET_VAL_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT10_RSVD_LT10_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT10_RSVD_LT10_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT11 */
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_COEFF_M1UPDATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_COEFF_M1UPDATE_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_COEFF_0UPDATE_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_COEFF_0UPDATE_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_COEFF_1UPDATE_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_COEFF_1UPDATE_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT11_RSVD_LT11_11_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT11_RSVD_LT11_11_06_MASK 0xFC0
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_INIT_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_INIT_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_PRESET_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT11_LP_PRESET_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_LT11_RSVD_LT11_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT11_RSVD_LT11_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT12 */
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_M1UPDATE_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_M1UPDATE_OW_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_0UPDATE_OW_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_0UPDATE_OW_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_1UPDATE_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_1UPDATE_OW_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_M1UPDATE_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_M1UPDATE_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_0UPDATE_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_0UPDATE_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_1UPDATE_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_COEFF_1UPDATE_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT12_RSVD_LT12_11_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT12_RSVD_LT12_11_09_MASK 0xE00
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_INIT_OW_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_INIT_OW_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_PRESET_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_PRESET_OW_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_INIT_OWEN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_INIT_OWEN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_PRESET_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT12_LP_PRESET_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT13 */
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_COEFF_M1STATUS_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_COEFF_M1STATUS_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_COEFF_0STATUS_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_COEFF_0STATUS_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_COEFF_1STATUS_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_COEFF_1STATUS_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT13_RSVD_LT13_14_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT13_RSVD_LT13_14_06_MASK 0x7FC0
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_RECEIVER_READY_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT13_LP_RECEIVER_READY_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT14 */
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_M1STATUS_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_M1STATUS_OW_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_0STATUS_OW_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_0STATUS_OW_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_1STATUS_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_1STATUS_OW_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_M1STATUS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_M1STATUS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_0STATUS_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_0STATUS_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_1STATUS_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_COEFF_1STATUS_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT14_RSVD_LT14_13_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT14_RSVD_LT14_13_09_MASK 0x3E00
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_RECEIVER_READY_OW_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_RECEIVER_READY_OW_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_RECEIVER_READY_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT14_LP_RECEIVER_READY_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT15 */
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_COEFF_M1UPDATE_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_COEFF_M1UPDATE_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_COEFF_0UPDATE_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_COEFF_0UPDATE_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_COEFF_1UPDATE_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_COEFF_1UPDATE_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT15_RSVD_LT15_11_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT15_RSVD_LT15_11_06_MASK 0xFC0
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_INIT_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_INIT_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_PRESET_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT15_LD_PRESET_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_LT15_RSVD_LT15_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT15_RSVD_LT15_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT16 */
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_M1UPDATE_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_M1UPDATE_OW_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_0UPDATE_OW_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_0UPDATE_OW_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_1UPDATE_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_1UPDATE_OW_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_M1UPDATE_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_M1UPDATE_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_0UPDATE_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_0UPDATE_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_1UPDATE_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_COEFF_1UPDATE_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT16_RSVD_LT16_11_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT16_RSVD_LT16_11_09_MASK 0xE00
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_INIT_OW_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_INIT_OW_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_PRESET_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_PRESET_OW_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_INIT_OWEN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_INIT_OWEN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_PRESET_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT16_LD_PRESET_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT17 */
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_COEFF_M1STATUS_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_COEFF_M1STATUS_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_COEFF_0STATUS_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_COEFF_0STATUS_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_COEFF_1STATUS_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_COEFF_1STATUS_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT17_RSVD_LT17_14_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT17_RSVD_LT17_14_06_MASK 0x7FC0
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_RECEIVER_READY_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT17_LD_RECEIVER_READY_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT18 */
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_M1STATUS_OW_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_M1STATUS_OW_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_0STATUS_OW_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_0STATUS_OW_MASK 0xC
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_1STATUS_OW_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_1STATUS_OW_MASK 0x30
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_M1STATUS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_M1STATUS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_0STATUS_OWEN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_0STATUS_OWEN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_1STATUS_OWEN_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_COEFF_1STATUS_OWEN_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT18_RSVD_LT18_13_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT18_RSVD_LT18_13_09_MASK 0x3E00
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_RECEIVER_READY_OW_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_RECEIVER_READY_OW_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_RECEIVER_READY_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT18_LD_RECEIVER_READY_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT19 */
#define NIC0_SERDES0_LANE1_REGISTER_LT19_SEND_CLEAR_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT19_SEND_CLEAR_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_LT19_RX_TRAINED_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_LT19_RX_TRAINED_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_LT19_AUTO_FINISH_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT19_AUTO_FINISH_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF1_FRAME_DEC_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF1_FRAME_DEC_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF1_FRAME_INC_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF1_FRAME_INC_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFFM1_FRAME_DEC_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFFM1_FRAME_DEC_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFFM1_FRAME_INC_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFFM1_FRAME_INC_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF0_FRAME_DEC_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF0_FRAME_DEC_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF0_FRAME_INC_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT19_COEFF0_FRAME_INC_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT19_INI_FRAME_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT19_INI_FRAME_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_LT19_PRESET_FRAME_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT19_PRESET_FRAME_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_LT19_HOLD_FRAME_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_LT19_HOLD_FRAME_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_LT19_DIS_AN_START_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT19_DIS_AN_START_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT19_TRAINING_RESET_ALL_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT19_TRAINING_RESET_ALL_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_LT19_RSVD_LT19_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT19_RSVD_LT19_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT1A */
#define NIC0_SERDES0_LANE1_REGISTER_LT1A_FINISH_CNTR_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT1A_FINISH_CNTR_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT1B */
#define NIC0_SERDES0_LANE1_REGISTER_LT1B_FINISH_CNTR_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT1B_FINISH_CNTR_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT1C */
#define NIC0_SERDES0_LANE1_REGISTER_LT1C_TRAIN_INST_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT1C_TRAIN_INST_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT1D */
#define NIC0_SERDES0_LANE1_REGISTER_LT1D_TRAIN_INST_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT1D_TRAIN_INST_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT1E */
#define NIC0_SERDES0_LANE1_REGISTER_LT1E_TRAIN_INST_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT1E_TRAIN_INST_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT1F */
#define NIC0_SERDES0_LANE1_REGISTER_LT1F_TRAIN_INST_63_48_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT1F_TRAIN_INST_63_48_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT20 */
#define NIC0_SERDES0_LANE1_REGISTER_LT20_TRAIN_INST_79_64_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT20_TRAIN_INST_79_64_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT21 */
#define NIC0_SERDES0_LANE1_REGISTER_LT21_TRAIN_INST_95_80_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT21_TRAIN_INST_95_80_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT22 */
#define NIC0_SERDES0_LANE1_REGISTER_LT22_TRAIN_INST_111_96_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT22_TRAIN_INST_111_96_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT23 */
#define NIC0_SERDES0_LANE1_REGISTER_LT23_TRAIN_INST_127_112_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT23_TRAIN_INST_127_112_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT24 */
#define NIC0_SERDES0_LANE1_REGISTER_LT24_RSVD_LT24_13_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT24_RSVD_LT24_13_00_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_LT24_TRAIN_MODE_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT24_TRAIN_MODE_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT25 */
#define NIC0_SERDES0_LANE1_REGISTER_LT25_HOLDOFF_TIMER_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT25_HOLDOFF_TIMER_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT26 */
#define NIC0_SERDES0_LANE1_REGISTER_LT26_HOLDOFF_TIMER_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT26_HOLDOFF_TIMER_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT29 */
#define NIC0_SERDES0_LANE1_REGISTER_LT29_RSVD_LT29_03_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT29_RSVD_LT29_03_00_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_LT29_RSVD_LT29_07_04_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_LT29_RSVD_LT29_07_04_MASK 0xF0
#define NIC0_SERDES0_LANE1_REGISTER_LT29_TOTAL_POWER_MAX_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT29_TOTAL_POWER_MAX_50G_MASK 0x7F00
#define NIC0_SERDES0_LANE1_REGISTER_LT29_RSVD_LT29_15_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT29_RSVD_LT29_15_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT2A */
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_TAP0_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_TAP0_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_RSVD_LT2A_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_RSVD_LT2A_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_TAP0_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_TAP0_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_RSVD_LT2A_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT2A_RSVD_LT2A_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT2B */
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_TAP0_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_TAP0_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_RSVD_LT2B_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_RSVD_LT2B_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_TAP0_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_TAP0_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_RSVD_LT2B_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT2B_RSVD_LT2B_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT2C */
#define NIC0_SERDES0_LANE1_REGISTER_LT2C_RSVD_LT2C_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT2C_RSVD_LT2C_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_LT2C_TAP0_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT2C_TAP0_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT2C_RSVD_LT2C_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT2C_RSVD_LT2C_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT2D */
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_TAP1_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_TAP1_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_RSVD_LT2D_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_RSVD_LT2D_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_TAP1_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_TAP1_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_RSVD_LT2D_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT2D_RSVD_LT2D_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT2E */
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_TAP1_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_TAP1_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_RSVD_LT2E_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_RSVD_LT2E_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_TAP1_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_TAP1_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_RSVD_LT2E_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT2E_RSVD_LT2E_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT2F */
#define NIC0_SERDES0_LANE1_REGISTER_LT2F_RSVD_LT2F_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT2F_RSVD_LT2F_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_LT2F_TAP1_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT2F_TAP1_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT2F_RSVD_LT2F_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT2F_RSVD_LT2F_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT30 */
#define NIC0_SERDES0_LANE1_REGISTER_LT30_TAPM1_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT30_TAPM1_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT30_RSVD_LT30_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT30_RSVD_LT30_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT30_TAPM1_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT30_TAPM1_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT30_RSVD_LT30_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT30_RSVD_LT30_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT31 */
#define NIC0_SERDES0_LANE1_REGISTER_LT31_TAPM1_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT31_TAPM1_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT31_RSVD_LT31_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT31_RSVD_LT31_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT31_TAPM1_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT31_TAPM1_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT31_RSVD_LT31_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT31_RSVD_LT31_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT32 */
#define NIC0_SERDES0_LANE1_REGISTER_LT32_RSVD_LT32_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT32_RSVD_LT32_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_LT32_TAPM1_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT32_TAPM1_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT32_RSVD_LT32_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT32_RSVD_LT32_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT33 */
#define NIC0_SERDES0_LANE1_REGISTER_LT33_TAPM2_MIN_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT33_TAPM2_MIN_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT33_RSVD_LT33_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT33_RSVD_LT33_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT33_TAPM2_MAX_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT33_TAPM2_MAX_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT33_RSVD_LT33_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT33_RSVD_LT33_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT34 */
#define NIC0_SERDES0_LANE1_REGISTER_LT34_TAPM2_PRESET2_VAL_50G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT34_TAPM2_PRESET2_VAL_50G_MASK 0x3F
#define NIC0_SERDES0_LANE1_REGISTER_LT34_RSVD_LT34_07_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT34_RSVD_LT34_07_06_MASK 0xC0
#define NIC0_SERDES0_LANE1_REGISTER_LT34_TAPM2_PRESET1_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT34_TAPM2_PRESET1_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT34_RSVD_LT34_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT34_RSVD_LT34_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT35 */
#define NIC0_SERDES0_LANE1_REGISTER_LT35_RSVD_LT35_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT35_RSVD_LT35_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_LT35_TAPM2_PRESET3_VAL_50G_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT35_TAPM2_PRESET3_VAL_50G_MASK 0x3F00
#define NIC0_SERDES0_LANE1_REGISTER_LT35_RSVD_LT35_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT35_RSVD_LT35_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT36 */
#define NIC0_SERDES0_LANE1_REGISTER_LT36_FINISH_CNTR_50G_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT36_FINISH_CNTR_50G_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT37 */
#define NIC0_SERDES0_LANE1_REGISTER_LT37_FINISH_CNTR_50G_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT37_FINISH_CNTR_50G_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT38 */
#define NIC0_SERDES0_LANE1_REGISTER_LT38_TRAIN_INST_50G_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT38_TRAIN_INST_50G_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT39 */
#define NIC0_SERDES0_LANE1_REGISTER_LT39_TRAIN_INST_50G_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT39_TRAIN_INST_50G_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT3A */
#define NIC0_SERDES0_LANE1_REGISTER_LT3A_TRAIN_INST_50G_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT3A_TRAIN_INST_50G_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT3B */
#define NIC0_SERDES0_LANE1_REGISTER_LT3B_TRAIN_INST_50G_63_48_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT3B_TRAIN_INST_50G_63_48_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT3C */
#define NIC0_SERDES0_LANE1_REGISTER_LT3C_TRAIN_INST_50G_79_64_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT3C_TRAIN_INST_50G_79_64_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT3D */
#define NIC0_SERDES0_LANE1_REGISTER_LT3D_TRAIN_INST_50G_95_80_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT3D_TRAIN_INST_50G_95_80_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT3E */
#define NIC0_SERDES0_LANE1_REGISTER_LT3E_TRAIN_INST_50G_111_96_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT3E_TRAIN_INST_50G_111_96_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT3F */
#define NIC0_SERDES0_LANE1_REGISTER_LT3F_TRAIN_INST_50G_127_112_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT3F_TRAIN_INST_50G_127_112_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT40 */
#define NIC0_SERDES0_LANE1_REGISTER_LT40_TRAIN_INST_50G_143_128_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT40_TRAIN_INST_50G_143_128_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT41 */
#define NIC0_SERDES0_LANE1_REGISTER_LT41_TRAIN_INST_50G_159_144_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT41_TRAIN_INST_50G_159_144_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT42 */
#define NIC0_SERDES0_LANE1_REGISTER_LT42_RSVD_LT42_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT42_RSVD_LT42_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_REQ_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_REQ_OW_MASK 0x18
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_REQ_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_REQ_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_SEL_OW_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_SEL_OW_MASK 0x1C0
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_SEL_OWEN_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_COEFF_SEL_OWEN_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_MOD_PREC_REQ_OW_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_MOD_PREC_REQ_OW_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_MOD_PREC_REQ_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_MOD_PREC_REQ_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_IC_REQ_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_IC_REQ_OW_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_IC_REQ_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT42_LP_IC_REQ_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT43 */
#define NIC0_SERDES0_LANE1_REGISTER_LT43_RSVD_LT43_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT43_RSVD_LT43_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OW_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OW_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OWEN_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_RCV_TF_LOCK_STS_OWEN_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_OW_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_SEL_OW_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_SEL_OW_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_SEL_OWEN_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_COEFF_STS_SEL_OWEN_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_IC_STS_OW_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_IC_STS_OW_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_IC_STS_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_IC_STS_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_MOD_PREC_STS_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_MOD_PREC_STS_OW_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_MOD_PREC_STS_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT43_LP_MOD_PREC_STS_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT44 */
#define NIC0_SERDES0_LANE1_REGISTER_LT44_RSVD_LT44_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT44_RSVD_LT44_00_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OW_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OW_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OWEN_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_RCV_TF_LOCK_STS_OWEN_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_REQ_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_REQ_OW_MASK 0x18
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_REQ_OWEN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_REQ_OWEN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_SEL_OW_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_SEL_OW_MASK 0x1C0
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_SEL_OWEN_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_COEFF_SEL_OWEN_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_MOD_PREC_REQ_OW_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_MOD_PREC_REQ_OW_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_MOD_PREC_REQ_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_MOD_PREC_REQ_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_IC_REQ_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_IC_REQ_OW_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_IC_REQ_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT44_LD_IC_REQ_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT45 */
#define NIC0_SERDES0_LANE1_REGISTER_LT45_RSVD_LT45_02_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT45_RSVD_LT45_02_00_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_OW_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_OW_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_OWEN_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_OWEN_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_SEL_OW_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_SEL_OW_MASK 0x380
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_SEL_OWEN_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_COEFF_STS_SEL_OWEN_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_IC_STS_OW_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_IC_STS_OW_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_IC_STS_OWEN_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_IC_STS_OWEN_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_MOD_PREC_STS_OW_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_MOD_PREC_STS_OW_MASK 0x6000
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_MOD_PREC_STS_OWEN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT45_LD_MOD_PREC_STS_OWEN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT4E */
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_SEED_10_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_SEED_10_0_MASK 0x7FF
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_POLYNOMIAL_IDENTIFIER_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_POLYNOMIAL_IDENTIFIER_MASK 0x1800
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_RSVD_LT4E_13_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_RSVD_LT4E_13_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_SEED_12_11_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT4E_SEED_12_11_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT4F */
#define NIC0_SERDES0_LANE1_REGISTER_LT4F_CNTR_25G_START_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT4F_CNTR_25G_START_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_LT4F_RECORD_CLEAR_25G_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT4F_RECORD_CLEAR_25G_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_LT4F_RECORD_25G_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT4F_RECORD_25G_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT50 */
#define NIC0_SERDES0_LANE1_REGISTER_LT50_RECORD_FRAME_25G_119_104_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT50_RECORD_FRAME_25G_119_104_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT51 */
#define NIC0_SERDES0_LANE1_REGISTER_LT51_RECORD_FRAME_25G_103_88_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT51_RECORD_FRAME_25G_103_88_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT52 */
#define NIC0_SERDES0_LANE1_REGISTER_LT52_RECORD_FRAME_25G_87_72_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT52_RECORD_FRAME_25G_87_72_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT53 */
#define NIC0_SERDES0_LANE1_REGISTER_LT53_RECORD_FRAME_25G_71_56_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT53_RECORD_FRAME_25G_71_56_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT54 */
#define NIC0_SERDES0_LANE1_REGISTER_LT54_RECORD_FRAME_25G_55_40_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT54_RECORD_FRAME_25G_55_40_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT55 */
#define NIC0_SERDES0_LANE1_REGISTER_LT55_RECORD_FRAME_25G_39_24_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT55_RECORD_FRAME_25G_39_24_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT56 */
#define NIC0_SERDES0_LANE1_REGISTER_LT56_RECORD_FRAME_25G_23_8_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT56_RECORD_FRAME_25G_23_8_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT57 */
#define NIC0_SERDES0_LANE1_REGISTER_LT57_RSVD_LT57_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT57_RSVD_LT57_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_LT57_RECORD_FRAME_25G_7_0_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT57_RECORD_FRAME_25G_7_0_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_LT58 */
#define NIC0_SERDES0_LANE1_REGISTER_LT58_CNTR_50G_START_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT58_CNTR_50G_START_MASK 0x3FFF
#define NIC0_SERDES0_LANE1_REGISTER_LT58_RECORD_CLEAR_50G_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT58_RECORD_CLEAR_50G_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_LT58_RECORD_50G_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT58_RECORD_50G_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT59 */
#define NIC0_SERDES0_LANE1_REGISTER_LT59_RECORD_FRAME_50G_191_176_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT59_RECORD_FRAME_50G_191_176_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT5A */
#define NIC0_SERDES0_LANE1_REGISTER_LT5A_RECORD_FRAME_50G_175_160_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT5A_RECORD_FRAME_50G_175_160_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT5B */
#define NIC0_SERDES0_LANE1_REGISTER_LT5B_RECORD_FRAME_50G_159_144_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT5B_RECORD_FRAME_50G_159_144_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT5C */
#define NIC0_SERDES0_LANE1_REGISTER_LT5C_RECORD_FRAME_50G_143_128_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT5C_RECORD_FRAME_50G_143_128_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT5D */
#define NIC0_SERDES0_LANE1_REGISTER_LT5D_RECORD_FRAME_50G_127_112_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT5D_RECORD_FRAME_50G_127_112_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT5E */
#define NIC0_SERDES0_LANE1_REGISTER_LT5E_RECORD_FRAME_50G_111_96_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT5E_RECORD_FRAME_50G_111_96_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT5F */
#define NIC0_SERDES0_LANE1_REGISTER_LT5F_RECORD_FRAME_50G_95_80_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT5F_RECORD_FRAME_50G_95_80_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT60 */
#define NIC0_SERDES0_LANE1_REGISTER_LT60_RECORD_FRAME_50G_79_64_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT60_RECORD_FRAME_50G_79_64_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT61 */
#define NIC0_SERDES0_LANE1_REGISTER_LT61_RECORD_FRAME_50G_63_48_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT61_RECORD_FRAME_50G_63_48_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT62 */
#define NIC0_SERDES0_LANE1_REGISTER_LT62_RECORD_FRAME_50G_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT62_RECORD_FRAME_50G_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT63 */
#define NIC0_SERDES0_LANE1_REGISTER_LT63_RECORD_FRAME_50G_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT63_RECORD_FRAME_50G_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT64 */
#define NIC0_SERDES0_LANE1_REGISTER_LT64_RECORD_FRAME_50G_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT64_RECORD_FRAME_50G_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_LT67 */
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_COEFF_REQ_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_COEFF_REQ_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_COEFF_SEL_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_COEFF_SEL_MASK 0x1C
#define NIC0_SERDES0_LANE1_REGISTER_LT67_RSVD_LT67_07_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT67_RSVD_LT67_07_05_MASK 0xE0
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_MOD_PREC_REQ_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_MOD_PREC_REQ_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_LT67_RSVD_LT67_11_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT67_RSVD_LT67_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_IC_REQ_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT67_LP_IC_REQ_MASK 0x3000
#define NIC0_SERDES0_LANE1_REGISTER_LT67_RSVD_LT67_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT67_RSVD_LT67_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT68 */
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_COEFF_STS_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_COEFF_STS_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_COEFF_STS_SEL_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_COEFF_STS_SEL_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_LT68_RSVD_LT68_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT68_RSVD_LT68_06_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_PARITY_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_PARITY_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_IC_STS_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_IC_STS_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_RCV_TF_LOCK_STS_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_RCV_TF_LOCK_STS_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_MOD_PREC_STS_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_MOD_PREC_STS_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_LT68_RSVD_LT68_14_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT68_RSVD_LT68_14_12_MASK 0x7000
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_RECEIVER_READY_50G_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT68_LP_RECEIVER_READY_50G_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_LT69 */
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_COEFF_REQ_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_COEFF_REQ_MASK 0x3
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_COEFF_SEL_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_COEFF_SEL_MASK 0x1C
#define NIC0_SERDES0_LANE1_REGISTER_LT69_RSVD_LT69_07_05_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_LT69_RSVD_LT69_07_05_MASK 0xE0
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_MOD_PREC_REQ_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_MOD_PREC_REQ_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_LT69_RSVD_LT69_11_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT69_RSVD_LT69_11_10_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_IC_REQ_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT69_LD_IC_REQ_MASK 0x3000
#define NIC0_SERDES0_LANE1_REGISTER_LT69_RSVD_LT69_15_14_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_LT69_RSVD_LT69_15_14_MASK 0xC000

/* NIC0_SERDES0_LANE1_REGISTER_LT6A */
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_COEFF_STS_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_COEFF_STS_MASK 0x7
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_COEFF_STS_SEL_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_COEFF_STS_SEL_MASK 0x38
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_RSVD_LT6A_06_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_RSVD_LT6A_06_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_PARITY_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_PARITY_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_IC_STS_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_IC_STS_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_RCV_TF_LOCK_STS_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_RCV_TF_LOCK_STS_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_MOD_PREC_STS_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_MOD_PREC_STS_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_RSVD_LT6A_14_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_RSVD_LT6A_14_12_MASK 0x7000
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_RECEIVER_READY_50G_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_LT6A_LD_RECEIVER_READY_50G_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AN01 */
#define NIC0_SERDES0_LANE1_REGISTER_AN01_AA_HCD_RESOLVED_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN01_AA_HCD_RESOLVED_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AN01_AN_FINISHED_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AN01_AN_FINISHED_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AN01_LINK_TRAINING_DONE_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AN01_LINK_TRAINING_DONE_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AN01_RSVD_AN01_15_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AN01_RSVD_AN01_15_03_MASK 0xFFF8

/* NIC0_SERDES0_LANE1_REGISTER_AN02 */
#define NIC0_SERDES0_LANE1_REGISTER_AN02_COMPANY_OUI_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN02_COMPANY_OUI_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AN03 */
#define NIC0_SERDES0_LANE1_REGISTER_AN03_RSVD_AN03_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN03_RSVD_AN03_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_AN03_COMPANY_OUI_BIT_23_16_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AN03_COMPANY_OUI_BIT_23_16_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_AN04 */
#define NIC0_SERDES0_LANE1_REGISTER_AN04_REVISION_NUM_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN04_REVISION_NUM_MASK 0xF
#define NIC0_SERDES0_LANE1_REGISTER_AN04_MODEL_NUM_ANEG_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AN04_MODEL_NUM_ANEG_MASK 0x3F0
#define NIC0_SERDES0_LANE1_REGISTER_AN04_RSVD_AN04_15_10_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AN04_RSVD_AN04_15_10_MASK 0xFC00

/* NIC0_SERDES0_LANE1_REGISTER_AN05 */
#define NIC0_SERDES0_LANE1_REGISTER_AN05_PCS_ADVERTISE_ABILITY_S_BIT_22_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN05_PCS_ADVERTISE_ABILITY_S_BIT_22_16_MASK 0x7F
#define NIC0_SERDES0_LANE1_REGISTER_AN05_RSVD_AN05_07_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AN05_RSVD_AN05_07_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_25G_S_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_25G_S_MASK 0x300
#define NIC0_SERDES0_LANE1_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_50G_S_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AN05_PCS_ADVERTISE_CONSORTIUM_50G_S_MASK 0xC00
#define NIC0_SERDES0_LANE1_REGISTER_AN05_RSVD_AN05_15_12_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AN05_RSVD_AN05_15_12_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_AN06 */
#define NIC0_SERDES0_LANE1_REGISTER_AN06_PCS_ADVERTISE_ABILITY_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN06_PCS_ADVERTISE_ABILITY_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AN07 */
#define NIC0_SERDES0_LANE1_REGISTER_AN07_RSVD_AN07_07_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN07_RSVD_AN07_07_00_MASK 0xFF
#define NIC0_SERDES0_LANE1_REGISTER_AN07_PCS_ADVERTISE_FEC_S_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AN07_PCS_ADVERTISE_FEC_S_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_AN07_PCS_ADVERTISE_CONSORTIUM_FEC_S_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AN07_PCS_ADVERTISE_CONSORTIUM_FEC_S_MASK 0xF000

/* NIC0_SERDES0_LANE1_REGISTER_AN08 */
#define NIC0_SERDES0_LANE1_REGISTER_AN08_MODE_25G_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN08_MODE_25G_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AN08_PCS_AUTONEG_S_EN_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AN08_PCS_AUTONEG_S_EN_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AN08_PCS_RESTART_AUTONEG_S_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AN08_PCS_RESTART_AUTONEG_S_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AN08_TX_NONCE_SEED_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AN08_TX_NONCE_SEED_MASK 0xF8
#define NIC0_SERDES0_LANE1_REGISTER_AN08_RSVD_AN08_15_08_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AN08_RSVD_AN08_15_08_MASK 0xFF00

/* NIC0_SERDES0_LANE1_REGISTER_AN09 */
#define NIC0_SERDES0_LANE1_REGISTER_AN09_PCS_LINK_STATUS_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN09_PCS_LINK_STATUS_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AN0A */
#define NIC0_SERDES0_LANE1_REGISTER_AN0A_PCS_LINK_STATUS_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN0A_PCS_LINK_STATUS_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AN10 */
#define NIC0_SERDES0_LANE1_REGISTER_AN10_TX_AN_OR_LT_EN_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AN10_TX_AN_OR_LT_EN_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AN10_TX_DW_SEL_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AN10_TX_DW_SEL_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AN10_RX_DW_SEL_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AN10_RX_DW_SEL_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AN10_RSVD_AN10_15_03_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AN10_RSVD_AN10_15_03_MASK 0xFFF8

/* NIC0_SERDES0_LANE1_REGISTER_AK00 */
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_LINK_FAIL_INHIBIT_TIMER_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_LINK_FAIL_INHIBIT_TIMER_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_CONSORTIUM_RESOLUTION_S_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_CONSORTIUM_RESOLUTION_S_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_BP_RESOLUTION_S_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_BP_RESOLUTION_S_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_ACK_MATCH_IN_S2_S5_S_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_ACK_MATCH_IN_S2_S5_S_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_ACK2_CONSISTENCY_MATCH_S_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_ACK2_CONSISTENCY_MATCH_S_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_ACK2_CTRL_S_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_ACK2_CTRL_S_MASK 0x60
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_ECHO_NONCE_CHECK_S_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_ECHO_NONCE_CHECK_S_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AK00_RX_ARG_DIS_TOGGLE_CHECK_S_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AK00_RX_ARG_DIS_TOGGLE_CHECK_S_MASK 0x100
#define NIC0_SERDES0_LANE1_REGISTER_AK00_TX_ARG_DIS_TOGGLE_S_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AK00_TX_ARG_DIS_TOGGLE_S_MASK 0x200
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_NONCE_MATCH_S_SHIFT 10
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_DIS_NONCE_MATCH_S_MASK 0x400
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_ANEG_SPEEDUP_S_SHIFT 11
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_ANEG_SPEEDUP_S_MASK 0x800
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_ANEG_IEEE_MODE_S_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_ANEG_IEEE_MODE_S_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_REG_RESET_ANEG_S_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_REG_RESET_ANEG_S_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_RESET_ANG_CSTM_REGS_S_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_RESET_ANG_CSTM_REGS_S_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_RESET_ANG_IEEE_REGS_S_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AK00_ARG_RESET_ANG_IEEE_REGS_S_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AK02 */
#define NIC0_SERDES0_LANE1_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_0_MASK 0x1
#define NIC0_SERDES0_LANE1_REGISTER_AK02_DIS_BP_FEC_BITS_FOR_CONSORTIUM_SPEED_SHIFT 1
#define NIC0_SERDES0_LANE1_REGISTER_AK02_DIS_BP_FEC_BITS_FOR_CONSORTIUM_SPEED_MASK 0x2
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_VAL_SHIFT 2
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_VAL_MASK 0x4
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_EN_SHIFT 3
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_MR_AUTONEG_COMPLETE_S_OW_EN_MASK 0x8
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_VAL_SHIFT 4
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_VAL_MASK 0x10
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_EN_SHIFT 5
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_AN_LINK_GOOD_S_OW_EN_MASK 0x20
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_VAL_SHIFT 6
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_VAL_MASK 0x40
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_EN_SHIFT 7
#define NIC0_SERDES0_LANE1_REGISTER_AK02_AA_HCD_RESOLVED_S_OW_EN_MASK 0x80
#define NIC0_SERDES0_LANE1_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_4_1_SHIFT 8
#define NIC0_SERDES0_LANE1_REGISTER_AK02_HCD_BIT_OW_VAL_BIT_4_1_MASK 0xF00
#define NIC0_SERDES0_LANE1_REGISTER_AK02_FEC_KR_OW_VAL_SHIFT 12
#define NIC0_SERDES0_LANE1_REGISTER_AK02_FEC_KR_OW_VAL_MASK 0x1000
#define NIC0_SERDES0_LANE1_REGISTER_AK02_FEC_RS_OW_VAL_SHIFT 13
#define NIC0_SERDES0_LANE1_REGISTER_AK02_FEC_RS_OW_VAL_MASK 0x2000
#define NIC0_SERDES0_LANE1_REGISTER_AK02_FEC_RESOLUTION_OW_EN_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AK02_FEC_RESOLUTION_OW_EN_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AK02_HCD_BIT_OW_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AK02_HCD_BIT_OW_EN_MASK 0x8000

/* NIC0_SERDES0_LANE1_REGISTER_AK11 */
#define NIC0_SERDES0_LANE1_REGISTER_AK11_AA_TX_PAGE_0_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK11_AA_TX_PAGE_0_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK12 */
#define NIC0_SERDES0_LANE1_REGISTER_AK12_AA_TX_PAGE_0_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK12_AA_TX_PAGE_0_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK13 */
#define NIC0_SERDES0_LANE1_REGISTER_AK13_AA_TX_PAGE_0_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK13_AA_TX_PAGE_0_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK14 */
#define NIC0_SERDES0_LANE1_REGISTER_AK14_AA_TX_PAGE_1_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK14_AA_TX_PAGE_1_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK15 */
#define NIC0_SERDES0_LANE1_REGISTER_AK15_AA_TX_PAGE_1_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK15_AA_TX_PAGE_1_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK16 */
#define NIC0_SERDES0_LANE1_REGISTER_AK16_AA_TX_PAGE_1_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK16_AA_TX_PAGE_1_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK17 */
#define NIC0_SERDES0_LANE1_REGISTER_AK17_AA_TX_PAGE_2_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK17_AA_TX_PAGE_2_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK18 */
#define NIC0_SERDES0_LANE1_REGISTER_AK18_AA_TX_PAGE_2_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK18_AA_TX_PAGE_2_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK19 */
#define NIC0_SERDES0_LANE1_REGISTER_AK19_AA_TX_PAGE_2_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK19_AA_TX_PAGE_2_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK1A */
#define NIC0_SERDES0_LANE1_REGISTER_AK1A_AA_TX_PAGE_3_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK1A_AA_TX_PAGE_3_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK1B */
#define NIC0_SERDES0_LANE1_REGISTER_AK1B_AA_TX_PAGE_3_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK1B_AA_TX_PAGE_3_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK1C */
#define NIC0_SERDES0_LANE1_REGISTER_AK1C_AA_TX_PAGE_3_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK1C_AA_TX_PAGE_3_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK1D */
#define NIC0_SERDES0_LANE1_REGISTER_AK1D_AA_TX_PAGE_4_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK1D_AA_TX_PAGE_4_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK1E */
#define NIC0_SERDES0_LANE1_REGISTER_AK1E_AA_TX_PAGE_4_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK1E_AA_TX_PAGE_4_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK1F */
#define NIC0_SERDES0_LANE1_REGISTER_AK1F_AA_TX_PAGE_4_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK1F_AA_TX_PAGE_4_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK20 */
#define NIC0_SERDES0_LANE1_REGISTER_AK20_AA_TX_PAGE_5_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK20_AA_TX_PAGE_5_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK21 */
#define NIC0_SERDES0_LANE1_REGISTER_AK21_AA_TX_PAGE_5_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK21_AA_TX_PAGE_5_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK22 */
#define NIC0_SERDES0_LANE1_REGISTER_AK22_AA_TX_PAGE_5_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK22_AA_TX_PAGE_5_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK23 */
#define NIC0_SERDES0_LANE1_REGISTER_AK23_AA_TX_PAGE_6_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK23_AA_TX_PAGE_6_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK24 */
#define NIC0_SERDES0_LANE1_REGISTER_AK24_AA_TX_PAGE_6_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK24_AA_TX_PAGE_6_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK25 */
#define NIC0_SERDES0_LANE1_REGISTER_AK25_AA_TX_PAGE_6_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK25_AA_TX_PAGE_6_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK26 */
#define NIC0_SERDES0_LANE1_REGISTER_AK26_AA_TX_PAGE_7_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK26_AA_TX_PAGE_7_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK27 */
#define NIC0_SERDES0_LANE1_REGISTER_AK27_AA_TX_PAGE_7_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK27_AA_TX_PAGE_7_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK28 */
#define NIC0_SERDES0_LANE1_REGISTER_AK28_AA_TX_PAGE_7_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK28_AA_TX_PAGE_7_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK30 */
#define NIC0_SERDES0_LANE1_REGISTER_AK30_AA_RX_PAGE_0_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK30_AA_RX_PAGE_0_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK31 */
#define NIC0_SERDES0_LANE1_REGISTER_AK31_AA_RX_PAGE_0_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK31_AA_RX_PAGE_0_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK32 */
#define NIC0_SERDES0_LANE1_REGISTER_AK32_AA_RX_PAGE_0_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK32_AA_RX_PAGE_0_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK33 */
#define NIC0_SERDES0_LANE1_REGISTER_AK33_AA_RX_PAGE_1_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK33_AA_RX_PAGE_1_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK34 */
#define NIC0_SERDES0_LANE1_REGISTER_AK34_AA_RX_PAGE_1_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK34_AA_RX_PAGE_1_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK35 */
#define NIC0_SERDES0_LANE1_REGISTER_AK35_AA_RX_PAGE_1_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK35_AA_RX_PAGE_1_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK36 */
#define NIC0_SERDES0_LANE1_REGISTER_AK36_AA_RX_PAGE_2_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK36_AA_RX_PAGE_2_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK37 */
#define NIC0_SERDES0_LANE1_REGISTER_AK37_AA_RX_PAGE_2_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK37_AA_RX_PAGE_2_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK38 */
#define NIC0_SERDES0_LANE1_REGISTER_AK38_AA_RX_PAGE_2_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK38_AA_RX_PAGE_2_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK39 */
#define NIC0_SERDES0_LANE1_REGISTER_AK39_AA_RX_PAGE_3_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK39_AA_RX_PAGE_3_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK3A */
#define NIC0_SERDES0_LANE1_REGISTER_AK3A_AA_RX_PAGE_3_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK3A_AA_RX_PAGE_3_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK3B */
#define NIC0_SERDES0_LANE1_REGISTER_AK3B_AA_RX_PAGE_3_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK3B_AA_RX_PAGE_3_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK3C */
#define NIC0_SERDES0_LANE1_REGISTER_AK3C_AA_RX_PAGE_4_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK3C_AA_RX_PAGE_4_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK3D */
#define NIC0_SERDES0_LANE1_REGISTER_AK3D_AA_RX_PAGE_4_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK3D_AA_RX_PAGE_4_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK3E */
#define NIC0_SERDES0_LANE1_REGISTER_AK3E_AA_RX_PAGE_4_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK3E_AA_RX_PAGE_4_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK3F */
#define NIC0_SERDES0_LANE1_REGISTER_AK3F_AA_RX_PAGE_5_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK3F_AA_RX_PAGE_5_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK40 */
#define NIC0_SERDES0_LANE1_REGISTER_AK40_AA_RX_PAGE_5_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK40_AA_RX_PAGE_5_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK41 */
#define NIC0_SERDES0_LANE1_REGISTER_AK41_AA_RX_PAGE_5_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK41_AA_RX_PAGE_5_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK42 */
#define NIC0_SERDES0_LANE1_REGISTER_AK42_AA_RX_PAGE_6_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK42_AA_RX_PAGE_6_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK43 */
#define NIC0_SERDES0_LANE1_REGISTER_AK43_AA_RX_PAGE_6_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK43_AA_RX_PAGE_6_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK44 */
#define NIC0_SERDES0_LANE1_REGISTER_AK44_AA_RX_PAGE_6_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK44_AA_RX_PAGE_6_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK45 */
#define NIC0_SERDES0_LANE1_REGISTER_AK45_AA_RX_PAGE_7_S_BIT_15_0_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK45_AA_RX_PAGE_7_S_BIT_15_0_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK46 */
#define NIC0_SERDES0_LANE1_REGISTER_AK46_AA_RX_PAGE_7_S_BIT_31_16_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK46_AA_RX_PAGE_7_S_BIT_31_16_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AK47 */
#define NIC0_SERDES0_LANE1_REGISTER_AK47_AA_RX_PAGE_7_S_BIT_47_32_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AK47_AA_RX_PAGE_7_S_BIT_47_32_MASK 0xFFFF

/* NIC0_SERDES0_LANE1_REGISTER_AJ40 */
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_RSVD_AJ40_08_00_SHIFT 0
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_RSVD_AJ40_08_00_MASK 0x1FF
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_RSVD_AJ40_13_09_SHIFT 9
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_RSVD_AJ40_13_09_MASK 0x3E00
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_ANLT_REF_CLK_SEL_SHIFT 14
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_ANLT_REF_CLK_SEL_MASK 0x4000
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_ANLT_LANE_SWAPPING_EN_SHIFT 15
#define NIC0_SERDES0_LANE1_REGISTER_AJ40_ANLT_LANE_SWAPPING_EN_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9700 */
#define NIC0_SERDES0_REGISTER_9700_RSVD_9700_12_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9700_RSVD_9700_12_00_MASK 0x1FFF
#define NIC0_SERDES0_REGISTER_9700_SRAM_ECC_TEST_SHIFT 13
#define NIC0_SERDES0_REGISTER_9700_SRAM_ECC_TEST_MASK 0x6000
#define NIC0_SERDES0_REGISTER_9700_SRAM_ECC_EN_SHIFT 15
#define NIC0_SERDES0_REGISTER_9700_SRAM_ECC_EN_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9701 */
#define NIC0_SERDES0_REGISTER_9701_RSVD_9701_13_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9701_RSVD_9701_13_00_MASK 0x3FFF
#define NIC0_SERDES0_REGISTER_9701_SRAM_ECC_ERR_SHIFT 14
#define NIC0_SERDES0_REGISTER_9701_SRAM_ECC_ERR_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9701_SRAM_ECC_CORR_SHIFT 15
#define NIC0_SERDES0_REGISTER_9701_SRAM_ECC_CORR_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9803 */
#define NIC0_SERDES0_REGISTER_9803_RSVD_9803_10_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9803_RSVD_9803_10_00_MASK 0x7FF
#define NIC0_SERDES0_REGISTER_9803_LOOPBACK_1_EN_SHIFT 11
#define NIC0_SERDES0_REGISTER_9803_LOOPBACK_1_EN_MASK 0x800
#define NIC0_SERDES0_REGISTER_9803_RSVD_9803_12_SHIFT 12
#define NIC0_SERDES0_REGISTER_9803_RSVD_9803_12_MASK 0x1000
#define NIC0_SERDES0_REGISTER_9803_TX_IDLE_OWEN_SHIFT 13
#define NIC0_SERDES0_REGISTER_9803_TX_IDLE_OWEN_MASK 0x2000
#define NIC0_SERDES0_REGISTER_9803_TX_IDLE_OW_SHIFT 14
#define NIC0_SERDES0_REGISTER_9803_TX_IDLE_OW_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9803_LOOPBACK_0_EN_SHIFT 15
#define NIC0_SERDES0_REGISTER_9803_LOOPBACK_0_EN_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9804 */
#define NIC0_SERDES0_REGISTER_9804_RSVD_9804_11_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9804_RSVD_9804_11_00_MASK 0xFFF
#define NIC0_SERDES0_REGISTER_9804_GPO1_SHIFT 12
#define NIC0_SERDES0_REGISTER_9804_GPO1_MASK 0x1000
#define NIC0_SERDES0_REGISTER_9804_GPO0_SHIFT 13
#define NIC0_SERDES0_REGISTER_9804_GPO0_MASK 0x2000
#define NIC0_SERDES0_REGISTER_9804_RSVD_9804_15_14_SHIFT 14
#define NIC0_SERDES0_REGISTER_9804_RSVD_9804_15_14_MASK 0xC000

/* NIC0_SERDES0_REGISTER_9805 */
#define NIC0_SERDES0_REGISTER_9805_RSVD_9805_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9805_RSVD_9805_00_MASK 0x1
#define NIC0_SERDES0_REGISTER_9805_GPI1_SHIFT 1
#define NIC0_SERDES0_REGISTER_9805_GPI1_MASK 0x2
#define NIC0_SERDES0_REGISTER_9805_GPI0_SHIFT 2
#define NIC0_SERDES0_REGISTER_9805_GPI0_MASK 0x4
#define NIC0_SERDES0_REGISTER_9805_RSVD_9805_15_03_SHIFT 3
#define NIC0_SERDES0_REGISTER_9805_RSVD_9805_15_03_MASK 0xFFF8

/* NIC0_SERDES0_REGISTER_980D */
#define NIC0_SERDES0_REGISTER_980D_DOMAIN_RESET_SHIFT 0
#define NIC0_SERDES0_REGISTER_980D_DOMAIN_RESET_MASK 0xFFF
#define NIC0_SERDES0_REGISTER_980D_RSVD_980D_15_12_SHIFT 12
#define NIC0_SERDES0_REGISTER_980D_RSVD_980D_15_12_MASK 0xF000

/* NIC0_SERDES0_REGISTER_980E */
#define NIC0_SERDES0_REGISTER_980E_FIRMWARE_LOAD_MAGIC_WORD_ADDR_SHIFT 0
#define NIC0_SERDES0_REGISTER_980E_FIRMWARE_LOAD_MAGIC_WORD_ADDR_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_980F */
#define NIC0_SERDES0_REGISTER_980F_FIRMWARE_CTLE_MODE_ADDR_SHIFT 0
#define NIC0_SERDES0_REGISTER_980F_FIRMWARE_CTLE_MODE_ADDR_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9810 */
#define NIC0_SERDES0_REGISTER_9810_FIRMWARE_WATCHDOG_SHIFT 0
#define NIC0_SERDES0_REGISTER_9810_FIRMWARE_WATCHDOG_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9811 */
#define NIC0_SERDES0_REGISTER_9811_FIRMWARE_CTLE_DONE_ADDR_SHIFT 0
#define NIC0_SERDES0_REGISTER_9811_FIRMWARE_CTLE_DONE_ADDR_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9812 */
#define NIC0_SERDES0_REGISTER_9812_SPI_DATA_SHIFT 0
#define NIC0_SERDES0_REGISTER_9812_SPI_DATA_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9814 */
#define NIC0_SERDES0_REGISTER_9814_FIRMWARE_EXEC_CTRL_SHIFT 0
#define NIC0_SERDES0_REGISTER_9814_FIRMWARE_EXEC_CTRL_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9815 */
#define NIC0_SERDES0_REGISTER_9815_CMD_PARAM_OR_STATUSA_SHIFT 0
#define NIC0_SERDES0_REGISTER_9815_CMD_PARAM_OR_STATUSA_MASK 0xFF
#define NIC0_SERDES0_REGISTER_9815_RESPONSE_SHIFT 8
#define NIC0_SERDES0_REGISTER_9815_RESPONSE_MASK 0xF00
#define NIC0_SERDES0_REGISTER_9815_COMMAND_SHIFT 12
#define NIC0_SERDES0_REGISTER_9815_COMMAND_MASK 0xF000

/* NIC0_SERDES0_REGISTER_9816 */
#define NIC0_SERDES0_REGISTER_9816_CMD_PARAM_OR_STATUSB_SHIFT 0
#define NIC0_SERDES0_REGISTER_9816_CMD_PARAM_OR_STATUSB_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9817 */
#define NIC0_SERDES0_REGISTER_9817_RSVD_9817_11_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9817_RSVD_9817_11_00_MASK 0xFFF
#define NIC0_SERDES0_REGISTER_9817_SRAM_TEST_1_EN_SHIFT 12
#define NIC0_SERDES0_REGISTER_9817_SRAM_TEST_1_EN_MASK 0x1000
#define NIC0_SERDES0_REGISTER_9817_SRAM_BIST_1_EN_SHIFT 13
#define NIC0_SERDES0_REGISTER_9817_SRAM_BIST_1_EN_MASK 0x2000
#define NIC0_SERDES0_REGISTER_9817_SRAM_TEST_0_EN_SHIFT 14
#define NIC0_SERDES0_REGISTER_9817_SRAM_TEST_0_EN_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9817_SRAM_BIST_0_EN_SHIFT 15
#define NIC0_SERDES0_REGISTER_9817_SRAM_BIST_0_EN_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9818 */
#define NIC0_SERDES0_REGISTER_9818_RSVD_9818_09_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9818_RSVD_9818_09_00_MASK 0x3FF
#define NIC0_SERDES0_REGISTER_9818_SELF_REPAIR_STS_1_SHIFT 10
#define NIC0_SERDES0_REGISTER_9818_SELF_REPAIR_STS_1_MASK 0x400
#define NIC0_SERDES0_REGISTER_9818_SELF_REPAIR_STS_0_SHIFT 11
#define NIC0_SERDES0_REGISTER_9818_SELF_REPAIR_STS_0_MASK 0x800
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_1_STATUS_SHIFT 12
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_1_STATUS_MASK 0x1000
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_1_DONE_SHIFT 13
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_1_DONE_MASK 0x2000
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_0_STATUS_SHIFT 14
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_0_STATUS_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_0_DONE_SHIFT 15
#define NIC0_SERDES0_REGISTER_9818_SRAM_BIST_0_DONE_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9819 */
#define NIC0_SERDES0_REGISTER_9819_RSVD_9819_11_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9819_RSVD_9819_11_00_MASK 0xFFF
#define NIC0_SERDES0_REGISTER_9819_ROM_TEST_1_EN_SHIFT 12
#define NIC0_SERDES0_REGISTER_9819_ROM_TEST_1_EN_MASK 0x1000
#define NIC0_SERDES0_REGISTER_9819_ROM_BIST_1_EN_SHIFT 13
#define NIC0_SERDES0_REGISTER_9819_ROM_BIST_1_EN_MASK 0x2000
#define NIC0_SERDES0_REGISTER_9819_ROM_TEST_0_EN_SHIFT 14
#define NIC0_SERDES0_REGISTER_9819_ROM_TEST_0_EN_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9819_ROM_BIST_0_EN_SHIFT 15
#define NIC0_SERDES0_REGISTER_9819_ROM_BIST_0_EN_MASK 0x8000

/* NIC0_SERDES0_REGISTER_981A */
#define NIC0_SERDES0_REGISTER_981A_RSVD_981A_13_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_981A_RSVD_981A_13_00_MASK 0x3FFF
#define NIC0_SERDES0_REGISTER_981A_ROM_TEST_1_DONE_SHIFT 14
#define NIC0_SERDES0_REGISTER_981A_ROM_TEST_1_DONE_MASK 0x4000
#define NIC0_SERDES0_REGISTER_981A_ROM_TEST_0_DONE_SHIFT 15
#define NIC0_SERDES0_REGISTER_981A_ROM_TEST_0_DONE_MASK 0x8000

/* NIC0_SERDES0_REGISTER_981B */
#define NIC0_SERDES0_REGISTER_981B_ROM_TEST_RESULT_LOW_SHIFT 0
#define NIC0_SERDES0_REGISTER_981B_ROM_TEST_RESULT_LOW_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_981C */
#define NIC0_SERDES0_REGISTER_981C_ROM_TEST_RESULT_HIGH_SHIFT 0
#define NIC0_SERDES0_REGISTER_981C_ROM_TEST_RESULT_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_981F */
#define NIC0_SERDES0_REGISTER_981F_RSVD_981F_11_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_981F_RSVD_981F_11_00_MASK 0xFFF
#define NIC0_SERDES0_REGISTER_981F_DRO_CNTR_TARGET_SHIFT 12
#define NIC0_SERDES0_REGISTER_981F_DRO_CNTR_TARGET_MASK 0x3000
#define NIC0_SERDES0_REGISTER_981F_DRO_CNTR_EN_SHIFT 14
#define NIC0_SERDES0_REGISTER_981F_DRO_CNTR_EN_MASK 0x4000
#define NIC0_SERDES0_REGISTER_981F_DRO_OSC_EN_SHIFT 15
#define NIC0_SERDES0_REGISTER_981F_DRO_OSC_EN_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9820 */
#define NIC0_SERDES0_REGISTER_9820_DRO_VAL_SHIFT 0
#define NIC0_SERDES0_REGISTER_9820_DRO_VAL_MASK 0x7FFF
#define NIC0_SERDES0_REGISTER_9820_DRO_DONE_SHIFT 15
#define NIC0_SERDES0_REGISTER_9820_DRO_DONE_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9822 */
#define NIC0_SERDES0_REGISTER_9822_PLL_0_LOCK_TARGET_HIGH_SHIFT 0
#define NIC0_SERDES0_REGISTER_9822_PLL_0_LOCK_TARGET_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9823 */
#define NIC0_SERDES0_REGISTER_9823_PLL_0_LOCK_TARGET_LOW_SHIFT 0
#define NIC0_SERDES0_REGISTER_9823_PLL_0_LOCK_TARGET_LOW_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9824 */
#define NIC0_SERDES0_REGISTER_9824_PLL_0_LOCK_TARGET_MARGIN_SHIFT 0
#define NIC0_SERDES0_REGISTER_9824_PLL_0_LOCK_TARGET_MARGIN_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9825 */
#define NIC0_SERDES0_REGISTER_9825_PLL_LOCK_SRC_SEL_SHIFT 0
#define NIC0_SERDES0_REGISTER_9825_PLL_LOCK_SRC_SEL_MASK 0x3
#define NIC0_SERDES0_REGISTER_9825_RSVD_9825_06_02_SHIFT 2
#define NIC0_SERDES0_REGISTER_9825_RSVD_9825_06_02_MASK 0x7C
#define NIC0_SERDES0_REGISTER_9825_AUTO_TRI_0_SHIFT 7
#define NIC0_SERDES0_REGISTER_9825_AUTO_TRI_0_MASK 0x80
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_EN_SHIFT 8
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_EN_MASK 0x100
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_CORR_OW_SHIFT 9
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_CORR_OW_MASK 0x200
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_CORR_PIN_OWEN_SHIFT 10
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_CORR_PIN_OWEN_MASK 0x400
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_UNCORR_OW_SHIFT 11
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_UNCORR_OW_MASK 0x800
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_UNCORR_PIN_OWEN_SHIFT 12
#define NIC0_SERDES0_REGISTER_9825_SRAM_ECC_UNCORR_PIN_OWEN_MASK 0x1000
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_OW_SHIFT 13
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_OW_MASK 0x2000
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_OWEN_SHIFT 14
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_OWEN_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_32T_CLK_SEL_SHIFT 15
#define NIC0_SERDES0_REGISTER_9825_PLL_0_LOCK_32T_CLK_SEL_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9826 */
#define NIC0_SERDES0_REGISTER_9826_PLL_0_LOCK_REFCLK_INIT_COUNT_SHIFT 0
#define NIC0_SERDES0_REGISTER_9826_PLL_0_LOCK_REFCLK_INIT_COUNT_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9827 */
#define NIC0_SERDES0_REGISTER_9827_PLL_0_LOCK_32T_COUNT_HIGH_SHIFT 0
#define NIC0_SERDES0_REGISTER_9827_PLL_0_LOCK_32T_COUNT_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9828 */
#define NIC0_SERDES0_REGISTER_9828_PLL_0_LOCK_32T_COUNT_LOW_SHIFT 0
#define NIC0_SERDES0_REGISTER_9828_PLL_0_LOCK_32T_COUNT_LOW_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9829 */
#define NIC0_SERDES0_REGISTER_9829_RSVD_9829_13_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9829_RSVD_9829_13_00_MASK 0x3FFF
#define NIC0_SERDES0_REGISTER_9829_PLL_0_LOCK_DONE_SHIFT 14
#define NIC0_SERDES0_REGISTER_9829_PLL_0_LOCK_DONE_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9829_PLL_0_LOCK_STATUS_SHIFT 15
#define NIC0_SERDES0_REGISTER_9829_PLL_0_LOCK_STATUS_MASK 0x8000

/* NIC0_SERDES0_REGISTER_982B */
#define NIC0_SERDES0_REGISTER_982B_PLL_1_LOCK_TARGET_HIGH_SHIFT 0
#define NIC0_SERDES0_REGISTER_982B_PLL_1_LOCK_TARGET_HIGH_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_982C */
#define NIC0_SERDES0_REGISTER_982C_PLL_1_LOCK_TARGET_LOW_SHIFT 0
#define NIC0_SERDES0_REGISTER_982C_PLL_1_LOCK_TARGET_LOW_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_982D */
#define NIC0_SERDES0_REGISTER_982D_PLL_1_LOCK_TARGET_MARGIN_SHIFT 0
#define NIC0_SERDES0_REGISTER_982D_PLL_1_LOCK_TARGET_MARGIN_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_982E */
#define NIC0_SERDES0_REGISTER_982E_RSVD_982E_06_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_982E_RSVD_982E_06_00_MASK 0x7F
#define NIC0_SERDES0_REGISTER_982E_AUTO_TRI_1_SHIFT 7
#define NIC0_SERDES0_REGISTER_982E_AUTO_TRI_1_MASK 0x80
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_EN_SHIFT 8
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_EN_MASK 0x100
#define NIC0_SERDES0_REGISTER_982E_RSVD_982E_12_09_SHIFT 9
#define NIC0_SERDES0_REGISTER_982E_RSVD_982E_12_09_MASK 0x1E00
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_OW_SHIFT 13
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_OW_MASK 0x2000
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_OWEN_SHIFT 14
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_OWEN_MASK 0x4000
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_32T_CLK_SEL_SHIFT 15
#define NIC0_SERDES0_REGISTER_982E_PLL_1_LOCK_32T_CLK_SEL_MASK 0x8000

/* NIC0_SERDES0_REGISTER_982F */
#define NIC0_SERDES0_REGISTER_982F_PLL_1_LOCK_REFCLK_INIT_COUNT_SHIFT 0
#define NIC0_SERDES0_REGISTER_982F_PLL_1_LOCK_REFCLK_INIT_COUNT_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9832 */
#define NIC0_SERDES0_REGISTER_9832_RSVD_9832_13_00_SHIFT 0
#define NIC0_SERDES0_REGISTER_9832_RSVD_9832_13_00_MASK 0x3FFF
#define NIC0_SERDES0_REGISTER_9832_PLL_1_LOCK_DONE_SHIFT 14
#define NIC0_SERDES0_REGISTER_9832_PLL_1_LOCK_DONE_MASK 0x4000
#define NIC0_SERDES0_REGISTER_9832_PLL_1_LOCK_STATUS_SHIFT 15
#define NIC0_SERDES0_REGISTER_9832_PLL_1_LOCK_STATUS_MASK 0x8000

/* NIC0_SERDES0_REGISTER_9F00 */
#define NIC0_SERDES0_REGISTER_9F00_FIRMWARE_DATA_0_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F00_FIRMWARE_DATA_0_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F01 */
#define NIC0_SERDES0_REGISTER_9F01_FIRMWARE_DATA_1_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F01_FIRMWARE_DATA_1_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F02 */
#define NIC0_SERDES0_REGISTER_9F02_FIRMWARE_DATA_2_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F02_FIRMWARE_DATA_2_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F03 */
#define NIC0_SERDES0_REGISTER_9F03_FIRMWARE_DATA_3_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F03_FIRMWARE_DATA_3_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F04 */
#define NIC0_SERDES0_REGISTER_9F04_FIRMWARE_DATA_4_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F04_FIRMWARE_DATA_4_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F05 */
#define NIC0_SERDES0_REGISTER_9F05_FIRMWARE_DATA_5_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F05_FIRMWARE_DATA_5_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F06 */
#define NIC0_SERDES0_REGISTER_9F06_FIRMWARE_DATA_6_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F06_FIRMWARE_DATA_6_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F07 */
#define NIC0_SERDES0_REGISTER_9F07_FIRMWARE_DATA_7_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F07_FIRMWARE_DATA_7_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F08 */
#define NIC0_SERDES0_REGISTER_9F08_FIRMWARE_DATA_8_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F08_FIRMWARE_DATA_8_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F09 */
#define NIC0_SERDES0_REGISTER_9F09_FIRMWARE_DATA_9_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F09_FIRMWARE_DATA_9_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F0A */
#define NIC0_SERDES0_REGISTER_9F0A_FIRMWARE_DATA_A_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F0A_FIRMWARE_DATA_A_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F0B */
#define NIC0_SERDES0_REGISTER_9F0B_FIRMWARE_DATA_B_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F0B_FIRMWARE_DATA_B_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F0C */
#define NIC0_SERDES0_REGISTER_9F0C_FIRMWARE_DATA_C_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F0C_FIRMWARE_DATA_C_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F0D */
#define NIC0_SERDES0_REGISTER_9F0D_FIRMWARE_DATA_D_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F0D_FIRMWARE_DATA_D_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F0E */
#define NIC0_SERDES0_REGISTER_9F0E_FIRMWARE_DATA_E_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F0E_FIRMWARE_DATA_E_MASK 0xFFFF

/* NIC0_SERDES0_REGISTER_9F0F */
#define NIC0_SERDES0_REGISTER_9F0F_FIRMWARE_DATA_F_SHIFT 0
#define NIC0_SERDES0_REGISTER_9F0F_FIRMWARE_DATA_F_MASK 0xFFFF

#endif /* ASIC_REG_NIC0_SERDES0_MASKS_H_ */
