package xiangshan.v2backend.issue

import chipsalliance.rocketchip.config.Parameters
import chisel3._
import chisel3.util._
import freechips.rocketchip.diplomacy.{LazyModule, LazyModuleImp}
import xiangshan.mem.{MemWaitUpdateReq, SqPtr}
import xiangshan.v2backend.Bundles.{DynInst, ExuInput, WriteBackBundle, IssueQueueWakeUpBundle}
import xiangshan.{HasXSParameter, MemRSFeedbackIO, Redirect, XSBundle}

case class IssueQueueParams(
  var numEntries      : Int = 0,
  var numEnq          : Int = 0,
  var numDeq          : Int = 0,
  var numSrc          : Int = 0,
  var dataBits        : Int = 0,
  var pregBits        : Int = 0,
  var numFastWakeup   : Int = 0,
  var numWakeup       : Int = 0,
  var allWakeup       : Int = 0,
  var hasFeedback     : Boolean = false,
  var lsqFeedback     : Boolean = false,
  var fixedLatency    : Int = -1,
  var checkWaitBit    : Boolean = false,
  var needScheduledBit: Boolean = false,
  var hasJump         : Boolean = false,
  var hasLoad         : Boolean = false,
  var hasStore        : Boolean = false,
  var hasMemAddr      : Boolean = false,
) {
  def hasLoadStore = hasLoad || hasStore || hasMemAddr
}

object DummyIQParams {
  def apply(): IssueQueueParams = {
    IssueQueueParams(
      numEntries       = 16,
      numEnq           = 2,
      numDeq           = 2,
      numSrc           = 3,
      dataBits         = 64,
      pregBits         = 8,
      numFastWakeup    = 4,
      numWakeup        = 4,
      allWakeup        = 8,
      fixedLatency     = 0,
    )
  }
}

class IssueQueue(implicit p: Parameters) extends LazyModule {
  implicit val iqParams = DummyIQParams() // Todo: initialize it

  lazy val module = new IssueQueueImp(this)
}

class IssueQueueStatusBundle(numEnq: Int) extends Bundle {
  val empty = Output(Bool())
  val full = Output(Bool())
  val leftVec = Output(Vec(numEnq, Bool()))
}

class IssueQueueDeqRespBundle(implicit p:Parameters, params: IssueQueueParams) extends StatusArrayDeqRespBundle

class IssueQueueIO()(implicit p: Parameters, params: IssueQueueParams) extends XSBundle {
  val flush = Flipped(ValidIO(new Redirect))

  val enq = Vec(params.numEnq, Flipped(DecoupledIO(new DynInst)))

  val deq = Vec(params.numDeq, DecoupledIO(new ExuInput(params.dataBits, params.numSrc)))
  val deqResp = Vec(params.numDeq, ValidIO(new IssueQueueDeqRespBundle))
  val writeBack = Vec(params.numWakeup, Flipped(ValidIO(new WriteBackBundle(params.dataBits))))
  val status = Output(new IssueQueueStatusBundle(params.numEnq))

  val jump = if (params.hasJump) new Bundle {
    val pc = Input(UInt(VAddrBits.W))
    val target = Input(UInt(VAddrBits.W))
  } else None

  val mem = if (params.hasLoadStore) new Bundle {
    val feedback = Vec(params.numDeq, new MemRSFeedbackIO)
    val checkwait = new Bundle {
      val stIssuePtr = Input(new SqPtr)
      val stIssue = Flipped(Vec(exuParameters.StuCnt, ValidIO(new ExuInput(params.dataBits, params.numSrc))))
      val memWaitUpdateReq = Flipped(new MemWaitUpdateReq)
    }
  }
  // Todo: wake up bundle
}

class IssueQueueImp(outer: IssueQueue)(implicit p: Parameters, iqParams: IssueQueueParams) extends LazyModuleImp(outer) with HasXSParameter{
  val io = IO(new IssueQueueIO)

  val statusArray   = Module(new StatusArray)
  val immArray      = Module(new DataArray(UInt(XLEN.W), iqParams.numDeq, iqParams.numEnq, iqParams.numEntries))
  val payloadArray  = Module(new DataArray(Output(new DynInst), iqParams.numDeq, iqParams.numEnq, iqParams.numEntries))
  val enqPolicy     = Module(new EnqPolicy)
  val deqPolicy     = Module(new DeqPolicy)

  val enqValidVec = io.enq.map(_.valid)
  val enqSelValidVec = Wire(Vec(iqParams.numEnq, Bool()))
  val enqSelOHVec = Wire(Vec(iqParams.numEnq, UInt(iqParams.numEntries.W)))

  val enqImmValidVec = io.enq.map(enq => enq.valid && enq.bits.imm.valid)
  val enqImmVec = io.enq.map(_.bits.imm.bits)

  val deqSelValidVec = Wire(Vec(iqParams.numDeq, Bool()))
  val deqSelOHVec = Wire(Vec(iqParams.numDeq, UInt(iqParams.numEntries.W)))

  val immArrayRdataVec = immArray.io.read.map(_.data)
  immArray.io match { case immArrayIO: DataArrayIO[UInt] =>
    immArrayIO.write.zipWithIndex.foreach { case (w, i) =>
      w.en := enqSelValidVec(i) && enqImmValidVec(i)
      w.addr := enqSelOHVec(i)
      w.data := enqImmVec(i)
    }
    immArrayIO.read.zipWithIndex.foreach { case (r, i) =>
      r.addr := Mux(deqSelValidVec(i), deqSelOHVec(i), 0.U)
    }
  }

  val deqRespVec = io.deqResp
  val validVec = VecInit(statusArray.io.valid.asBools)
  val canIssueVec = VecInit(statusArray.io.canIssue.asBools)
  val clearVec = VecInit(statusArray.io.clear.asBools)
  val deqFirstIssueVec = VecInit(statusArray.io.deq.map(_.isFirstIssue))
  statusArray.io match { case statusArrayIO: StatusArrayIO =>
    statusArrayIO.flush  := io.flush
    statusArrayIO.wakeup.zipWithIndex.foreach { case (wakeup: ValidIO[IssueQueueWakeUpBundle], i) =>
      wakeup.valid := io.writeBack(i).valid
      wakeup.bits := io.writeBack(i).bits
    }
    statusArrayIO.enq.zipWithIndex.foreach { case (enq: ValidIO[StatusArrayEnqBundle], i) =>
      enq.valid                 := enqSelValidVec(i)
      enq.bits.addrOH           := enqSelOHVec(i)
      val numSrcMin = enq.bits.data.srcState.length.min(io.enq(i).bits.srcState.length)
      for (j <- 0 until numSrcMin) {
        enq.bits.data.srcState(j) := io.enq(i).bits.srcState(j)
        enq.bits.data.psrc(j)     := io.enq(i).bits.psrc(j)
        enq.bits.data.srcType(j)  := io.enq(i).bits.srcType(j)
      }
      enq.bits.data.robIdx      := io.enq(i).bits.robIdx
      enq.bits.data.ready       := false.B
      enq.bits.data.issued      := false.B
      enq.bits.data.firstIssue  := false.B
      enq.bits.data.blocked     := false.B
    }
    statusArrayIO.deq.zipWithIndex.foreach { case (deq, i) =>
      deq.deqSelOH.valid  := deqSelValidVec(i)
      deq.deqSelOH.bits   := deqSelOHVec(i)
      deq.resp            := deqRespVec(i)
    }
  }

  val payloadArrayRdata = Wire(Vec(iqParams.numDeq, Output(new DynInst)))
  payloadArray.io match { case payloadArrayIO: DataArrayIO[DynInst] =>
    payloadArrayIO.write.zipWithIndex.foreach { case (w, i) =>
      w.en := enqSelValidVec(i)
      w.addr := enqSelOHVec(i)
      w.data := io.enq(i).bits
    }
    payloadArrayIO.read.zipWithIndex.foreach { case (r, i) =>
      r.addr := deqSelOHVec(i)
      payloadArrayRdata(i) := r.data
    }
  }

  enqPolicy match { case ep =>
    ep.io.valid     := validVec.asUInt
    enqSelValidVec  := ep.io.enqSelOHVec.map(oh => oh.valid)
    enqSelOHVec     := ep.io.enqSelOHVec.map(oh => oh.bits)
  }

  deqPolicy match { case dp =>
    dp.io.valid     := validVec.asUInt
    deqSelValidVec  := dp.io.deqSelOHVec.map(oh => oh.valid)
    deqSelOHVec     := dp.io.deqSelOHVec.map(oh => oh.bits)
  }
}
