<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>VINSERTF128 — Insert Packed Floating-Point Values</title>
</head>
<body>
<h1 id="vinsertf128-insert-packed-floating-point-values">VINSERTF128 — Insert Packed Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F3A.W0 18 /r ib VINSERTF128 <em>ymm1, ymm2, xmm3/m128, imm8</em></td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Insert a single precision floating-point value selected by<em> imm8</em> from <em>xmm3/m128</em> into ymm2 at the specified destination element specified by<em> imm8</em> and zero out destination elements in <em>ymm1</em> as indicated in <em>imm8</em>.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Performs an insertion of 128-bits of packed floating-point values from the second source operand (third operand) into an the destination operand (first operand) at an 128-bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location. The high 7 bits of the immediate are ignored.</p>
<h2 id="operation">Operation</h2>
<pre>TEMP[255:0] ← SRC1[255:0]
CASE (imm8[0]) OF
  0: TEMP[127:0] ← SRC2[127:0]
  1: TEMP[255:128] ← SRC2[127:0]
ESAC
DEST ←TEMP
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>INSERTF128:</td>
	<td>__m256 _mm256_insertf128_ps (__m256 a, __m128 b, int offset);</td>
</tr>
<tr>
	<td>INSERTF128:</td>
	<td>__m256d _mm256_insertf128_pd (__m256d a, __m128d b, int offset);</td>
</tr>
<tr>
	<td>INSERTF128:</td>
	<td>__m256i _mm256_insertf128_si256 (__m256i a, __m128i b, int offset);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 6; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.W = 1.</td>
</tr>
</table>
</body>
</html>
