Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 24 20:48:33 2017
| Host         : TELOPS229 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0207A_3k/fir_00251_proc_160_isc0207A_3k_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0207A_3k
| Device       : 7k160tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                       Instance                       |                                     Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_00251_proc_isc0207A_3k                           |                                                                          (top) |      49341 |      45611 |    2472 | 1258 | 64342 |     82 |     65 |           51 |
|   (fir_00251_proc_isc0207A_3k)                       |                                                                          (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   ACQ                                                |                                                             fir_00251_proc_acq |      41346 |      37810 |    2296 | 1240 | 49698 |     66 |     51 |           19 |
|     (ACQ)                                            |                                                             fir_00251_proc_acq |         55 |         55 |       0 |    0 |     0 |      0 |      0 |            0 |
|     AEC_GEN                                          |                                                                            AEC |        286 |        286 |       0 |    0 |  1158 |      1 |      0 |            0 |
|       (AEC_GEN)                                      |                                                                            AEC |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                                 hder_extractor |         27 |         27 |       0 |    0 |   150 |      0 |      0 |            0 |
|         (U1)                                         |                                                                 hder_extractor |         27 |         27 |       0 |    0 |    68 |      0 |      0 |            0 |
|         r0                                           |                                                                 sync_reset__65 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         s10                                          |                                             double_sync_vector__parameterized7 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|         s9                                           |                                             double_sync_vector__parameterized5 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       U2                                             |                                                                       AEC_Ctrl |        108 |        108 |       0 |    0 |   533 |      0 |      0 |            0 |
|         (U2)                                         |                                                                       AEC_Ctrl |        107 |        107 |       0 |    0 |    95 |      0 |      0 |            0 |
|         U0A                                          |                                                                sync_resetn__23 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1B                                          |                                            double_sync_vector__parameterized11 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |            0 |
|         U1C                                          |                                            double_sync_vector__parameterized13 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |            0 |
|         U1D                                          |                                                          double_sync_vector__3 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |            0 |
|         U1E                                          |                                            double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U1F                                          |                                            double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U1G                                          |                                            double_sync_vector__parameterized28 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1H                                          |                                            double_sync_vector__parameterized30 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U1I                                          |                                                          double_sync_vector__4 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |            0 |
|         U1J                                          |                                                                double_sync__25 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1K                                          |                                            double_sync_vector__parameterized33 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U1L                                          |                                            double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |            0 |
|         U1M                                          |                                            double_sync_vector__parameterized24 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1N                                          |                                            double_sync_vector__parameterized16 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1P                                          |                                            double_sync_vector__parameterized26 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|       U3                                             |                                                                     AEC_CUMSUM |         94 |         94 |       0 |    0 |   260 |      0 |      0 |            0 |
|         (U3)                                         |                                                                     AEC_CUMSUM |         94 |         94 |       0 |    0 |   258 |      0 |      0 |            0 |
|         sreset_data_gen                              |                                                                 sync_reset__64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                             histogram_axis_tmi |         55 |         55 |       0 |    0 |   215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                    |                                                      histogram_axis_tmi_struct |         55 |         55 |       0 |    0 |   215 |      1 |      0 |            0 |
|           axis16_histogram                           |                                            histogram_axis_tmi_axis16_histogram |         55 |         55 |       0 |    0 |   215 |      1 |      0 |            0 |
|     BD                                               |                                                                     bd_wrapper |      29391 |      25992 |    2296 | 1103 | 28397 |     41 |     26 |            5 |
|       core_wrapper_i                                 |                                                                   core_wrapper |      29391 |      25992 |    2296 | 1103 | 28397 |     41 |     26 |            5 |
|         (core_wrapper_i)                             |                                                                   core_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         core_i                                       |                                                                           core |      29391 |      25992 |    2296 | 1103 | 28397 |     41 |     26 |            5 |
|           (core_i)                                   |                                                                           core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           GND                                        |                                                                     core_GND_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           MCU                                        |                                                                 MCU_imp_N4RJ0G |       2968 |       2660 |     128 |  180 |  2852 |     18 |      0 |            5 |
|           MIG_Calibration                            |                                                    MIG_Calibration_imp_150VYJW |      13962 |      12030 |    1368 |  564 | 13633 |     23 |     26 |            0 |
|           MIG_Code                                   |                                                            MIG_Code_imp_7OFRL4 |       7652 |       6616 |     784 |  252 |  7669 |      0 |      0 |            0 |
|           axi_gpio_0                                 |                                                              core_axi_gpio_0_0 |         32 |         32 |       0 |    0 |    41 |      0 |      0 |            0 |
|           axi_gps_uart                               |                                                            core_axi_gps_uart_0 |        338 |        325 |       0 |   13 |   304 |      0 |      0 |            0 |
|           axi_ndf_uart                               |                                                            core_axi_ndf_uart_0 |        337 |        324 |       0 |   13 |   304 |      0 |      0 |            0 |
|           axi_peripheral                             |                                                      axi_peripheral_imp_F8WIQG |       1027 |       1027 |       0 |    0 |   399 |      0 |      0 |            0 |
|           axi_quad_spi_0                             |                                                          core_axi_quad_spi_0_0 |        368 |        350 |      16 |    2 |   568 |      0 |      0 |            0 |
|           axi_timer_0                                |                                                             core_axi_timer_0_0 |        281 |        281 |       0 |    0 |   216 |      0 |      0 |            0 |
|           axi_usb_uart                               |                                                            core_axi_usb_uart_0 |        338 |        325 |       0 |   13 |   304 |      0 |      0 |            0 |
|           clink_uart                                 |                                                              core_clink_uart_0 |        337 |        324 |       0 |   13 |   300 |      0 |      0 |            0 |
|           clk_wiz_1                                  |                                                               core_clk_wiz_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fpga_output_uart                           |                                                        core_fpga_output_uart_0 |        337 |        324 |       0 |   13 |   300 |      0 |      0 |            0 |
|           fw_uart                                    |                                                                 core_fw_uart_0 |        339 |        326 |       0 |   13 |   304 |      0 |      0 |            0 |
|           intr_concact                               |                                                            core_intr_concact_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           oem_uart                                   |                                                                core_oem_uart_0 |        338 |        325 |       0 |   13 |   304 |      0 |      0 |            0 |
|           pleora_uart                                |                                                             core_pleora_uart_0 |        339 |        326 |       0 |   13 |   304 |      0 |      0 |            0 |
|           power_management                           |                                                        core_power_management_0 |        107 |        107 |       0 |    0 |   200 |      0 |      0 |            0 |
|           proc_sys_reset_1                           |                                                        core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |    31 |      0 |      0 |            0 |
|           xadc_wiz_1                                 |                                                              core_xadc_wiz_1_0 |        277 |        277 |       0 |    0 |   364 |      0 |      0 |            0 |
|     BUF_MNG                                          |                                                                      Buffering |       2338 |       2338 |       0 |    0 |  4107 |      4 |      1 |           13 |
|       (BUF_MNG)                                      |                                                                      Buffering |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|       BUF_CTRL                                       |                                                                 Buffering_Ctrl |         51 |         51 |       0 |    0 |  1004 |      0 |      0 |            0 |
|         (BUF_CTRL)                                   |                                                                 Buffering_Ctrl |         51 |         51 |       0 |    0 |   370 |      0 |      0 |            0 |
|         U0A                                          |                                                                 sync_reset__48 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1A                                          |                                            double_sync_vector__parameterized41 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|         U2A                                          |                                            double_sync_vector__parameterized43 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2B                                          |                                            double_sync_vector__parameterized45 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|         U2C                                          |                                            double_sync_vector__parameterized47 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2D                                          |                                            double_sync_vector__parameterized49 |          0 |          0 |       0 |    0 |    62 |      0 |      0 |            0 |
|         U2E                                          |                                            double_sync_vector__parameterized51 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2F                                          |                                            double_sync_vector__parameterized53 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2G                                          |                                            double_sync_vector__parameterized55 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2H                                          |                                            double_sync_vector__parameterized57 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|         U2I                                          |                                            double_sync_vector__parameterized59 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2J                                          |                                            double_sync_vector__parameterized61 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|         U2K                                          |                                            double_sync_vector__parameterized63 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2L                                          |                                            double_sync_vector__parameterized65 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2M                                          |                                            double_sync_vector__parameterized67 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2N                                          |                                            double_sync_vector__parameterized69 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U2O                                          |                                            double_sync_vector__parameterized71 |          0 |          0 |       0 |    0 |    46 |      0 |      0 |            0 |
|         U3A                                          |                                                                double_sync__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3B                                          |                                                                double_sync__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3C                                          |                                                                double_sync__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3D                                          |                                                                double_sync__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       FSM                                            |                                                                  BUFFERING_FSM |        970 |        970 |       0 |    0 |   796 |      0 |      0 |           13 |
|         (FSM)                                        |                                                                  BUFFERING_FSM |        970 |        970 |       0 |    0 |   792 |      0 |      0 |           13 |
|         WL_sync                                      |                                                                 double_sync__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                              |                                                                 sync_reset__32 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                             |                                                      axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                              ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           inst                                       |                                        ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U10                                            |                                                            moi_source_selector |          4 |          4 |       0 |    0 |    10 |      0 |      0 |            0 |
|         (U10)                                        |                                                            moi_source_selector |          4 |          4 |       0 |    0 |     6 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__31 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                                 double_sync__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U11                                            |                                                             axil32_to_native96 |         39 |         39 |       0 |    0 |    52 |      0 |      0 |            0 |
|         (U11)                                        |                                                             axil32_to_native96 |         39 |         39 |       0 |    0 |    50 |      0 |      0 |            0 |
|         sync_reset_inst                              |                                                                 sync_reset__30 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U16                                            |                                                               axis64_hole_sync |        111 |        111 |       0 |    0 |   213 |      0 |      0 |            0 |
|         (U16)                                        |                                                               axis64_hole_sync |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__29 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                                     axis64_reg |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (U2)                                       |                                                                     axis64_reg |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__26 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                |                                                          axis64_img_boundaries |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)            |                                                          axis64_img_boundaries |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_resetn__8 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                               axis64_sw_2_1__1 |        357 |        357 |       0 |    0 |   578 |      0 |      0 |            0 |
|         (U2)                                         |                                                               axis64_sw_2_1__1 |         62 |         62 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__47 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                |                                                       axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)            |                                                       axis64_img_boundaries__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_resetn__15 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                |                                                       axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)            |                                                       axis64_img_boundaries__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_resetn__14 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg_gen.S0                                   |                                                                  axis64_reg__9 |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg_gen.S0)                               |                                                                  axis64_reg__9 |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__46 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg_gen.S1                                   |                                                                  axis64_reg__8 |         79 |         79 |       0 |    0 |   153 |      0 |      0 |            0 |
|           (reg_gen.S1)                               |                                                                  axis64_reg__8 |         79 |         79 |       0 |    0 |   151 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__45 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg_gen.S_out                                |                                                                  axis64_reg__7 |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg_gen.S_out)                            |                                                                  axis64_reg__7 |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__44 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U20                                            |                                                              axis64_tid_gen__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|         (U20)                                        |                                                              axis64_tid_gen__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_resetn__16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U21                                            |                                                            axis16_merge_axis64 |         32 |         32 |       0 |    0 |   105 |      0 |      0 |            0 |
|         U1                                           |                                                         ip_axis16_merge_axis64 |         32 |         32 |       0 |    0 |   105 |      0 |      0 |            0 |
|           (U1)                                       |                                                         ip_axis16_merge_axis64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                       |      ip_axis16_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         32 |         32 |       0 |    0 |   105 |      0 |      0 |            0 |
|       U22                                            |                                                                 axis64_tid_gen |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|         (U22)                                        |                                                                 axis64_tid_gen |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_resetn__9 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                                  axis64_sw_2_1 |        383 |        383 |       0 |    0 |   632 |      0 |      0 |            0 |
|         (U3)                                         |                                                                  axis64_sw_2_1 |         62 |         62 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                |                                                       axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)            |                                                       axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_resetn__12 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                |                                                       axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)            |                                                       axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_resetn__13 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg_gen.S0                                   |                                                                  axis64_reg__4 |        105 |        105 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg_gen.S0)                               |                                                                  axis64_reg__4 |        105 |        105 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__41 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg_gen.S1                                   |                                                                  axis64_reg__5 |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg_gen.S1)                               |                                                                  axis64_reg__5 |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__42 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg_gen.S_out                                |                                                                  axis64_reg__6 |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg_gen.S_out)                            |                                                                  axis64_reg__6 |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__43 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                               buffer_table_ram |          2 |          2 |       0 |    0 |     0 |      3 |      0 |            0 |
|         U0                                           |                                            buffer_table_ram_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |     0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                           |                                      buffer_table_ram_blk_mem_gen_v8_3_4_synth |          2 |          2 |       0 |    0 |     0 |      3 |      0 |            0 |
|       U5                                             |                                                                  axis64_sw_1_2 |        323 |        323 |       0 |    0 |   628 |      0 |      0 |            0 |
|         (U5)                                         |                                                                  axis64_sw_1_2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__27 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                |                                                       axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)            |                                                       axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_resetn__11 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg.S0                                       |                                                                  axis64_reg__2 |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg.S0)                                   |                                                                  axis64_reg__2 |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__39 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg.S1                                       |                                                                  axis64_reg__3 |        106 |        106 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg.S1)                                   |                                                                  axis64_reg__3 |        106 |        106 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__40 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         reg.S_in                                     |                                                                  axis64_reg__1 |        105 |        105 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (reg.S_in)                                 |                                                                  axis64_reg__1 |        105 |        105 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__38 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U7                                             |                                                              shift_registers_x |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U8                                             |                                                           t_axi4_stream64_fifo |         51 |         51 |       0 |    0 |    75 |      1 |      1 |            0 |
|         (U8)                                         |                                                           t_axi4_stream64_fifo |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst    |                                                     t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|           U0                                         |                              t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|       U9                                             |                                                                 axis64_img_sof |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|         (U9)                                         |                                                                 axis64_img_sof |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_resetn__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     BULK_USART                                       |                                                                          USART |        496 |        496 |       0 |    0 |   725 |      2 |      0 |            0 |
|       (BULK_USART)                                   |                                                                          USART |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                                       USART_TX |         22 |         22 |       0 |    0 |    17 |      0 |      0 |            0 |
|       U10                                            |                                                                     RX_COUNTER |         51 |         51 |       0 |    0 |    21 |      0 |      0 |            0 |
|         (U10)                                        |                                                                     RX_COUNTER |         50 |         50 |       0 |    0 |    17 |      0 |      0 |            0 |
|         U1A                                          |                                                                 double_sync__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_resetn_inst                             |                                                                 sync_resetn__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U11                                            |                                                                     usart_mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                         |                                                  usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U2                                             |                                                                 usart_mmcm_rst |          9 |          9 |       0 |    0 |    17 |      0 |      0 |            0 |
|         (U2)                                         |                                                                 usart_mmcm_rst |          9 |          9 |       0 |    0 |    15 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                                  USART_TO_AXIS |         55 |         55 |       0 |    0 |    58 |      0 |      0 |            0 |
|         (U3)                                         |                                                                  USART_TO_AXIS |         54 |         54 |       0 |    0 |    56 |      0 |      0 |            0 |
|         sync_resetn_inst                             |                                                                 sync_resetn__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |   177 |      1 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst     |                                                 t_axi4_stream32_afifo_d512_HD6 |         90 |         90 |       0 |    0 |   177 |      1 |      0 |            0 |
|           U0                                         |                          t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2_HD7 |         90 |         90 |       0 |    0 |   177 |      1 |      0 |            0 |
|       U6                                             |                                                                  AXIS_TO_USART |        108 |        108 |       0 |    0 |    68 |      0 |      0 |            0 |
|         (U6)                                         |                                                                  AXIS_TO_USART |        107 |        107 |       0 |    0 |    66 |      0 |      0 |            0 |
|         sync_resetn_inst                             |                                                                 sync_resetn__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U7                                             |                                                           t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |   177 |      1 |      0 |            0 |
|         (U7)                                         |                                                           t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst     |                                                     t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |   177 |      1 |      0 |            0 |
|           U0                                         |                              t_axi4_stream32_afifo_d512_fifo_generator_v13_1_2 |         90 |         90 |       0 |    0 |   177 |      1 |      0 |            0 |
|       U8                                             |                                                                       USART_RX |         23 |         23 |       0 |    0 |    19 |      0 |      0 |            0 |
|         (U8)                                         |                                                                       USART_RX |         22 |         22 |       0 |    0 |    17 |      0 |      0 |            0 |
|         sync_resetn_inst                             |                                                                 sync_resetn__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                             |                                                                     Usart_Ctrl |         47 |         47 |       0 |    0 |   171 |      0 |      0 |            0 |
|         (U9)                                         |                                                                     Usart_Ctrl |         34 |         34 |       0 |    0 |    62 |      0 |      0 |            0 |
|         U0A                                          |                                                                 sync_resetn__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1A                                          |                                                                 double_sync__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1B                                          |                                                                 double_sync__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1C                                          |                                                                 double_sync__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2A                                          |                                                          double_sync_vector__1 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |            0 |
|         U3A                                          |                                                          double_sync_vector__2 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |            0 |
|         U3B                                          |                                            double_sync_vector__parameterized75 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |            0 |
|         U3C                                          |                                            double_sync_vector__parameterized77 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         U4A                                          |                                                                  gh_stretch__1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U4B                                          |                                                                  gh_stretch__2 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U4C                                          |                                                                     gh_stretch |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|     CALIB                                            |                                                               calibration_fake |        317 |        317 |       0 |    0 |   535 |      0 |      1 |            1 |
|       (CALIB)                                        |                                                               calibration_fake |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CONFIG                                         |                                                                   calib_config |         19 |         19 |       0 |    0 |   104 |      0 |      0 |            0 |
|         (CONFIG)                                     |                                                                   calib_config |         19 |         19 |       0 |    0 |   100 |      0 |      0 |            0 |
|         U0                                           |                                                                 sync_reset__25 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_dval                                    |                                                                 double_sync__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U18                                            |                                                                ddr_aoi_add_gen |         71 |         71 |       0 |    0 |   159 |      0 |      0 |            1 |
|         (U18)                                        |                                                                ddr_aoi_add_gen |         71 |         71 |       0 |    0 |   157 |      0 |      0 |            1 |
|         U1                                           |                                                                 sync_reset__24 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U19                                            |                                                                  axis16_sw_1_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U20                                            |                                                                  axis16_sw_2_1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|         (U20)                                        |                                                                  axis16_sw_2_1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U25                                            |                                                             axis16_auto_sw_1_2 |         24 |         24 |       0 |    0 |    64 |      0 |      0 |            0 |
|         (U25)                                        |                                                             axis16_auto_sw_1_2 |         23 |         23 |       0 |    0 |    62 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_resetn__6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U31                                            |                                                t_axi4_stream16_fifo__xdcDup__1 |         37 |         37 |       0 |    0 |    62 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst      |                                                 t_axi4_stream16_sfifo_d16_HD61 |         37 |         37 |       0 |    0 |    62 |      0 |      0 |            0 |
|           U0                                         |                          t_axi4_stream16_sfifo_d16_fifo_generator_v13_1_2_HD62 |         37 |         37 |       0 |    0 |    62 |      0 |      0 |            0 |
|       U32                                            |                                                           t_axi4_stream16_fifo |         37 |         37 |       0 |    0 |    63 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst      |                                                      t_axi4_stream16_sfifo_d16 |         37 |         37 |       0 |    0 |    63 |      0 |      1 |            0 |
|           U0                                         |                               t_axi4_stream16_sfifo_d16_fifo_generator_v13_1_2 |         37 |         37 |       0 |    0 |    63 |      0 |      1 |            0 |
|       U33                                            |                                                             axis16_auto_sw_2_1 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |            0 |
|         (U33)                                        |                                                             axis16_auto_sw_2_1 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U36                                            |                                                               calib_status_gen |         82 |         82 |       0 |    0 |    35 |      0 |      0 |            0 |
|         (U36)                                        |                                                               calib_status_gen |         82 |         82 |       0 |    0 |    33 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U47                                            |                                                            axil32_to_native__1 |         36 |         36 |       0 |    0 |    39 |      0 |      0 |            0 |
|         (U47)                                        |                                                            axil32_to_native__1 |         36 |         36 |       0 |    0 |    37 |      0 |      0 |            0 |
|         sync_reset_inst                              |                                                                 sync_reset__16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     EHDRI                                            |                                                                 EHDRI_toplevel |        169 |        169 |       0 |    0 |   302 |      0 |      1 |            0 |
|       (EHDRI)                                        |                                                                 EHDRI_toplevel |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                                ehdri_index_mem |          0 |          0 |       0 |    0 |     0 |      0 |      1 |            0 |
|         U0                                           |                                             ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                           |                                       ehdri_index_mem_blk_mem_gen_v8_3_4_synth |          0 |          0 |       0 |    0 |     0 |      0 |      1 |            0 |
|       U2                                             |                                                               axil32_to_native |          9 |          9 |       0 |    0 |    44 |      0 |      0 |            0 |
|         (U2)                                         |                                                               axil32_to_native |          9 |          9 |       0 |    0 |    42 |      0 |      0 |            0 |
|         sync_reset_inst                              |                                                                 sync_reset__63 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                                     ehdri_ctrl |         98 |         98 |       0 |    0 |   184 |      0 |      0 |            0 |
|         (U3)                                         |                                                                     ehdri_ctrl |         98 |         98 |       0 |    0 |   182 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__67 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                                       ehdri_SM |         61 |         61 |       0 |    0 |    74 |      0 |      0 |            0 |
|         (U4)                                         |                                                                       ehdri_SM |         61 |         61 |       0 |    0 |    72 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__66 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     EXP_CTRL                                         |                                                             exposure_time_ctrl |        193 |        193 |       0 |    0 |   338 |      0 |      0 |            0 |
|       (EXP_CTRL)                                     |                                                             exposure_time_ctrl |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                               exp_time_mb_intf |         57 |         57 |       0 |    0 |   234 |      0 |      0 |            0 |
|         (U1)                                         |                                                               exp_time_mb_intf |         57 |         57 |       0 |    0 |   232 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__70 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                               exp_time_manager |        135 |        135 |       0 |    0 |   104 |      0 |      0 |            0 |
|         (U2)                                         |                                                               exp_time_manager |        135 |        135 |       0 |    0 |   102 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__68 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     FAN                                              |                                                                      PWM_GEN_3 |         60 |         60 |       0 |    0 |   123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                  |                                                                       PWM_CTRL |         12 |         12 |       0 |    0 |    48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                              |                                                                       PWM_CTRL |         12 |         12 |       0 |    0 |    46 |      0 |      0 |            0 |
|         sync_resetn_inst                             |                                                                sync_resetn__24 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       pwm0                                           |                                                                      gh_PWM__1 |         16 |         16 |       0 |    0 |    25 |      0 |      0 |            0 |
|       pwm1                                           |                                                                      gh_PWM__2 |         16 |         16 |       0 |    0 |    25 |      0 |      0 |            0 |
|       pwm2                                           |                                                                         gh_PWM |         16 |         16 |       0 |    0 |    25 |      0 |      0 |            0 |
|     FLAGGING                                         |                                                                   flagging_top |        258 |        258 |       0 |    0 |   255 |      0 |      0 |            0 |
|       (FLAGGING)                                     |                                                                   flagging_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                           flagging_mblaze_intf |         54 |         54 |       0 |    0 |   130 |      0 |      0 |            0 |
|         (U1)                                         |                                                           flagging_mblaze_intf |         54 |         54 |       0 |    0 |   128 |      0 |      0 |            0 |
|         U2                                           |                                                                 sync_reset__72 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                                    flagging_SM |        203 |        203 |       0 |    0 |   123 |      0 |      0 |            0 |
|         (U3)                                         |                                                                    flagging_SM |        203 |        203 |       0 |    0 |   121 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__71 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                             |                                                                double_sync__28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     FLASH                                            |                                                                     Flash_intf |        551 |        551 |       0 |    0 |   448 |      8 |      0 |            0 |
|       U1                                             |                                                                     flash_ctrl |         59 |         59 |       0 |    0 |    69 |      0 |      0 |            0 |
|       U2                                             |                                                          axi_bram_ctrl_wrapper |        176 |        176 |       0 |    0 |   180 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                        |                                                               ip_axi_bram_ctrl |        176 |        176 |       0 |    0 |   180 |      0 |      0 |            0 |
|           U0                                         |                                                  ip_axi_bram_ctrlaxi_bram_ctrl |        176 |        176 |       0 |    0 |   180 |      0 |      0 |            0 |
|       U4                                             |                                                  blk_mem_gen_w32_d8192_wrapper |         37 |         37 |       0 |    0 |     2 |      8 |      0 |            0 |
|         (U4)                                         |                                                  blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                   |                                                       ip_blk_mem_gen_w32_d8192 |         37 |         37 |       0 |    0 |     2 |      8 |      0 |            0 |
|           U0                                         |                                    ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_3_4 |         37 |         37 |       0 |    0 |     2 |      8 |      0 |            0 |
|       U5                                             |                                                                   flash_output |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U6                                             |                                                                  flash_process |        269 |        269 |       0 |    0 |   197 |      0 |      0 |            0 |
|     GATING                                           |                                                                     gating_top |        259 |        259 |       0 |    0 |   255 |      0 |      0 |            0 |
|       (GATING)                                       |                                                                     gating_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U2                                             |                                                             gating_mblaze_intf |         54 |         54 |       0 |    0 |   130 |      0 |      0 |            0 |
|         (U2)                                         |                                                             gating_mblaze_intf |         54 |         54 |       0 |    0 |   128 |      0 |      0 |            0 |
|         U2                                           |                                                                 sync_reset__75 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                                      gating_SM |        204 |        204 |       0 |    0 |   123 |      0 |      0 |            0 |
|         (U4)                                         |                                                                      gating_SM |        204 |        204 |       0 |    0 |   121 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__74 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                             |                                                                double_sync__29 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     HEADER                                           |                                                                  hder_inserter |       1778 |       1778 |       0 |    0 |  4122 |      5 |     16 |            0 |
|       (HEADER)                                       |                                                                  hder_inserter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                            hder_insert_mb_intf |        110 |        110 |       0 |    0 |   292 |      0 |      0 |            0 |
|         (U1)                                         |                                                            hder_insert_mb_intf |         74 |         74 |       0 |    0 |   218 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         Ue1                                          |                                                                    err_sync__1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue2                                          |                                                                    err_sync__2 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue3                                          |                                                                    err_sync__3 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__3 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue4                                          |                                                                    err_sync__4 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__4 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__4 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue5                                          |                                                                    err_sync__5 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__5 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue6                                          |                                                                    err_sync__6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__6 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue7                                          |                                                                    err_sync__7 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue8                                          |                                                                    err_sync__8 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__8 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|         Ue9                                          |                                                                    err_sync__9 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           U1                                         |                                                  gh_stretch__parameterized5__9 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|           U2                                         |                                                             gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |            0 |
|       U18                                            |                                                            axis32_merge_axis64 |         42 |         42 |       0 |    0 |   165 |      0 |      0 |            0 |
|         U1                                           |                                                         ip_axis32_merge_axis64 |         42 |         42 |       0 |    0 |   165 |      0 |      0 |            0 |
|           (U1)                                       |                                                         ip_axis32_merge_axis64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                       |      ip_axis32_merge_axis64_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         42 |         42 |       0 |    0 |   165 |      0 |      0 |            0 |
|       U19                                            |                                           t_axi4_stream32_fifo__parameterized2 |         61 |         61 |       0 |    0 |   139 |      1 |      1 |            0 |
|         (U19)                                        |                                           t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sgen_d1024.t_axi4_stream32_sfifo_d1024_inst  |                                                    t_axi4_stream32_sfifo_d1024 |         61 |         61 |       0 |    0 |   139 |      1 |      1 |            0 |
|           U0                                         |                             t_axi4_stream32_sfifo_d1024_fifo_generator_v13_1_2 |         61 |         61 |       0 |    0 |   139 |      1 |      1 |            0 |
|       U2                                             |                                           t_axi4_stream64_fifo__parameterized1 |         63 |         63 |       0 |    0 |    87 |      3 |      0 |            0 |
|         (U2)                                         |                                           t_axi4_stream64_fifo__parameterized1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d1024.t_axi4_stream64_sfifo_d1024_inst  |                                                    t_axi4_stream64_sfifo_d1024 |         61 |         61 |       0 |    0 |    86 |      3 |      0 |            0 |
|           U0                                         |                             t_axi4_stream64_sfifo_d1024_fifo_generator_v13_1_2 |         61 |         61 |       0 |    0 |    86 |      3 |      0 |            0 |
|       U20                                            |                                                t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |   406 |      0 |      2 |            0 |
|         (U20)                                        |                                                t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                 t_axi4_lite32_w_afifo_d16_HD99 |        145 |        145 |       0 |    0 |   405 |      0 |      2 |            0 |
|           U0                                         |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD100 |        145 |        145 |       0 |    0 |   405 |      0 |      2 |            0 |
|       U22                                            |                                                t_axi4_lite32_w_fifo__xdcDup__2 |        142 |        142 |       0 |    0 |   404 |      0 |      2 |            0 |
|         (U22)                                        |                                                t_axi4_lite32_w_fifo__xdcDup__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                t_axi4_lite32_w_afifo_d16_HD243 |        141 |        141 |       0 |    0 |   403 |      0 |      2 |            0 |
|           U0                                         |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD244 |        141 |        141 |       0 |    0 |   403 |      0 |      2 |            0 |
|       U24                                            |                                                t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |   402 |      0 |      2 |            0 |
|         (U24)                                        |                                                t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                t_axi4_lite32_w_afifo_d16_HD387 |        145 |        145 |       0 |    0 |   402 |      0 |      2 |            0 |
|           U0                                         |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD388 |        145 |        145 |       0 |    0 |   402 |      0 |      2 |            0 |
|       U26                                            |                                                t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |   402 |      0 |      2 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                t_axi4_lite32_w_afifo_d16_HD531 |        145 |        145 |       0 |    0 |   402 |      0 |      2 |            0 |
|           U0                                         |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD532 |        145 |        145 |       0 |    0 |   402 |      0 |      2 |            0 |
|       U28                                            |                                                             axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |   106 |      0 |      0 |            0 |
|         (U28)                                        |                                                             axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |   104 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                t_axi4_lite32_w_fifo__xdcDup__5 |        146 |        146 |       0 |    0 |   406 |      0 |      2 |            0 |
|         (U3)                                         |                                                t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                t_axi4_lite32_w_afifo_d16_HD675 |        144 |        144 |       0 |    0 |   405 |      0 |      2 |            0 |
|           U0                                         |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD676 |        144 |        144 |       0 |    0 |   405 |      0 |      2 |            0 |
|       U4                                             |                                                          hder_insert_sequencer |        326 |        326 |       0 |    0 |   294 |      0 |      1 |            0 |
|         (U4)                                         |                                                          hder_insert_sequencer |        297 |        297 |       0 |    0 |   237 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                              fwft_sfifo_w8_d16 |         29 |         29 |       0 |    0 |    55 |      0 |      1 |            0 |
|           U0                                         |                                       fwft_sfifo_w8_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |    55 |      0 |      1 |            0 |
|       U5                                             |                                                                   hder_reorder |         98 |         98 |       0 |    0 |   207 |      1 |      0 |            0 |
|         (U5)                                         |                                                                   hder_reorder |         96 |         96 |       0 |    0 |   205 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                            dp_ram_byte_w32_d64 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |            0 |
|           U0                                         |                                         dp_ram_byte_w32_d64_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |            0 |
|       U6                                             |                                                t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |   406 |      0 |      2 |            0 |
|         (U6)                                         |                                                t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                t_axi4_lite32_w_afifo_d16_HD819 |        145 |        145 |       0 |    0 |   405 |      0 |      2 |            0 |
|           U0                                         |                         t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2_HD820 |        145 |        145 |       0 |    0 |   405 |      0 |      2 |            0 |
|       U7                                             |                                                           t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |   406 |      0 |      2 |            0 |
|         (U7)                                         |                                                           t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst     |                                                      t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |   405 |      0 |      2 |            0 |
|           U0                                         |                               t_axi4_lite32_w_afifo_d16_fifo_generator_v13_1_2 |        145 |        145 |       0 |    0 |   405 |      0 |      2 |            0 |
|     ICU                                              |                                                                   ICU_toplevel |        161 |        161 |       0 |    0 |   404 |      0 |      0 |            0 |
|       U1                                             |                                                                       ICU_Ctrl |         23 |         23 |       0 |    0 |   127 |      0 |      0 |            0 |
|         (U1)                                         |                                                                       ICU_Ctrl |         22 |         22 |       0 |    0 |   125 |      0 |      0 |            0 |
|         U0A                                          |                                                                sync_resetn__26 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                                         ICU_SM |        138 |        138 |       0 |    0 |   277 |      0 |      0 |            0 |
|         (U2)                                         |                                                                         ICU_SM |        137 |        137 |       0 |    0 |   275 |      0 |      0 |            0 |
|         U0A                                          |                                                                sync_resetn__25 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     IRIG                                             |                                                                   expb_irig_v2 |        503 |        502 |       0 |    1 |   659 |      0 |      0 |            0 |
|       (IRIG)                                         |                                                                   expb_irig_v2 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U1                                             |                                                     irig_signal_conditioner_v2 |         64 |         64 |       0 |    0 |   128 |      0 |      0 |            0 |
|         (U1)                                         |                                                     irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                           |                                                                  ad747x_driver |         19 |         19 |       0 |    0 |    52 |      0 |      0 |            0 |
|           (U1)                                       |                                                                  ad747x_driver |         19 |         19 |       0 |    0 |    50 |      0 |      0 |            0 |
|           U0                                         |                                                                 sync_reset__92 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U14                                          |                                                          adc_sample_counter_v2 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |            0 |
|           (U14)                                      |                                                          adc_sample_counter_v2 |          9 |          9 |       0 |    0 |    18 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__91 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U15                                          |                                                              adc_sample_sel_v2 |          4 |          4 |       0 |    0 |    13 |      0 |      0 |            0 |
|           (U15)                                      |                                                              adc_sample_sel_v2 |          4 |          4 |       0 |    0 |    11 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__90 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                               adc_sample_en_v2 |          8 |          8 |       0 |    0 |    13 |      0 |      0 |            0 |
|           (U2)                                       |                                                               adc_sample_en_v2 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__89 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                        adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |    21 |      0 |      0 |            0 |
|           (U3)                                       |                                                        adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |    19 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__88 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U7                                           |                                                          channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |            0 |
|           (U7)                                       |                                                          channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__87 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U10                                            |                                                                   irig_mb_intf |         45 |         44 |       0 |    1 |    90 |      0 |      0 |            0 |
|         (U10)                                        |                                                                   irig_mb_intf |         45 |         44 |       0 |    1 |    88 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__86 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                         irig_clock_detector_v2 |         75 |         75 |       0 |    0 |   122 |      0 |      0 |            0 |
|         (U2)                                         |                                                         irig_clock_detector_v2 |         75 |         75 |       0 |    0 |   120 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__85 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                         irig_alphab_decoder_v2 |        129 |        129 |       0 |    0 |    68 |      0 |      0 |            0 |
|         U1                                           |                                                          irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |    21 |      0 |      0 |            0 |
|           (U1)                                       |                                                          irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |    19 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__84 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                             irig_comparator_v2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|           (U3)                                       |                                                             irig_comparator_v2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__83 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                        irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |    29 |      0 |      0 |            0 |
|           (U4)                                       |                                                        irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |    27 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__82 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                                    irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |    14 |      0 |      0 |            0 |
|           (U5)                                       |                                                    irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__81 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                          irig_frame_decoder_v2 |        141 |        141 |       0 |    0 |   150 |      0 |      0 |            0 |
|         (U4)                                         |                                                          irig_frame_decoder_v2 |        141 |        141 |       0 |    0 |   148 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__80 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U5                                             |                                                             irig_controller_v2 |         20 |         20 |       0 |    0 |    24 |      0 |      0 |            0 |
|         (U5)                                         |                                                             irig_controller_v2 |         20 |         20 |       0 |    0 |    20 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__79 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                                double_sync__30 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U6                                             |                                                       irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |    39 |      0 |      0 |            0 |
|         (U6)                                         |                                                       irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__78 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                              clk_divider_pulse |          5 |          5 |       0 |    0 |    16 |      0 |      0 |            0 |
|         U3                                           |                                              clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |    19 |      0 |      0 |            0 |
|       U7                                             |                                                                  irig_reset_v2 |         16 |         16 |       0 |    0 |    37 |      0 |      0 |            0 |
|         (U7)                                         |                                                                  irig_reset_v2 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__77 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                              clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |    26 |      0 |      0 |            0 |
|     MGT                                              |                                                                    mgt_wrapper |       2929 |       2793 |       0 |  136 |  5277 |      4 |      4 |            0 |
|       (MGT)                                          |                                                                    mgt_wrapper |          4 |          2 |       0 |    2 |     0 |      0 |      0 |            0 |
|       DATA_IN_FIFO                                   |                                           t_axi4_stream64_fifo__parameterized3 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst    |                                                     t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|           U0                                         |                              t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|       EXP_IN_FIFO                                    |                                           t_axi4_stream64_fifo__parameterized5 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst    |                                               t_axi4_stream64_afifo_d512_HD965 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|           U0                                         |                        t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD966 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|       EXP_OUT_FIFO                                   |                                           t_axi4_stream64_fifo__parameterized7 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst      |                                                      t_axi4_stream64_afifo_d16 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|           U0                                         |                               t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|       MGTS                                           |                                                                      mgt_block |       2616 |       2482 |       0 |  134 |  4634 |      0 |      0 |            0 |
|         (MGTS)                                       |                                                                      mgt_block |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|         CTRL                                         |                                                                       MGT_CTRL |         79 |         79 |       0 |    0 |   203 |      0 |      0 |            0 |
|           (CTRL)                                     |                                                                       MGT_CTRL |         78 |         78 |       0 |    0 |   109 |      0 |      0 |            0 |
|           core_sync                                  |                                            double_sync_vector__parameterized79 |          0 |          0 |       0 |    0 |    60 |      0 |      0 |            0 |
|           data_loopback_sync                         |                                            double_sync_vector__parameterized83 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           data_pwrdown_sync                          |                                                                double_sync__14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           exp_loopback_sync                          |                                            double_sync_vector__parameterized87 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                           |                                                                double_sync__16 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pll_sync                                   |                                            double_sync_vector__parameterized81 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |            0 |
|           sync_resetn_inst                           |                                                                sync_resetn__17 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           video_loopback_sync                        |                                            double_sync_vector__parameterized85 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           video_pwrdown_sync                         |                                                                double_sync__15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DATA                                         |                                                                       data_mgt |        779 |        745 |       0 |   34 |  1374 |      0 |      0 |            0 |
|           (DATA)                                     |                                                                       data_mgt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                         |                                                          data_mgtdata_mgt_core |        779 |        745 |       0 |   34 |  1374 |      0 |      0 |            0 |
|         DATA_CLOCK                                   |                                                          data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_COMMON                                  |                                                     data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                             |                                                   data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                         |                                                   data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                          |                                                        data_mgt_cdc_sync_exdes |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         EXP                                          |                                                                        exp_mgt |        974 |        908 |       0 |   66 |  1669 |      0 |      0 |            0 |
|           (EXP)                                      |                                                                        exp_mgt |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                         |                                                            exp_mgtexp_mgt_core |        974 |        908 |       0 |   66 |  1669 |      0 |      0 |            0 |
|         EXP_CLOCK                                    |                                                           exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         EXP_COMMON                                   |                                                      exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         VIDEO                                        |                                                                      video_mgt |        778 |        744 |       0 |   34 |  1374 |      0 |      0 |            0 |
|           U0                                         |                                                        video_mgtvideo_mgt_core |        778 |        744 |       0 |   34 |  1374 |      0 |      0 |            0 |
|       VIDEO_IN_FIFO                                  |                                           t_axi4_stream64_fifo__parameterized9 |         84 |         84 |       0 |    0 |   177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst    |                                              t_axi4_stream64_afifo_d512_HD1020 |         84 |         84 |       0 |    0 |   177 |      1 |      1 |            0 |
|           U0                                         |                       t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD1021 |         84 |         84 |       0 |    0 |   177 |      1 |      1 |            0 |
|     SFW_INTF                                         |                                                                            SFW |        582 |        582 |       0 |    0 |   722 |      0 |      1 |            0 |
|       (SFW_INTF)                                     |                                                                            SFW |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                                 SFW_Processing |        273 |        273 |       0 |    0 |    56 |      0 |      0 |            0 |
|         (U1)                                         |                                                                 SFW_Processing |        272 |        272 |       0 |    0 |    52 |      0 |      0 |            0 |
|         doube_sync_gen                               |                                                                double_sync__24 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                              |                                                                sync_resetn__21 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U10                                            |                                                                 trig_pulse_cdc |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|       U2                                             |                                                                     fw_decoder |        103 |        103 |       0 |    0 |   102 |      0 |      0 |            0 |
|         (U2)                                         |                                                                     fw_decoder |        102 |        102 |       0 |    0 |   100 |      0 |      0 |            0 |
|         reset_synchronize                            |                                                                sync_resetn__20 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                                       SFW_Ctrl |         48 |         48 |       0 |    0 |   372 |      0 |      0 |            0 |
|         (U3)                                         |                                                                       SFW_Ctrl |         47 |         47 |       0 |    0 |   370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                              |                                                                sync_resetn__19 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                          axil32_addr_demux4__1 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                             |                                                            axil32_to_native__2 |         42 |         42 |       0 |    0 |    79 |      0 |      0 |            0 |
|         (U5)                                         |                                                            axil32_to_native__2 |         42 |         42 |       0 |    0 |    77 |      0 |      0 |            0 |
|         sync_reset_inst                              |                                                                 sync_reset__69 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U7                                             |                                                               sdp_ram_w32_d128 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|         U0                                           |                                            sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                           |                                      sdp_ram_w32_d128_blk_mem_gen_v8_3_4_synth |          1 |          1 |       0 |    0 |     0 |      0 |      1 |            0 |
|       U8                                             |                                                             SFW_ACQUISITION_SM |         51 |         51 |       0 |    0 |   110 |      0 |      0 |            0 |
|         (U8)                                         |                                                             SFW_ACQUISITION_SM |         50 |         50 |       0 |    0 |   106 |      0 |      0 |            0 |
|         doube_sync_gen                               |                                                                double_sync__23 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                              |                                                                sync_resetn__18 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                 |                                                                Startup_HW_Test |         18 |         18 |       0 |    0 |    26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                             |                                                                Startup_HW_Test |         17 |         17 |       0 |    0 |    24 |      0 |      0 |            0 |
|       U0                                             |                                                                    sync_resetn |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     TRIG                                             |                                                                       trig_gen |        744 |        744 |       0 |    0 |  1219 |      0 |      0 |            0 |
|       (TRIG)                                         |                                                                       trig_gen |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                           trig_gen_mblaze_intf |        184 |        184 |       0 |    0 |   508 |      0 |      0 |            0 |
|         (U1)                                         |                                                           trig_gen_mblaze_intf |        184 |        184 |       0 |    0 |   506 |      0 |      0 |            0 |
|         U2                                           |                                                                 sync_reset__60 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                                 trig_gen_ctler |        288 |        288 |       0 |    0 |   326 |      0 |      0 |            0 |
|         U2                                           |                                                            trig_gen_ctler_core |        211 |        211 |       0 |    0 |   255 |      0 |      0 |            0 |
|           (U2)                                       |                                                            trig_gen_ctler_core |        211 |        211 |       0 |    0 |   253 |      0 |      0 |            0 |
|           comp_sync_reset                            |                                                                 sync_reset__57 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                                  progr_clk_div |         77 |         77 |       0 |    0 |    69 |      0 |      0 |            0 |
|           (U4)                                       |                                                                  progr_clk_div |         77 |         77 |       0 |    0 |    67 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__55 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U9                                           |                                                                double_sync__21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U4                                             |                                                                   trig_stamper |        146 |        146 |       0 |    0 |   250 |      0 |      0 |            0 |
|         U1                                           |                                                                    Clk_Divider |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         U2                                           |                                                                 sync_reset__54 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                             trig_stamper_ctler |        143 |        143 |       0 |    0 |   242 |      0 |      0 |            0 |
|           (U4)                                       |                                                             trig_stamper_ctler |        138 |        138 |       0 |    0 |   230 |      0 |      0 |            0 |
|           E1                                         |                                                                 gh_edge_det__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           E2                                         |                                                                 gh_edge_det__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           E3                                         |                                                                 gh_edge_det__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           E4                                         |                                                                 gh_edge_det__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           E5                                         |                                                                    gh_edge_det |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__53 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U5                                             |                                                            trig_conditioner__1 |         76 |         76 |       0 |    0 |    81 |      0 |      0 |            0 |
|         (U5)                                         |                                                            trig_conditioner__1 |         76 |         76 |       0 |    0 |    79 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__61 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U6                                             |                                                               trig_conditioner |         48 |         48 |       0 |    0 |    52 |      0 |      0 |            0 |
|         (U6)                                         |                                                               trig_conditioner |         48 |         48 |       0 |    0 |    50 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__52 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                             |                                                                double_sync__22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U11                                              |                                                             axil32_addr_demux4 |         91 |         91 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U3                                               |                                                                    axil32_mux2 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U5                                               |                                                                 axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                             |                                                          ip_axis64_fanout2_HD2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst                                         |                                    ip_axis64_fanout2_top_ip_axis64_fanout2_HD3 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           broadcaster_core                           |                            ip_axis64_fanout2_axis_broadcaster_v1_1_10_core_HD4 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U6                                               |                                                                     adc_switch |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U7                                               |                                                                adc_readout_top |         85 |         85 |       0 |    0 |   407 |      0 |      0 |            0 |
|       (U7)                                           |                                                                adc_readout_top |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                            adc_readout_mb_intf |         11 |         11 |       0 |    0 |   145 |      0 |      0 |            0 |
|         (U1)                                         |                                                            adc_readout_mb_intf |         11 |         11 |       0 |    0 |   143 |      0 |      0 |            0 |
|         U1                                           |                                                                 sync_reset__51 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                                    adc_readout |         73 |         73 |       0 |    0 |   262 |      0 |      0 |            0 |
|         (U2)                                         |                                                                    adc_readout |         67 |         67 |       0 |    0 |   255 |      0 |      0 |            0 |
|         conversion_trigger                           |                                                                 gh_edge_det__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_data_out                                |                                                                  data_cdc_sync |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|           fifo                                       |                                                               gh_fifo_async_sr |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|       U3                                             |                                                  ad747x_driver__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U8                                               |                                          t_axi4_stream64_fifo__parameterized11 |         48 |         48 |       0 |    0 |   112 |      1 |      1 |            0 |
|       agen_d16.t_axi4_stream64_afifo_d16_inst        |                                               t_axi4_stream64_afifo_d16_HD1077 |         48 |         48 |       0 |    0 |   112 |      1 |      1 |            0 |
|         U0                                           |                        t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD1078 |         48 |         48 |       0 |    0 |   112 |      1 |      1 |            0 |
|           inst_fifo_gen                              |                  t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_synth_HD1079 |         48 |         48 |       0 |    0 |   112 |      1 |      1 |            0 |
|     U9                                               |                                                             axis_64_to_32_wrap |         29 |         29 |       0 |    0 |   105 |      0 |      0 |            0 |
|       U1                                             |                                                                  axis_64_to_32 |         29 |         29 |       0 |    0 |   105 |      0 |      0 |            0 |
|         (U1)                                         |                                                                  axis_64_to_32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                         |               axis_64_to_32_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |         29 |         29 |       0 |    0 |   105 |      0 |      0 |            0 |
|           (inst)                                     |               axis_64_to_32_axis_dwidth_converter_v1_1_9_axis_dwidth_converter |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0 |                     axis_64_to_32_axis_dwidth_converter_v1_1_9_axisc_downsizer |         28 |         28 |       0 |    0 |   104 |      0 |      0 |            0 |
|     USB                                              |                                                                       USB_CTRL |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   U1                                                 |                                                   afpa_data_deserializer_16chn |       1954 |       1954 |       0 |    0 |  2420 |      4 |      0 |            0 |
|     (U1)                                             |                                                   afpa_data_deserializer_16chn |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CH0                                              |                                                         quad_data_deserializer |        456 |        456 |       0 |    0 |   469 |      0 |      0 |            0 |
|       (CH0)                                          |                                                         quad_data_deserializer |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                     adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U12                                            |                                                           clink_calibration__1 |        277 |        277 |       0 |    0 |   202 |      0 |      0 |            0 |
|         (U12)                                        |                                                           clink_calibration__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                            clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |   185 |      0 |      0 |            0 |
|           (U1)                                       |                                                            clink_delay_ctrl__1 |        261 |        261 |       0 |    0 |   183 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__104 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                          clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |            0 |
|           (U4)                                       |                                                          clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__96 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U15                                            |                                                              idelay_wrapper__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U18                                            |                                                              idelay_wrapper__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U2                                             |                                                     adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U21                                            |                                                              idelay_wrapper__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U24                                            |                                                              idelay_wrapper__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U3                                             |                                                     adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                             |                                                      quad_pattern_validator__1 |         92 |         92 |       0 |    0 |   130 |      0 |      0 |            0 |
|         U1                                           |                                                       adc_pattern_validator__5 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                       adc_pattern_validator__5 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__101 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                       adc_pattern_validator__6 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                       adc_pattern_validator__6 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__102 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                       adc_pattern_validator__7 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                       adc_pattern_validator__7 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__103 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                       adc_pattern_validator__8 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                       adc_pattern_validator__8 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__94 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                                adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |    54 |      0 |      0 |            0 |
|           (U5)                                       |                                                adc_pattern_validator_ctrler__1 |         56 |         56 |       0 |    0 |    46 |      0 |      0 |            0 |
|           U1A                                        |                                                                 sync_reset__95 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                           clk_divider_pulse__parameterized5__1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U6                                             |                                         quad_pattern_validator__parameterized1 |         77 |         77 |       0 |    0 |   111 |      0 |      0 |            0 |
|         U1                                           |                                                       adc_pattern_validator__1 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                       adc_pattern_validator__1 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__97 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                       adc_pattern_validator__2 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                       adc_pattern_validator__2 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__98 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                       adc_pattern_validator__3 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                       adc_pattern_validator__3 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                 sync_reset__99 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                       adc_pattern_validator__4 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                       adc_pattern_validator__4 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__100 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                   adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |    35 |      0 |      0 |            0 |
|           (U5)                                       |                                   adc_pattern_validator_ctrler__parameterized1 |         40 |         40 |       0 |    0 |    27 |      0 |      0 |            0 |
|           U1A                                        |                                                                 sync_reset__93 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                              clk_divider_pulse__parameterized7 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U8                                             |                                                     adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U9                                             |                                                                   dcm_reset__1 |          9 |          9 |       0 |    0 |    26 |      0 |      0 |            0 |
|       master_gen.U14                                 |                                              adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCLK_9_0M_Gen.U10M                           |                                                serdes_isc0207A_3k_9_0_MHz_mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                       |        serdes_isc0207A_3k_9_0_MHz_mmcm_serdes_isc0207A_3k_9_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CH1                                              |                                         quad_data_deserializer__parameterized1 |        456 |        456 |       0 |    0 |   469 |      0 |      0 |            0 |
|       (CH1)                                          |                                         quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                     adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U12                                            |                                                           clink_calibration__2 |        277 |        277 |       0 |    0 |   202 |      0 |      0 |            0 |
|         (U12)                                        |                                                           clink_calibration__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                            clink_delay_ctrl__2 |        261 |        261 |       0 |    0 |   185 |      0 |      0 |            0 |
|           (U1)                                       |                                                            clink_delay_ctrl__2 |        261 |        261 |       0 |    0 |   183 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__116 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                          clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |            0 |
|           (U4)                                       |                                                          clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__108 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U15                                            |                                                              idelay_wrapper__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U18                                            |                                                              idelay_wrapper__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U2                                             |                                                     adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U21                                            |                                                              idelay_wrapper__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U24                                            |                                                              idelay_wrapper__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U3                                             |                                                     adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                             |                                                      quad_pattern_validator__2 |         92 |         92 |       0 |    0 |   130 |      0 |      0 |            0 |
|         U1                                           |                                                      adc_pattern_validator__13 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                      adc_pattern_validator__13 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__113 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                      adc_pattern_validator__14 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                      adc_pattern_validator__14 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__114 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                      adc_pattern_validator__15 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                      adc_pattern_validator__15 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__115 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                      adc_pattern_validator__16 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                      adc_pattern_validator__16 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__106 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                                adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |    54 |      0 |      0 |            0 |
|           (U5)                                       |                                                adc_pattern_validator_ctrler__2 |         56 |         56 |       0 |    0 |    46 |      0 |      0 |            0 |
|           U1A                                        |                                                                sync_reset__107 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                           clk_divider_pulse__parameterized5__2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U6                                             |                                         quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |   111 |      0 |      0 |            0 |
|         U1                                           |                                                       adc_pattern_validator__9 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                       adc_pattern_validator__9 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__109 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                      adc_pattern_validator__10 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                      adc_pattern_validator__10 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__110 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                      adc_pattern_validator__11 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                      adc_pattern_validator__11 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__111 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                      adc_pattern_validator__12 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                      adc_pattern_validator__12 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__112 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                   adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |    35 |      0 |      0 |            0 |
|           (U5)                                       |                                   adc_pattern_validator_ctrler__parameterized3 |         40 |         40 |       0 |    0 |    27 |      0 |      0 |            0 |
|           U1A                                        |                                                                sync_reset__105 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                              clk_divider_pulse__parameterized9 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U8                                             |                                                     adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U9                                             |                                                                   dcm_reset__2 |          9 |          9 |       0 |    0 |    26 |      0 |      0 |            0 |
|     CH2                                              |                                         quad_data_deserializer__parameterized3 |        456 |        456 |       0 |    0 |   469 |      0 |      0 |            0 |
|       (CH2)                                          |                                         quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                     adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U12                                            |                                                           clink_calibration__3 |        276 |        276 |       0 |    0 |   202 |      0 |      0 |            0 |
|         (U12)                                        |                                                           clink_calibration__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                            clink_delay_ctrl__3 |        260 |        260 |       0 |    0 |   185 |      0 |      0 |            0 |
|           (U1)                                       |                                                            clink_delay_ctrl__3 |        260 |        260 |       0 |    0 |   183 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__128 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                          clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |    15 |      0 |      0 |            0 |
|           (U4)                                       |                                                          clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |    13 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__120 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U15                                            |                                                              idelay_wrapper__9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U18                                            |                                                             idelay_wrapper__10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U2                                             |                                                    adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U21                                            |                                                             idelay_wrapper__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U24                                            |                                                                 idelay_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U3                                             |                                                    adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                             |                                                      quad_pattern_validator__3 |         93 |         93 |       0 |    0 |   130 |      0 |      0 |            0 |
|         U1                                           |                                                      adc_pattern_validator__21 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                      adc_pattern_validator__21 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__125 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                      adc_pattern_validator__22 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                      adc_pattern_validator__22 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__126 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                      adc_pattern_validator__23 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                      adc_pattern_validator__23 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__127 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                      adc_pattern_validator__24 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                      adc_pattern_validator__24 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__118 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                                adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |    54 |      0 |      0 |            0 |
|           (U5)                                       |                                                adc_pattern_validator_ctrler__3 |         56 |         56 |       0 |    0 |    46 |      0 |      0 |            0 |
|           U1A                                        |                                                                sync_reset__119 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                           clk_divider_pulse__parameterized5__3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U6                                             |                                         quad_pattern_validator__parameterized7 |         77 |         77 |       0 |    0 |   111 |      0 |      0 |            0 |
|         U1                                           |                                                      adc_pattern_validator__17 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                      adc_pattern_validator__17 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__121 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                      adc_pattern_validator__18 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                      adc_pattern_validator__18 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__122 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                      adc_pattern_validator__19 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                      adc_pattern_validator__19 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__123 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                      adc_pattern_validator__20 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                      adc_pattern_validator__20 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__124 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                   adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |    35 |      0 |      0 |            0 |
|           (U5)                                       |                                   adc_pattern_validator_ctrler__parameterized5 |         40 |         40 |       0 |    0 |    27 |      0 |      0 |            0 |
|           U1A                                        |                                                                sync_reset__117 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                             clk_divider_pulse__parameterized11 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U8                                             |                                                    adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U9                                             |                                                                   dcm_reset__3 |          9 |          9 |       0 |    0 |    26 |      0 |      0 |            0 |
|     CH3                                              |                                         quad_data_deserializer__parameterized5 |        457 |        457 |       0 |    0 |   469 |      0 |      0 |            0 |
|       (CH3)                                          |                                         quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                    adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U12                                            |                                                              clink_calibration |        277 |        277 |       0 |    0 |   202 |      0 |      0 |            0 |
|         (U12)                                        |                                                              clink_calibration |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                               clink_delay_ctrl |        261 |        261 |       0 |    0 |   185 |      0 |      0 |            0 |
|           (U1)                                       |                                                               clink_delay_ctrl |        261 |        261 |       0 |    0 |   183 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__140 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                             clink_bitslip_ctrl |         15 |         15 |       0 |    0 |    15 |      0 |      0 |            0 |
|           (U4)                                       |                                                             clink_bitslip_ctrl |         15 |         15 |       0 |    0 |    13 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__132 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U15                                            |                                                idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U18                                            |                                                idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U2                                             |                                                    adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U21                                            |                                                idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U24                                            |                                                idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U3                                             |                                                    adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                             |                                                         quad_pattern_validator |         93 |         93 |       0 |    0 |   130 |      0 |      0 |            0 |
|         U1                                           |                                                      adc_pattern_validator__29 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                      adc_pattern_validator__29 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__137 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                      adc_pattern_validator__30 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                      adc_pattern_validator__30 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__138 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                      adc_pattern_validator__31 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                      adc_pattern_validator__31 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__139 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                          adc_pattern_validator |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                          adc_pattern_validator |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__130 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                                   adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |    54 |      0 |      0 |            0 |
|           (U5)                                       |                                                   adc_pattern_validator_ctrler |         56 |         56 |       0 |    0 |    46 |      0 |      0 |            0 |
|           U1A                                        |                                                                sync_reset__131 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                              clk_divider_pulse__parameterized5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U6                                             |                                        quad_pattern_validator__parameterized10 |         77 |         77 |       0 |    0 |   111 |      0 |      0 |            0 |
|         U1                                           |                                                      adc_pattern_validator__25 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U1)                                       |                                                      adc_pattern_validator__25 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__133 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                      adc_pattern_validator__26 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U2)                                       |                                                      adc_pattern_validator__26 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__134 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                      adc_pattern_validator__27 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U3)                                       |                                                      adc_pattern_validator__27 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__135 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                      adc_pattern_validator__28 |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|           (U4)                                       |                                                      adc_pattern_validator__28 |          8 |          8 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__136 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U5                                           |                                   adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |    35 |      0 |      0 |            0 |
|           (U5)                                       |                                   adc_pattern_validator_ctrler__parameterized7 |         40 |         40 |       0 |    0 |    27 |      0 |      0 |            0 |
|           U1A                                        |                                                                sync_reset__129 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1B                                        |                                             clk_divider_pulse__parameterized13 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
|       U8                                             |                                                        adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U9                                             |                                                                      dcm_reset |          9 |          9 |       0 |    0 |    26 |      0 |      0 |            0 |
|       master_gen.U14                                 |                                                         adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCLK_9_0M_Gen.U10M                           |                                         serdes_isc0207A_3k_9_0_MHz_mmcm_HD1180 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                       | serdes_isc0207A_3k_9_0_MHz_mmcm_serdes_isc0207A_3k_9_0_MHz_mmcm_clk_wiz_HD1181 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U11                                              |                                                      quad_data_sync__xdcDup__1 |         32 |         32 |       0 |    0 |   136 |      1 |      0 |            0 |
|       (U11)                                          |                                                      quad_data_sync__xdcDup__1 |          0 |          0 |       0 |    0 |    58 |      0 |      0 |            0 |
|       fifo                                           |                                                            afifo_w57d16_HD1185 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|         U0                                           |                                     afifo_w57d16_fifo_generator_v13_1_2_HD1186 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|           inst_fifo_gen                              |                               afifo_w57d16_fifo_generator_v13_1_2_synth_HD1187 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|       sync_en                                        |                                                   double_sync__parameterized30 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U12                                              |                                                      quad_data_sync__xdcDup__2 |         32 |         32 |       0 |    0 |   136 |      1 |      0 |            0 |
|       (U12)                                          |                                                      quad_data_sync__xdcDup__2 |          0 |          0 |       0 |    0 |    58 |      0 |      0 |            0 |
|       fifo                                           |                                                            afifo_w57d16_HD1214 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|         U0                                           |                                     afifo_w57d16_fifo_generator_v13_1_2_HD1215 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|           inst_fifo_gen                              |                               afifo_w57d16_fifo_generator_v13_1_2_synth_HD1216 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|       sync_en                                        |                                                double_sync__parameterized30__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U4                                               |                                                      quad_data_sync__xdcDup__3 |         32 |         32 |       0 |    0 |   136 |      1 |      0 |            0 |
|       (U4)                                           |                                                      quad_data_sync__xdcDup__3 |          0 |          0 |       0 |    0 |    58 |      0 |      0 |            0 |
|       fifo                                           |                                                            afifo_w57d16_HD1243 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|         U0                                           |                                     afifo_w57d16_fifo_generator_v13_1_2_HD1244 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|           inst_fifo_gen                              |                               afifo_w57d16_fifo_generator_v13_1_2_synth_HD1245 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|       sync_en                                        |                                                double_sync__parameterized30__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U9                                               |                                                                 quad_data_sync |         32 |         32 |       0 |    0 |   136 |      1 |      0 |            0 |
|       (U9)                                           |                                                                 quad_data_sync |          0 |          0 |       0 |    0 |    58 |      0 |      0 |            0 |
|       fifo                                           |                                                                   afifo_w57d16 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|         U0                                           |                                            afifo_w57d16_fifo_generator_v13_1_2 |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|           inst_fifo_gen                              |                                      afifo_w57d16_fifo_generator_v13_1_2_synth |         32 |         32 |       0 |    0 |    76 |      1 |      0 |            0 |
|       sync_en                                        |                                                double_sync__parameterized30__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|   U3                                                 |                                                               isc0207A_3k_intf |       6041 |       5847 |     176 |   18 | 12224 |     12 |     14 |           32 |
|     (U3)                                             |                                                               isc0207A_3k_intf |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U1                                               |                                                            fpa_trig_controller |        131 |        131 |       0 |    0 |    48 |      0 |      0 |            0 |
|       (U1)                                           |                                                            fpa_trig_controller |        131 |        131 |       0 |    0 |    46 |      0 |      0 |            0 |
|       U1                                             |                                                                sync_reset__198 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U19                                              |                                                          isc0207A_3k_digio_map |         70 |         70 |       0 |    0 |    87 |      0 |      0 |            0 |
|       (U19)                                          |                                                          isc0207A_3k_digio_map |         70 |         70 |       0 |    0 |    85 |      0 |      0 |            0 |
|       U0                                             |                                                                sync_reset__213 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U2                                               |                                                             fpa_intf_sequencer |         30 |         30 |       0 |    0 |    23 |      0 |      0 |            0 |
|       (U2)                                           |                                                             fpa_intf_sequencer |         30 |         30 |       0 |    0 |    21 |      0 |      0 |            0 |
|       U1                                             |                                                                sync_reset__199 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U21                                              |                                                                  afpa_services |       1381 |       1374 |       0 |    7 |  1630 |      0 |      1 |            2 |
|       U1                                             |                                                                  spi_mux_ctler |         20 |         20 |       0 |    0 |    30 |      0 |      0 |            0 |
|         (U1)                                         |                                                                  spi_mux_ctler |         20 |         20 |       0 |    0 |    28 |      0 |      0 |            0 |
|         U1                                           |                                                                     sync_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                                  quad_adc_ctrl |         73 |         73 |       0 |    0 |   572 |      0 |      0 |            0 |
|         (U2)                                         |                                                                  quad_adc_ctrl |         30 |         30 |       0 |    0 |    10 |      0 |      0 |            0 |
|         reset_sync                                   |                                                                sync_reset__222 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         spi_in                                       |                                                                         spi_rx |          1 |          1 |       0 |    0 |    20 |      0 |      0 |            0 |
|         spi_out                                      |                                                                         spi_tx |         42 |         42 |       0 |    0 |   538 |      0 |      0 |            0 |
|         sync_ptren                                   |                                                                    double_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                             |                                                            adc_brd_switch_ctrl |        109 |        109 |       0 |    0 |   143 |      0 |      1 |            0 |
|         (U3)                                         |                                                            adc_brd_switch_ctrl |         21 |         21 |       0 |    0 |    36 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__221 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                    Clk_Divider__parameterized1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |            0 |
|         U3                                           |                                                   LL8_ext_to_spi_tx__xdcDup__1 |         74 |         74 |       0 |    0 |    93 |      0 |      1 |            0 |
|           (U3)                                       |                                                   LL8_ext_to_spi_tx__xdcDup__1 |         43 |         43 |       0 |    0 |    36 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__220 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U2                                         |                                                              fwft_sfifo_w3_d16 |         31 |         31 |       0 |    0 |    55 |      0 |      1 |            0 |
|       U4                                             |                                                            monitoring_adc_ctrl |        522 |        519 |       0 |    3 |   253 |      0 |      0 |            2 |
|         (U4)                                         |                                                            monitoring_adc_ctrl |        314 |        314 |       0 |    0 |    99 |      0 |      0 |            2 |
|         U1                                           |                                                                sync_reset__219 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U10                                          |                                                                  signal_filter |         13 |         11 |       0 |    2 |    12 |      0 |      0 |            0 |
|         U2                                           |                                                                 ads1118_driver |        153 |        152 |       0 |    1 |   107 |      0 |      0 |            0 |
|           (U2)                                       |                                                                 ads1118_driver |        153 |        152 |       0 |    1 |   105 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__218 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         UcA                                          |                                                    Clk_Divider__parameterized3 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |            0 |
|         UcB                                          |                                                    Clk_Divider__parameterized5 |         28 |         28 |       0 |    0 |    21 |      0 |      0 |            0 |
|       U5                                             |                                                              adc_brd_id_reader |        236 |        234 |       0 |    2 |   158 |      0 |      0 |            0 |
|         (U5)                                         |                                                              adc_brd_id_reader |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__217 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U10                                          |                                                               signal_filter__2 |         13 |         11 |       0 |    2 |    12 |      0 |      0 |            0 |
|         U2                                           |                                                                  brd_id_reader |        220 |        220 |       0 |    0 |   138 |      0 |      0 |            0 |
|           (U2)                                       |                                                                  brd_id_reader |        180 |        180 |       0 |    0 |   107 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__215 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U3                                         |                                                    Clk_Divider__parameterized7 |         40 |         40 |       0 |    0 |    29 |      0 |      0 |            0 |
|       U6                                             |                                                             flex_brd_id_reader |        269 |        267 |       0 |    2 |   302 |      0 |      0 |            0 |
|         (U6)                                         |                                                             flex_brd_id_reader |          2 |          2 |       0 |    0 |    27 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__216 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U10                                          |                                                               signal_filter__1 |         13 |         11 |       0 |    2 |    11 |      0 |      0 |            0 |
|         U2                                           |                                                               brd_id_reader__1 |        254 |        254 |       0 |    0 |   262 |      0 |      0 |            0 |
|           (U2)                                       |                                                               brd_id_reader__1 |        214 |        214 |       0 |    0 |   231 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__223 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U3                                         |                                                 Clk_Divider__parameterized7__1 |         40 |         40 |       0 |    0 |    29 |      0 |      0 |            0 |
|       U7                                             |                                                                reset_extension |         11 |         11 |       0 |    0 |    32 |      0 |      0 |            0 |
|       U8                                             |                                                             afpa_services_ctrl |        141 |        141 |       0 |    0 |   140 |      0 |      0 |            0 |
|         (U8)                                         |                                                             afpa_services_ctrl |        141 |        141 |       0 |    0 |   138 |      0 |      0 |            0 |
|         U0                                           |                                                                sync_reset__214 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U26                                              |                                                           isc0207A_3k_clks_gen |         12 |          8 |       0 |    4 |    17 |      0 |      0 |            0 |
|       (U26)                                          |                                                           isc0207A_3k_clks_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                      isc0207A_3k_clks_gen_core |         11 |          7 |       0 |    4 |    17 |      0 |      0 |            0 |
|         (U1)                                         |                                                      isc0207A_3k_clks_gen_core |          7 |          3 |       0 |    4 |     9 |      0 |      0 |            0 |
|         U1B                                          |                                                                sync_reset__141 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2A                                          |                                                    Clk_Divider__parameterized9 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U2B                                          |                                                   Clk_Divider__parameterized11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U3A                                          |                                                   Clk_Divider__parameterized13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U3B                                          |                                                   Clk_Divider__parameterized15 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U2                                             |                                                          isc0207A_3k_clks_mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         MCLK_9_0M_Gen.U10M                           |                                                       isc0207A_3k_9_0_MHz_mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst                                       |                      isc0207A_3k_9_0_MHz_mmcm_isc0207A_3k_9_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U4                                               |                                                        isc0207A_3k_mblaze_intf |        243 |        237 |       0 |    6 |  1320 |      0 |      0 |            2 |
|       (U4)                                           |                                                        isc0207A_3k_mblaze_intf |        243 |        237 |       0 |    6 |  1318 |      0 |      0 |            2 |
|       U1                                             |                                                                sync_reset__200 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U5                                               |                                                          isc0207A_3k_hw_driver |        677 |        677 |       0 |    0 |  1227 |      0 |      2 |            0 |
|       (U5)                                           |                                                          isc0207A_3k_hw_driver |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                             |                                                            afpa_int_signal_gen |         91 |         91 |       0 |    0 |   111 |      0 |      0 |            0 |
|         (U1)                                         |                                                            afpa_int_signal_gen |         91 |         91 |       0 |    0 |   109 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__212 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                             |                                                        isc0207A_3k_prog_ctrler |        153 |        153 |       0 |    0 |   265 |      0 |      1 |            0 |
|         U1                                           |                                                      isc0207A_3k_bitstream_gen |         43 |         43 |       0 |    0 |   112 |      0 |      0 |            0 |
|           (U1)                                       |                                                      isc0207A_3k_bitstream_gen |         43 |         43 |       0 |    0 |   110 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__211 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                         isc0207A_3k_spi_feeder |         34 |         34 |       0 |    0 |    53 |      0 |      0 |            0 |
|           (U3)                                       |                                                         isc0207A_3k_spi_feeder |         34 |         34 |       0 |    0 |    51 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__210 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U6                                           |                                                   LL8_ext_to_spi_tx__xdcDup__2 |         76 |         76 |       0 |    0 |   100 |      0 |      1 |            0 |
|           (U6)                                       |                                                   LL8_ext_to_spi_tx__xdcDup__2 |         45 |         45 |       0 |    0 |    43 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__209 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U2                                         |                                                       fwft_sfifo_w3_d16_HD1299 |         31 |         31 |       0 |    0 |    55 |      0 |      1 |            0 |
|       U3                                             |                                                               fleG_prog_ctrler |        296 |        296 |       0 |    0 |   353 |      0 |      1 |            0 |
|         (U3)                                         |                                                               fleG_prog_ctrler |          7 |          7 |       0 |    0 |    11 |      0 |      0 |            0 |
|         U1                                           |                                                                  ad5648_driver |         19 |         19 |       0 |    0 |    52 |      0 |      0 |            0 |
|           (U1)                                       |                                                                  ad5648_driver |         19 |         19 |       0 |    0 |    50 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__208 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2                                           |                                                         fleg_prog_ctler_kernel |        169 |        169 |       0 |    0 |   171 |      0 |      0 |            0 |
|           (U2)                                       |                                                         fleg_prog_ctler_kernel |        169 |        169 |       0 |    0 |   169 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__207 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                           |                                                            fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |    20 |      0 |      0 |            0 |
|           (U3)                                       |                                                            fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |    18 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__206 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                              LL8_ext_to_spi_tx |         76 |         76 |       0 |    0 |    99 |      0 |      1 |            0 |
|           (U4)                                       |                                                              LL8_ext_to_spi_tx |         45 |         45 |       0 |    0 |    42 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__205 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U2                                         |                                                       fwft_sfifo_w3_d16_HD1274 |         31 |         31 |       0 |    0 |    55 |      0 |      1 |            0 |
|       U4                                             |                                                          afpa_hw_driver_ctrler |         57 |         57 |       0 |    0 |   404 |      0 |      0 |            0 |
|         (U4)                                         |                                                          afpa_hw_driver_ctrler |         57 |         57 |       0 |    0 |   402 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__204 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U5                                             |                                                     isc0207A_3k_readout_ctrler |         78 |         78 |       0 |    0 |    94 |      0 |      0 |            0 |
|         (U5)                                         |                                                     isc0207A_3k_readout_ctrler |         78 |         78 |       0 |    0 |    92 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__203 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U6                                               |                                                                 fpa_status_gen |        177 |        177 |       0 |    0 |    74 |      0 |      0 |            0 |
|       (U6)                                           |                                                                 fpa_status_gen |        177 |        177 |       0 |    0 |    70 |      0 |      0 |            0 |
|       U1A                                            |                                                                sync_reset__201 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1B                                            |                                                                sync_reset__202 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U8                                               |                                          t_axi4_stream64_fifo__parameterized13 |         48 |         48 |       0 |    0 |   113 |      1 |      1 |            0 |
|       (U8)                                           |                                          t_axi4_stream64_fifo__parameterized13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       agen_d16.t_axi4_stream64_afifo_d16_inst        |                                               t_axi4_stream64_afifo_d16_HD1128 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|         U0                                           |                        t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_HD1129 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|           inst_fifo_gen                              |                  t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2_synth_HD1130 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|     U9                                               |                                                           afpa_data_ctrl_16chn |       3270 |       3093 |     176 |    1 |  7685 |     11 |     10 |           28 |
|       U1                                             |                                                                  afpa_dval_gen |        459 |        459 |       0 |    0 |   805 |      1 |      1 |            0 |
|         (U1)                                         |                                                                  afpa_dval_gen |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                           |                                             afpa_real_mode_dval_gen__xdcDup__1 |        185 |        185 |       0 |    0 |   358 |      1 |      1 |            0 |
|           (U1)                                       |                                             afpa_real_mode_dval_gen__xdcDup__1 |         93 |         93 |       0 |    0 |   157 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__197 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U3A                                        |                                                             fwft_sfifo_w8_d256 |         48 |         48 |       0 |    0 |    80 |      0 |      1 |            0 |
|           U4A                                        |                                                            fwft_sfifo_w56_d256 |         44 |         44 |       0 |    0 |   119 |      1 |      0 |            0 |
|         U2                                           |                                                                  afpa_flow_mux |         35 |         35 |       0 |    0 |   133 |      0 |      0 |            0 |
|           (U2)                                       |                                                                  afpa_flow_mux |         35 |         35 |       0 |    0 |   131 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__150 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                                             afpa_diag_data_gen |        238 |        238 |       0 |    0 |   314 |      0 |      0 |            0 |
|           (U4)                                       |                                                             afpa_diag_data_gen |        101 |        101 |       0 |    0 |   106 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__162 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                         |                                                          fpa_diag_line_gen__13 |         27 |         27 |       0 |    0 |    45 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                         |                                                          fpa_diag_line_gen__14 |         27 |         27 |       0 |    0 |    44 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                         |                                                          fpa_diag_line_gen__15 |         27 |         27 |       0 |    0 |    44 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                         |                                                              fpa_diag_line_gen |         26 |         26 |       0 |    0 |    42 |      0 |      0 |            0 |
|           U4                                         |                                                   Clk_Divider__parameterized19 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|           UCa                                        |                                                   Clk_Divider__parameterized17 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U10                                            |                                                             afpa_data_ctrl_map |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U13                                            |                                                afpa_data_dispatcher__xdcDup__1 |        113 |         69 |      44 |    0 |   322 |      0 |      0 |            0 |
|         (U13)                                        |                                                afpa_data_dispatcher__xdcDup__1 |          4 |          4 |       0 |    0 |    68 |      0 |      0 |            0 |
|         U0                                           |                                                                sync_reset__160 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                      fwft_afifo_w62_d16_HD1483 |         80 |         36 |      44 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                               fwft_afifo_w62_d16_fifo_generator_v13_1_2_HD1484 |         80 |         36 |      44 |    0 |   205 |      0 |      0 |            0 |
|         U2                                           |                                                      fwft_sfifo_w72_d16_HD1561 |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|           U0                                         |                               fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD1562 |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|       U14                                            |                                                afpa_data_dispatcher__xdcDup__2 |        113 |         69 |      44 |    0 |   322 |      0 |      0 |            0 |
|         (U14)                                        |                                                afpa_data_dispatcher__xdcDup__2 |          4 |          4 |       0 |    0 |    68 |      0 |      0 |            0 |
|         U0                                           |                                                                sync_reset__159 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                      fwft_afifo_w62_d16_HD1508 |         80 |         36 |      44 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                               fwft_afifo_w62_d16_fifo_generator_v13_1_2_HD1509 |         80 |         36 |      44 |    0 |   205 |      0 |      0 |            0 |
|         U2                                           |                                                      fwft_sfifo_w72_d16_HD1586 |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|           U0                                         |                               fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD1587 |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|       U15                                            |                                                  afpa_dval_gen__parameterized1 |        461 |        461 |       0 |    0 |   807 |      1 |      1 |            0 |
|         (U15)                                        |                                                  afpa_dval_gen__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                           |                                             afpa_real_mode_dval_gen__xdcDup__2 |        185 |        185 |       0 |    0 |   358 |      1 |      1 |            0 |
|           (U1)                                       |                                             afpa_real_mode_dval_gen__xdcDup__2 |         93 |         93 |       0 |    0 |   157 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__158 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U3A                                        |                                                      fwft_sfifo_w8_d256_HD1327 |         48 |         48 |       0 |    0 |    80 |      0 |      1 |            0 |
|           U4A                                        |                                                     fwft_sfifo_w56_d256_HD1405 |         44 |         44 |       0 |    0 |   119 |      1 |      0 |            0 |
|         U2                                           |                                                               afpa_flow_mux__3 |         35 |         35 |       0 |    0 |   133 |      0 |      0 |            0 |
|           (U2)                                       |                                                               afpa_flow_mux__3 |         35 |         35 |       0 |    0 |   131 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__196 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                             afpa_diag_data_gen__parameterized1 |        240 |        240 |       0 |    0 |   316 |      0 |      0 |            0 |
|           (U4)                                       |                                             afpa_diag_data_gen__parameterized1 |        102 |        102 |       0 |    0 |   107 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__157 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                         |                                                           fpa_diag_line_gen__9 |         28 |         28 |       0 |    0 |    46 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                         |                                                          fpa_diag_line_gen__10 |         27 |         27 |       0 |    0 |    45 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                         |                                                          fpa_diag_line_gen__11 |         26 |         26 |       0 |    0 |    42 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                         |                                                          fpa_diag_line_gen__12 |         27 |         27 |       0 |    0 |    43 |      0 |      0 |            0 |
|           U4                                         |                                                   Clk_Divider__parameterized23 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|           UCa                                        |                                                   Clk_Divider__parameterized21 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U16                                            |                                                  afpa_dval_gen__parameterized3 |        462 |        462 |       0 |    0 |   807 |      1 |      1 |            0 |
|         (U16)                                        |                                                  afpa_dval_gen__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                           |                                             afpa_real_mode_dval_gen__xdcDup__3 |        185 |        185 |       0 |    0 |   358 |      1 |      1 |            0 |
|           (U1)                                       |                                             afpa_real_mode_dval_gen__xdcDup__3 |         93 |         93 |       0 |    0 |   157 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__156 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U3A                                        |                                                      fwft_sfifo_w8_d256_HD1352 |         48 |         48 |       0 |    0 |    80 |      0 |      1 |            0 |
|           U4A                                        |                                                     fwft_sfifo_w56_d256_HD1430 |         44 |         44 |       0 |    0 |   119 |      1 |      0 |            0 |
|         U2                                           |                                                               afpa_flow_mux__2 |         35 |         35 |       0 |    0 |   133 |      0 |      0 |            0 |
|           (U2)                                       |                                                               afpa_flow_mux__2 |         35 |         35 |       0 |    0 |   131 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__195 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                             afpa_diag_data_gen__parameterized3 |        241 |        241 |       0 |    0 |   316 |      0 |      0 |            0 |
|           (U4)                                       |                                             afpa_diag_data_gen__parameterized3 |        102 |        102 |       0 |    0 |   107 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__155 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                         |                                                           fpa_diag_line_gen__5 |         28 |         28 |       0 |    0 |    45 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                         |                                                           fpa_diag_line_gen__6 |         27 |         27 |       0 |    0 |    44 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                         |                                                           fpa_diag_line_gen__7 |         27 |         27 |       0 |    0 |    43 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                         |                                                           fpa_diag_line_gen__8 |         27 |         27 |       0 |    0 |    44 |      0 |      0 |            0 |
|           U4                                         |                                                   Clk_Divider__parameterized27 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|           UCa                                        |                                                   Clk_Divider__parameterized25 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U17                                            |                                           afpa_chn_diversity_ctrler__xdcDup__1 |        100 |        100 |       0 |    0 |   324 |      2 |      2 |            0 |
|         (U17)                                        |                                           afpa_chn_diversity_ctrler__xdcDup__1 |         42 |         42 |       0 |    0 |    80 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__154 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2A                                          |                                                      fwft_sfifo_w76_d16_HD1668 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|           U0                                         |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD1669 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|         U2B                                          |                                                      fwft_sfifo_w76_d16_HD1695 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|           U0                                         |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD1696 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|       U18                                            |                                                afpa_data_dispatcher__xdcDup__3 |        218 |        173 |      44 |    1 |   778 |      1 |      0 |            4 |
|         (U18)                                        |                                                afpa_data_dispatcher__xdcDup__3 |        108 |        107 |       0 |    1 |   450 |      0 |      0 |            4 |
|         U0                                           |                                                                sync_reset__153 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                      fwft_afifo_w62_d16_HD1533 |         81 |         37 |      44 |    0 |   206 |      0 |      0 |            0 |
|           U0                                         |                               fwft_afifo_w62_d16_fifo_generator_v13_1_2_HD1534 |         81 |         37 |      44 |    0 |   206 |      0 |      0 |            0 |
|         U2                                           |                                                      fwft_sfifo_w72_d16_HD1611 |         29 |         29 |       0 |    0 |   120 |      1 |      0 |            0 |
|           U0                                         |                               fwft_sfifo_w72_d16_fifo_generator_v13_1_2_HD1612 |         29 |         29 |       0 |    0 |   120 |      1 |      0 |            0 |
|       U19                                            |                                           afpa_chn_diversity_ctrler__xdcDup__2 |         94 |         94 |       0 |    0 |   294 |      2 |      2 |            0 |
|         (U19)                                        |                                           afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |    69 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__152 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2A                                          |                                                      fwft_sfifo_w76_d16_HD1722 |         29 |         29 |       0 |    0 |   111 |      1 |      1 |            0 |
|           U0                                         |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD1723 |         29 |         29 |       0 |    0 |   111 |      1 |      1 |            0 |
|         U2B                                          |                                                      fwft_sfifo_w76_d16_HD1749 |         29 |         29 |       0 |    0 |   112 |      1 |      1 |            0 |
|           U0                                         |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD1750 |         29 |         29 |       0 |    0 |   112 |      1 |      1 |            0 |
|       U2                                             |                                                  afpa_dval_gen__parameterized5 |        454 |        454 |       0 |    0 |   802 |      1 |      1 |            0 |
|         (U2)                                         |                                                  afpa_dval_gen__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U1                                           |                                                        afpa_real_mode_dval_gen |        185 |        185 |       0 |    0 |   358 |      1 |      1 |            0 |
|           (U1)                                       |                                                        afpa_real_mode_dval_gen |         93 |         93 |       0 |    0 |   157 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__151 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U3A                                        |                                                      fwft_sfifo_w8_d256_HD1377 |         48 |         48 |       0 |    0 |    80 |      0 |      1 |            0 |
|           U4A                                        |                                                     fwft_sfifo_w56_d256_HD1455 |         44 |         44 |       0 |    0 |   119 |      1 |      0 |            0 |
|         U2                                           |                                                               afpa_flow_mux__1 |         35 |         35 |       0 |    0 |   133 |      0 |      0 |            0 |
|           (U2)                                       |                                                               afpa_flow_mux__1 |         35 |         35 |       0 |    0 |   131 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__194 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U4                                           |                                             afpa_diag_data_gen__parameterized5 |        233 |        233 |       0 |    0 |   311 |      0 |      0 |            0 |
|           (U4)                                       |                                             afpa_diag_data_gen__parameterized5 |        100 |        100 |       0 |    0 |   105 |      0 |      0 |            0 |
|           U0                                         |                                                                sync_reset__149 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                         |                                                           fpa_diag_line_gen__1 |         25 |         25 |       0 |    0 |    44 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                         |                                                           fpa_diag_line_gen__2 |         26 |         26 |       0 |    0 |    43 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                         |                                                           fpa_diag_line_gen__3 |         26 |         26 |       0 |    0 |    43 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                         |                                                           fpa_diag_line_gen__4 |         26 |         26 |       0 |    0 |    43 |      0 |      0 |            0 |
|           U4                                         |                                                   Clk_Divider__parameterized31 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|           UCa                                        |                                                   Clk_Divider__parameterized29 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       U25                                            |                                                           afpa_data_dispatcher |        113 |         69 |      44 |    0 |   322 |      0 |      0 |            0 |
|         (U25)                                        |                                                           afpa_data_dispatcher |          4 |          4 |       0 |    0 |    68 |      0 |      0 |            0 |
|         U0                                           |                                                                sync_reset__147 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                           |                                                             fwft_afifo_w62_d16 |         80 |         36 |      44 |    0 |   205 |      0 |      0 |            0 |
|           U0                                         |                                      fwft_afifo_w62_d16_fifo_generator_v13_1_2 |         80 |         36 |      44 |    0 |   205 |      0 |      0 |            0 |
|         U2                                           |                                                             fwft_sfifo_w72_d16 |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|           U0                                         |                                      fwft_sfifo_w72_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |    47 |      0 |      0 |            0 |
|       U3                                             |                                                           afpa_hsample_proc__1 |        106 |        106 |       0 |    0 |   361 |      0 |      0 |            4 |
|         U22                                          |                                                         afpa_sample_counter__1 |         14 |         14 |       0 |    0 |    71 |      0 |      0 |            0 |
|           (U22)                                      |                                                         afpa_sample_counter__1 |         14 |         14 |       0 |    0 |    69 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__170 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U23                                          |                                                             afpa_sample_sum__3 |         79 |         79 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (U23)                                      |                                                             afpa_sample_sum__3 |         79 |         79 |       0 |    0 |    81 |      0 |      0 |            0 |
|           sync_reset_map                             |                                                                sync_reset__169 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U28                                          |                                                            afpa_sample_mean__3 |          2 |          2 |       0 |    0 |    84 |      0 |      0 |            4 |
|           (U28)                                      |                                                            afpa_sample_mean__3 |          2 |          2 |       0 |    0 |    82 |      0 |      0 |            4 |
|           sync_reset_map                             |                                                                sync_reset__168 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U7                                           |                                                        afpa_sample_selector__1 |         11 |         11 |       0 |    0 |   123 |      0 |      0 |            0 |
|       U4                                             |                                                           afpa_hsample_proc__2 |        105 |        105 |       0 |    0 |   361 |      0 |      0 |            4 |
|         U22                                          |                                                         afpa_sample_counter__2 |         13 |         13 |       0 |    0 |    71 |      0 |      0 |            0 |
|           (U22)                                      |                                                         afpa_sample_counter__2 |         13 |         13 |       0 |    0 |    69 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__174 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U23                                          |                                                             afpa_sample_sum__4 |         79 |         79 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (U23)                                      |                                                             afpa_sample_sum__4 |         79 |         79 |       0 |    0 |    81 |      0 |      0 |            0 |
|           sync_reset_map                             |                                                                sync_reset__173 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U28                                          |                                                            afpa_sample_mean__4 |          2 |          2 |       0 |    0 |    84 |      0 |      0 |            4 |
|           (U28)                                      |                                                            afpa_sample_mean__4 |          2 |          2 |       0 |    0 |    82 |      0 |      0 |            4 |
|           sync_reset_map                             |                                                                sync_reset__172 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U7                                           |                                                        afpa_sample_selector__2 |         11 |         11 |       0 |    0 |   123 |      0 |      0 |            0 |
|       U5                                             |                                                           afpa_hsample_proc__3 |        106 |        106 |       0 |    0 |   361 |      0 |      0 |            4 |
|         U22                                          |                                                         afpa_sample_counter__3 |         14 |         14 |       0 |    0 |    71 |      0 |      0 |            0 |
|           (U22)                                      |                                                         afpa_sample_counter__3 |         14 |         14 |       0 |    0 |    69 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__178 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U23                                          |                                                             afpa_sample_sum__5 |         79 |         79 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (U23)                                      |                                                             afpa_sample_sum__5 |         79 |         79 |       0 |    0 |    81 |      0 |      0 |            0 |
|           sync_reset_map                             |                                                                sync_reset__177 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U28                                          |                                                            afpa_sample_mean__5 |          2 |          2 |       0 |    0 |    84 |      0 |      0 |            4 |
|           (U28)                                      |                                                            afpa_sample_mean__5 |          2 |          2 |       0 |    0 |    82 |      0 |      0 |            4 |
|           sync_reset_map                             |                                                                sync_reset__176 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U7                                           |                                                        afpa_sample_selector__3 |         11 |         11 |       0 |    0 |   123 |      0 |      0 |            0 |
|       U6                                             |                                                      afpa_chn_diversity_ctrler |        100 |        100 |       0 |    0 |   324 |      2 |      2 |            0 |
|         (U6)                                         |                                                      afpa_chn_diversity_ctrler |         42 |         42 |       0 |    0 |    80 |      0 |      0 |            0 |
|         U1                                           |                                                                sync_reset__146 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U2A                                          |                                                             fwft_sfifo_w76_d16 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|           U0                                         |                                      fwft_sfifo_w76_d16_fifo_generator_v13_1_2 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|         U2B                                          |                                                      fwft_sfifo_w76_d16_HD1641 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|           U0                                         |                               fwft_sfifo_w76_d16_fifo_generator_v13_1_2_HD1642 |         29 |         29 |       0 |    0 |   121 |      1 |      1 |            0 |
|       U7                                             |                                                              afpa_hsample_proc |        105 |        105 |       0 |    0 |   361 |      0 |      0 |            4 |
|         U22                                          |                                                            afpa_sample_counter |         13 |         13 |       0 |    0 |    71 |      0 |      0 |            0 |
|           (U22)                                      |                                                            afpa_sample_counter |         13 |         13 |       0 |    0 |    69 |      0 |      0 |            0 |
|           U1                                         |                                                                sync_reset__145 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U23                                          |                                                                afpa_sample_sum |         79 |         79 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (U23)                                      |                                                                afpa_sample_sum |         79 |         79 |       0 |    0 |    81 |      0 |      0 |            0 |
|           sync_reset_map                             |                                                                sync_reset__143 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U28                                          |                                                               afpa_sample_mean |          2 |          2 |       0 |    0 |    84 |      0 |      0 |            4 |
|           (U28)                                      |                                                               afpa_sample_mean |          2 |          2 |       0 |    0 |    82 |      0 |      0 |            4 |
|           sync_reset_map                             |                                                                sync_reset__142 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U7                                           |                                                           afpa_sample_selector |         11 |         11 |       0 |    0 |   123 |      0 |      0 |            0 |
|       U8                                             |                                                           afpa_vsample_proc__1 |         81 |         81 |       0 |    0 |   167 |      0 |      0 |            4 |
|         U23                                          |                                                             afpa_sample_sum__2 |         79 |         79 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (U23)                                      |                                                             afpa_sample_sum__2 |         79 |         79 |       0 |    0 |    81 |      0 |      0 |            0 |
|           sync_reset_map                             |                                                                sync_reset__166 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U28                                          |                                                            afpa_sample_mean__2 |          2 |          2 |       0 |    0 |    84 |      0 |      0 |            4 |
|           (U28)                                      |                                                            afpa_sample_mean__2 |          2 |          2 |       0 |    0 |    82 |      0 |      0 |            4 |
|           sync_reset_map                             |                                                                sync_reset__165 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U9                                             |                                                              afpa_vsample_proc |         81 |         81 |       0 |    0 |   167 |      0 |      0 |            4 |
|         U23                                          |                                                             afpa_sample_sum__1 |         79 |         79 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (U23)                                      |                                                             afpa_sample_sum__1 |         79 |         79 |       0 |    0 |    81 |      0 |      0 |            0 |
|           sync_reset_map                             |                                                                sync_reset__164 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U28                                          |                                                            afpa_sample_mean__1 |          2 |          2 |       0 |    0 |    84 |      0 |      0 |            4 |
|           (U28)                                      |                                                            afpa_sample_mean__1 |          2 |          2 |       0 |    0 |    82 |      0 |      0 |            4 |
|           sync_reset_map                             |                                                                sync_reset__163 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
+------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


