# Week 1 – Daily Topics

| Day | Topic |
|-----|-------|
| [Day 1 – Introduction to Verilog & RTL Coding](#day1) | Basics of Verilog, RTL design, simulation |
| [Day 2 – Timing Libraries, Synthesis Styles & Efficient Flip-Flop Usage](#day-2-timing-libraries-synthesis-styles--efficient-flip-flop-usage) | Timing libraries, hierarchical vs flat synthesis, flip-flop optimization |
| [Day 3 – Gate Level Simulation (GLS)](#day-3-gate-level-simulation-gls) | Netlist verification, timing-aware vs functional GLS, blocking vs non-blocking statements |
| [Day 4 – Optimization in Synthesis](#day-4-optimization-in-synthesis) | IF/Case statements, inferred latches, loops, for-generate, hardware replication |
| [Day 5 – Logic Optimization Techniques](#day-5-logic-optimization-techniques) | Priority-based IF, case limitations, loops for mux/demux, for-generate for module replication |
