

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19'
================================================================
* Date:           Tue Feb 17 12:08:11 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      411|      411|  4.110 us|  4.110 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19  |      409|      409|        11|          1|          1|   400|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:118]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:117]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten113 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [conv2d.cpp:116]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten126 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten126"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln116 = store i5 0, i5 %c" [conv2d.cpp:116]   --->   Operation 20 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten113"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln117 = store i3 0, i3 %i" [conv2d.cpp:117]   --->   Operation 22 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 0, i3 %j" [conv2d.cpp:118]   --->   Operation 23 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_122_20"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten126_load = load i9 %indvar_flatten126" [conv2d.cpp:116]   --->   Operation 25 'load' 'indvar_flatten126_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%icmp_ln116 = icmp_eq  i9 %indvar_flatten126_load, i9 400" [conv2d.cpp:116]   --->   Operation 26 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln116_1 = add i9 %indvar_flatten126_load, i9 1" [conv2d.cpp:116]   --->   Operation 27 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc277, void %for.inc304.preheader.exitStub" [conv2d.cpp:116]   --->   Operation 28 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten113_load = load i6 %indvar_flatten113" [conv2d.cpp:117]   --->   Operation 29 'load' 'indvar_flatten113_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [conv2d.cpp:116]   --->   Operation 30 'load' 'c_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln116 = add i5 %c_load, i5 1" [conv2d.cpp:116]   --->   Operation 31 'add' 'add_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln117 = icmp_eq  i6 %indvar_flatten113_load, i6 25" [conv2d.cpp:117]   --->   Operation 32 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln116_1 = select i1 %icmp_ln117, i5 %add_ln116, i5 %c_load" [conv2d.cpp:116]   --->   Operation 33 'select' 'select_ln116_1' <Predicate = (!icmp_ln116)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln117_1 = add i6 %indvar_flatten113_load, i6 1" [conv2d.cpp:117]   --->   Operation 34 'add' 'add_ln117_1' <Predicate = (!icmp_ln116)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln117_1 = select i1 %icmp_ln117, i6 1, i6 %add_ln117_1" [conv2d.cpp:117]   --->   Operation 35 'select' 'select_ln117_1' <Predicate = (!icmp_ln116)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln116 = store i9 %add_ln116_1, i9 %indvar_flatten126" [conv2d.cpp:116]   --->   Operation 36 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln116 = store i5 %select_ln116_1, i5 %c" [conv2d.cpp:116]   --->   Operation 37 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln117 = store i6 %select_ln117_1, i6 %indvar_flatten113" [conv2d.cpp:117]   --->   Operation 38 'store' 'store_ln117' <Predicate = (!icmp_ln116)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.84>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [conv2d.cpp:118]   --->   Operation 39 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv2d.cpp:116]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%select_ln116 = select i1 %icmp_ln117, i3 0, i3 %i_load" [conv2d.cpp:116]   --->   Operation 41 'select' 'select_ln116' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln116)   --->   "%xor_ln116 = xor i1 %icmp_ln117, i1 1" [conv2d.cpp:116]   --->   Operation 42 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.65ns)   --->   "%icmp_ln118 = icmp_eq  i3 %j_load, i3 5" [conv2d.cpp:118]   --->   Operation 43 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln116 = and i1 %icmp_ln118, i1 %xor_ln116" [conv2d.cpp:116]   --->   Operation 44 'and' 'and_ln116' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln117 = add i3 %select_ln116, i3 1" [conv2d.cpp:117]   --->   Operation 45 'add' 'add_ln117' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node j_3_mid2)   --->   "%empty = or i1 %and_ln116, i1 %icmp_ln117" [conv2d.cpp:116]   --->   Operation 46 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.98ns) (out node of the LUT)   --->   "%j_3_mid2 = select i1 %empty, i3 0, i3 %j_load" [conv2d.cpp:116]   --->   Operation 47 'select' 'j_3_mid2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.98ns)   --->   "%select_ln117 = select i1 %and_ln116, i3 %add_ln117, i3 %select_ln116" [conv2d.cpp:117]   --->   Operation 48 'select' 'select_ln117' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i5 %select_ln116_1" [conv2d.cpp:120]   --->   Operation 49 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.49ns)   --->   "%mul_ln120 = mul i9 %zext_ln120_1, i9 11" [conv2d.cpp:120]   --->   Operation 50 'mul' 'mul_ln120' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln117, i1 0" [conv2d.cpp:120]   --->   Operation 51 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i4 %shl_ln2" [conv2d.cpp:120]   --->   Operation 52 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln120 = add i9 %mul_ln120, i9 %zext_ln120_3" [conv2d.cpp:120]   --->   Operation 53 'add' 'add_ln120' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i9 %add_ln120" [conv2d.cpp:120]   --->   Operation 54 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.65ns)   --->   "%add_ln118 = add i3 %j_3_mid2, i3 1" [conv2d.cpp:118]   --->   Operation 55 'add' 'add_ln118' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln117 = store i3 %select_ln117, i3 %i" [conv2d.cpp:117]   --->   Operation 56 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln118 = store i3 %add_ln118, i3 %j" [conv2d.cpp:118]   --->   Operation 57 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i5 %select_ln116_1" [conv2d.cpp:120]   --->   Operation 58 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln116_1, i2 0" [conv2d.cpp:127]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i7 %tmp" [conv2d.cpp:127]   --->   Operation 60 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_2 = add i8 %zext_ln127, i8 %zext_ln120" [conv2d.cpp:127]   --->   Operation 61 'add' 'add_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i3 %select_ln117" [conv2d.cpp:127]   --->   Operation 62 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln127 = add i8 %add_ln127_2, i8 %zext_ln127_1" [conv2d.cpp:127]   --->   Operation 63 'add' 'add_ln127' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i8 %add_ln127" [conv2d.cpp:127]   --->   Operation 64 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln120, i1 0" [conv2d.cpp:120]   --->   Operation 65 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln120, i3 0" [conv2d.cpp:120]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln120_4 = zext i10 %tmp_3" [conv2d.cpp:120]   --->   Operation 67 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i11 %tmp_4, i11 %zext_ln120_4" [conv2d.cpp:124]   --->   Operation 68 'sub' 'sub_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln117, i1 1" [conv2d.cpp:124]   --->   Operation 69 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i4 %or_ln1" [conv2d.cpp:124]   --->   Operation 70 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln124 = add i9 %mul_ln120, i9 %zext_ln124" [conv2d.cpp:124]   --->   Operation 71 'add' 'add_ln124' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i9 %add_ln124" [conv2d.cpp:124]   --->   Operation 72 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %add_ln124, i1 0" [conv2d.cpp:124]   --->   Operation 73 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln124, i3 0" [conv2d.cpp:124]   --->   Operation 74 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i10 %tmp_5" [conv2d.cpp:124]   --->   Operation 75 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln118 = sub i11 %tmp_6, i11 %zext_ln124_1" [conv2d.cpp:118]   --->   Operation 76 'sub' 'sub_ln118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln120_6 = zext i3 %j_3_mid2" [conv2d.cpp:120]   --->   Operation 77 'zext' 'zext_ln120_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln120_1 = add i11 %sub_ln124, i11 %zext_ln120_6" [conv2d.cpp:120]   --->   Operation 78 'add' 'add_ln120_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln120_7 = zext i11 %add_ln120_1" [conv2d.cpp:120]   --->   Operation 79 'zext' 'zext_ln120_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%conv2_out_addr = getelementptr i32 %conv2_out, i64 0, i64 %zext_ln120_7" [conv2d.cpp:120]   --->   Operation 80 'getelementptr' 'conv2_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln124_1 = add i11 %sub_ln118, i11 %zext_ln120_6" [conv2d.cpp:124]   --->   Operation 81 'add' 'add_ln124_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv2_out_1_addr = getelementptr i32 %conv2_out_1, i64 0, i64 %zext_ln120_7" [conv2d.cpp:124]   --->   Operation 82 'getelementptr' 'conv2_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%m = load i11 %conv2_out_addr" [conv2d.cpp:120]   --->   Operation 83 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%m_7 = load i11 %conv2_out_1_addr" [conv2d.cpp:124]   --->   Operation 84 'load' 'm_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i8 %add_ln127" [conv2d.cpp:120]   --->   Operation 85 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln127, i2 0" [conv2d.cpp:120]   --->   Operation 86 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_2 = add i9 %p_shl, i9 %zext_ln120_2" [conv2d.cpp:120]   --->   Operation 87 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln120_5 = zext i3 %j_3_mid2" [conv2d.cpp:120]   --->   Operation 88 'zext' 'zext_ln120_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln127_1 = add i9 %add_ln120_2, i9 %zext_ln120_5" [conv2d.cpp:127]   --->   Operation 89 'add' 'add_ln127_1' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m = load i11 %conv2_out_addr" [conv2d.cpp:120]   --->   Operation 90 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>
ST_4 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_7 = load i11 %conv2_out_1_addr" [conv2d.cpp:124]   --->   Operation 91 'load' 'm_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i11 %add_ln124_1" [conv2d.cpp:124]   --->   Operation 92 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%conv2_out_addr_1 = getelementptr i32 %conv2_out, i64 0, i64 %zext_ln124_2" [conv2d.cpp:124]   --->   Operation 93 'getelementptr' 'conv2_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %m_7, i32 %m" [conv2d.cpp:124]   --->   Operation 94 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [2/2] (3.25ns)   --->   "%m_9 = load i11 %conv2_out_addr_1" [conv2d.cpp:124]   --->   Operation 95 'load' 'm_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %m_7" [conv2d.cpp:124]   --->   Operation 96 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124, i32 23, i32 30" [conv2d.cpp:124]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i32 %bitcast_ln124" [conv2d.cpp:124]   --->   Operation 98 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast i32 %m" [conv2d.cpp:124]   --->   Operation 99 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124_1, i32 23, i32 30" [conv2d.cpp:124]   --->   Operation 100 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln124_2 = trunc i32 %bitcast_ln124_1" [conv2d.cpp:124]   --->   Operation 101 'trunc' 'trunc_ln124_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.91ns)   --->   "%icmp_ln124 = icmp_ne  i8 %tmp_s, i8 255" [conv2d.cpp:124]   --->   Operation 102 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (2.28ns)   --->   "%icmp_ln124_1 = icmp_eq  i23 %trunc_ln124_1, i23 0" [conv2d.cpp:124]   --->   Operation 103 'icmp' 'icmp_ln124_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124 = or i1 %icmp_ln124_1, i1 %icmp_ln124" [conv2d.cpp:124]   --->   Operation 104 'or' 'or_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.91ns)   --->   "%icmp_ln124_2 = icmp_ne  i8 %tmp_2, i8 255" [conv2d.cpp:124]   --->   Operation 105 'icmp' 'icmp_ln124_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (2.28ns)   --->   "%icmp_ln124_3 = icmp_eq  i23 %trunc_ln124_2, i23 0" [conv2d.cpp:124]   --->   Operation 106 'icmp' 'icmp_ln124_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124_1 = or i1 %icmp_ln124_3, i1 %icmp_ln124_2" [conv2d.cpp:124]   --->   Operation 107 'or' 'or_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%and_ln124 = and i1 %or_ln124, i1 %or_ln124_1" [conv2d.cpp:124]   --->   Operation 108 'and' 'and_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %m_7, i32 %m" [conv2d.cpp:124]   --->   Operation 109 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln124_1 = and i1 %and_ln124, i1 %tmp_7" [conv2d.cpp:124]   --->   Operation 110 'and' 'and_ln124_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.69ns)   --->   "%m_8 = select i1 %and_ln124_1, i32 %m_7, i32 %m" [conv2d.cpp:124]   --->   Operation 111 'select' 'm_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 112 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_9 = load i11 %conv2_out_addr_1" [conv2d.cpp:124]   --->   Operation 112 'load' 'm_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%conv2_out_1_addr_1 = getelementptr i32 %conv2_out_1, i64 0, i64 %zext_ln124_2" [conv2d.cpp:124]   --->   Operation 113 'getelementptr' 'conv2_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %m_9, i32 %m_8" [conv2d.cpp:124]   --->   Operation 114 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/2] (3.25ns)   --->   "%m_11 = load i11 %conv2_out_1_addr_1" [conv2d.cpp:124]   --->   Operation 115 'load' 'm_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln124_2 = bitcast i32 %m_9" [conv2d.cpp:124]   --->   Operation 116 'bitcast' 'bitcast_ln124_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124_2, i32 23, i32 30" [conv2d.cpp:124]   --->   Operation 117 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln124_3 = trunc i32 %bitcast_ln124_2" [conv2d.cpp:124]   --->   Operation 118 'trunc' 'trunc_ln124_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln124_3 = bitcast i32 %m_8" [conv2d.cpp:124]   --->   Operation 119 'bitcast' 'bitcast_ln124_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124_3, i32 23, i32 30" [conv2d.cpp:124]   --->   Operation 120 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln124_4 = trunc i32 %bitcast_ln124_3" [conv2d.cpp:124]   --->   Operation 121 'trunc' 'trunc_ln124_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.91ns)   --->   "%icmp_ln124_4 = icmp_ne  i8 %tmp_8, i8 255" [conv2d.cpp:124]   --->   Operation 122 'icmp' 'icmp_ln124_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (2.28ns)   --->   "%icmp_ln124_5 = icmp_eq  i23 %trunc_ln124_3, i23 0" [conv2d.cpp:124]   --->   Operation 123 'icmp' 'icmp_ln124_5' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_3)   --->   "%or_ln124_2 = or i1 %icmp_ln124_5, i1 %icmp_ln124_4" [conv2d.cpp:124]   --->   Operation 124 'or' 'or_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (1.91ns)   --->   "%icmp_ln124_6 = icmp_ne  i8 %tmp_9, i8 255" [conv2d.cpp:124]   --->   Operation 125 'icmp' 'icmp_ln124_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.28ns)   --->   "%icmp_ln124_7 = icmp_eq  i23 %trunc_ln124_4, i23 0" [conv2d.cpp:124]   --->   Operation 126 'icmp' 'icmp_ln124_7' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_3)   --->   "%or_ln124_3 = or i1 %icmp_ln124_7, i1 %icmp_ln124_6" [conv2d.cpp:124]   --->   Operation 127 'or' 'or_ln124_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_3)   --->   "%and_ln124_2 = and i1 %or_ln124_2, i1 %or_ln124_3" [conv2d.cpp:124]   --->   Operation 128 'and' 'and_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %m_9, i32 %m_8" [conv2d.cpp:124]   --->   Operation 129 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln124_3 = and i1 %and_ln124_2, i1 %tmp_10" [conv2d.cpp:124]   --->   Operation 130 'and' 'and_ln124_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.69ns)   --->   "%m_10 = select i1 %and_ln124_3, i32 %m_9, i32 %m_8" [conv2d.cpp:124]   --->   Operation 131 'select' 'm_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 132 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_11 = load i11 %conv2_out_1_addr_1" [conv2d.cpp:124]   --->   Operation 132 'load' 'm_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 133 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %m_11, i32 %m_10" [conv2d.cpp:124]   --->   Operation 133 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln124_4 = bitcast i32 %m_11" [conv2d.cpp:124]   --->   Operation 134 'bitcast' 'bitcast_ln124_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124_4, i32 23, i32 30" [conv2d.cpp:124]   --->   Operation 135 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln124_5 = trunc i32 %bitcast_ln124_4" [conv2d.cpp:124]   --->   Operation 136 'trunc' 'trunc_ln124_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln124_5 = bitcast i32 %m_10" [conv2d.cpp:124]   --->   Operation 137 'bitcast' 'bitcast_ln124_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln124_5, i32 23, i32 30" [conv2d.cpp:124]   --->   Operation 138 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln124_6 = trunc i32 %bitcast_ln124_5" [conv2d.cpp:124]   --->   Operation 139 'trunc' 'trunc_ln124_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (1.91ns)   --->   "%icmp_ln124_8 = icmp_ne  i8 %tmp_11, i8 255" [conv2d.cpp:124]   --->   Operation 140 'icmp' 'icmp_ln124_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (2.28ns)   --->   "%icmp_ln124_9 = icmp_eq  i23 %trunc_ln124_5, i23 0" [conv2d.cpp:124]   --->   Operation 141 'icmp' 'icmp_ln124_9' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_5)   --->   "%or_ln124_4 = or i1 %icmp_ln124_9, i1 %icmp_ln124_8" [conv2d.cpp:124]   --->   Operation 142 'or' 'or_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln124_10 = icmp_ne  i8 %tmp_12, i8 255" [conv2d.cpp:124]   --->   Operation 143 'icmp' 'icmp_ln124_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (2.28ns)   --->   "%icmp_ln124_11 = icmp_eq  i23 %trunc_ln124_6, i23 0" [conv2d.cpp:124]   --->   Operation 144 'icmp' 'icmp_ln124_11' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_5)   --->   "%or_ln124_5 = or i1 %icmp_ln124_11, i1 %icmp_ln124_10" [conv2d.cpp:124]   --->   Operation 145 'or' 'or_ln124_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_5)   --->   "%and_ln124_4 = and i1 %or_ln124_4, i1 %or_ln124_5" [conv2d.cpp:124]   --->   Operation 146 'and' 'and_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %m_11, i32 %m_10" [conv2d.cpp:124]   --->   Operation 147 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln124_5 = and i1 %and_ln124_4, i1 %tmp_13" [conv2d.cpp:124]   --->   Operation 148 'and' 'and_ln124_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.69ns)   --->   "%m_12 = select i1 %and_ln124_5, i32 %m_11, i32 %m_10" [conv2d.cpp:124]   --->   Operation 149 'select' 'm_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i9 %add_ln127_1" [conv2d.cpp:127]   --->   Operation 152 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%pool2_out_addr = getelementptr i32 %pool2_out, i64 0, i64 %zext_ln127_2" [conv2d.cpp:127]   --->   Operation 153 'getelementptr' 'pool2_out_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:118]   --->   Operation 154 'specpipeline' 'specpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln127 = store i32 %m_12, i9 %pool2_out_addr" [conv2d.cpp:127]   --->   Operation 155 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln118 = br void %VITIS_LOOP_122_20" [conv2d.cpp:118]   --->   Operation 156 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.216ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 6 bit on local variable 'indvar_flatten113' [11]  (1.588 ns)
	'load' operation 6 bit ('indvar_flatten113_load', conv2d.cpp:117) on local variable 'indvar_flatten113' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln117', conv2d.cpp:117) [28]  (1.825 ns)
	'select' operation 5 bit ('select_ln116_1', conv2d.cpp:116) [33]  (1.215 ns)
	'store' operation ('store_ln116', conv2d.cpp:116) of variable 'select_ln116_1', conv2d.cpp:116 5 bit on local variable 'c', conv2d.cpp:116 [137]  (1.588 ns)

 <State 2>: 6.846ns
The critical path consists of the following:
	'load' operation 3 bit ('j_load', conv2d.cpp:118) on local variable 'j', conv2d.cpp:118 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln118', conv2d.cpp:118) [31]  (1.650 ns)
	'and' operation 1 bit ('and_ln116', conv2d.cpp:116) [32]  (0.978 ns)
	'or' operation 1 bit ('empty', conv2d.cpp:116) [35]  (0.000 ns)
	'select' operation 3 bit ('j_3_mid2', conv2d.cpp:116) [36]  (0.980 ns)
	'add' operation 3 bit ('add_ln118', conv2d.cpp:118) [133]  (1.650 ns)
	'store' operation ('store_ln118', conv2d.cpp:118) of variable 'add_ln118', conv2d.cpp:118 3 bit on local variable 'j', conv2d.cpp:118 [140]  (1.588 ns)

 <State 3>: 7.011ns
The critical path consists of the following:
	'sub' operation 11 bit ('sub_ln124', conv2d.cpp:124) [57]  (0.000 ns)
	'add' operation 11 bit ('add_ln120_1', conv2d.cpp:120) [68]  (3.757 ns)
	'getelementptr' operation 11 bit ('conv2_out_addr', conv2d.cpp:120) [70]  (0.000 ns)
	'load' operation 32 bit ('m', conv2d.cpp:120) on array 'conv2_out' [80]  (3.254 ns)

 <State 4>: 3.698ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln120_2', conv2d.cpp:120) [49]  (0.000 ns)
	'add' operation 9 bit ('add_ln127_1', conv2d.cpp:127) [76]  (3.698 ns)

 <State 5>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_7', conv2d.cpp:124) [95]  (5.431 ns)

 <State 6>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_7', conv2d.cpp:124) [95]  (5.431 ns)
	'and' operation 1 bit ('and_ln124_1', conv2d.cpp:124) [96]  (0.978 ns)
	'select' operation 32 bit ('m', conv2d.cpp:124) [97]  (0.698 ns)

 <State 7>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_10', conv2d.cpp:124) [112]  (5.431 ns)

 <State 8>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_10', conv2d.cpp:124) [112]  (5.431 ns)
	'and' operation 1 bit ('and_ln124_3', conv2d.cpp:124) [113]  (0.978 ns)
	'select' operation 32 bit ('m', conv2d.cpp:124) [114]  (0.698 ns)

 <State 9>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_13', conv2d.cpp:124) [129]  (5.431 ns)

 <State 10>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_13', conv2d.cpp:124) [129]  (5.431 ns)
	'and' operation 1 bit ('and_ln124_5', conv2d.cpp:124) [130]  (0.978 ns)
	'select' operation 32 bit ('m', conv2d.cpp:124) [131]  (0.698 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('pool2_out_addr', conv2d.cpp:127) [78]  (0.000 ns)
	'store' operation ('store_ln127', conv2d.cpp:127) of variable 'm', conv2d.cpp:124 32 bit on array 'pool2_out' [132]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
