#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec  3 02:23:05 2023
# Process ID: 12168
# Current directory: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23460 D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.xpr
# Log file: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/vivado.log
# Journal file: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.508 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.508 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.270 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index -5 out of bound 63 downto 0
Time: 30 ns  Iteration: 3  Process: /testbench/dut/dmem1/line__27
  File: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd

HDL Line: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.270 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.srcs\sources_1\new\top_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.srcs\sources_1\new\dmem.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.srcs\sim_1\new\testbench.vhd:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.srcs\sources_1\new\top_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.srcs\sources_1\new\dmem.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.srcs\sim_1\new\testbench.vhd:]
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index -5 out of bound 63 downto 0
Time: 30 ns  Iteration: 3  Process: /testbench/dut/dmem1/line__27
  File: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd

HDL Line: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.832 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dmem'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index -5 out of bound 63 downto 0
Time: 30 ns  Iteration: 3  Process: /testbench/dut/dmem1/line__28
  File: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd

HDL Line: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:28
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.832 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index -5 out of bound 63 downto 0
Time: 30 ns  Iteration: 3  Process: /testbench/dut/dmem1/line__28
  File: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd

HDL Line: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:28
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.832 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 12
CRITICAL WARNING: [HDL 9-806] Syntax error near "PROCESS". [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:24]
CRITICAL WARNING: [HDL 9-806] Syntax error near "ARCHITECTURE". [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:27]
[Sun Dec  3 03:27:03 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: Index -5 out of bound 63 downto 0
Time: 30 ns  Iteration: 3  Process: /testbench/dut/dmem1/line__28
  File: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd

HDL Line: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:28
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 03:28:05 2023...
