// Seed: 1065547063
module module_0 (
    output supply0 id_0,
    input  uwire   id_1
);
  logic id_3, id_4, id_5;
  assign id_5 = 1;
  wire id_6;
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    output logic id_4,
    output supply0 id_5,
    output uwire id_6,
    output supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri id_10,
    output supply1 id_11,
    input wor id_12,
    input wire id_13
);
  initial begin : LABEL_0
    id_4 <= !id_1;
  end
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign modCall_1.id_5 = 0;
  localparam id_15 = -1;
endmodule
