# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sources/byte_parser.vhd" \
"../../../../sources/byte_replacer.vhd" \
"../../../../sources/memstage.vhd" \
"../../../../Mips Processor.srcs/sim_memstage/new/memstage_testbench.vhd" \

# Do not sort compile order
nosort
