arch                     	circuit  	script_params                                                                                   	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision                	vpr_status	hostname                         	rundir                                                                                                                                                                                                                                                                                    	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta                                                                	21.33                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-1619-g317b8bc15-dirty	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run023/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta                                                                	656292     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.38     	327                  	1.36      	6.34854       	-69.2287            	-6.34854            	18            	702              	16                                    	0                     	0                    	66239.6                          	946.281                             	1.20                     	593                        	15                               	313                        	1037                              	117716                     	61753                    	6.65205            	6.65205                                           	-74.8754 	-6.65205 	0       	0       	84868.6                     	1212.41                        	0.05                
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override                                                       	20.54                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-1619-g317b8bc15-dirty	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run023/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override                                                       	656080     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.41     	329                  	1.34      	6.31764       	-69.0809            	-6.31764            	18            	791              	23                                    	0                     	0                    	66239.6                          	946.281                             	0.40                     	713                        	21                               	385                        	1435                              	163662                     	83595                    	6.76883            	6.76883                                           	-76.011  	-6.76883 	0       	0       	84868.6                     	1212.41                        	0.08                
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra         	21.99                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-1619-g317b8bc15-dirty	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run023/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra         	656080     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.37     	337                  	1.76      	6.18125       	-68.2536            	-6.18125            	16            	830              	27                                    	0                     	0                    	60092.3                          	858.461                             	1.69                     	796                        	17                               	420                        	1662                              	177875                     	89659                    	6.72193            	6.72193                                           	-76.6759 	-6.72193 	0       	0       	74567.7                     	1065.25                        	0.06                
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	22.23                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	v8.0.0-1619-g317b8bc15-dirty	success   	keithrothman2.svl.corp.google.com	/usr/local/google/home/keithrothman/cat_x/clean/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_model/run023/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	656128     	10                	10                 	168                	178                  	1                 	62                  	30                    	10          	7            	70               	io LAB                   	auto       	0.42     	325                  	1.81      	6.19858       	-68.2742            	-6.19858            	20            	696              	19                                    	0                     	0                    	74567.7                          	1065.25                             	1.54                     	617                        	11                               	258                        	924                               	105503                     	52307                    	6.62068            	6.62068                                           	-74.4118 	-6.62068 	0       	0       	92858.8                     	1326.55                        	0.05                
