from enum import Enum
from typing import List
from isa import Opcode

class MicroOp(Enum):
    """–ú–∏–∫—Ä–æ–∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –¥–ª—è –º–∏–∫—Ä–æ–∫–æ–¥–Ω–æ–≥–æ –±–ª–æ–∫–∞ —É–ø—Ä–∞–≤–ª–µ–Ω–∏—è"""
    # –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–∞–º–∏
    REG_LOAD = "reg_load"  # –∑–∞–≥—Ä—É–∑–∏—Ç—å –≤ —Ä–µ–≥–∏—Å—Ç—Ä
    REG_STORE = "reg_store"  # —Å–æ—Ö—Ä–∞–Ω–∏—Ç—å –∏–∑ —Ä–µ–≥–∏—Å—Ç—Ä–∞
    REG_COPY = "reg_copy"  # –∫–æ–ø–∏—Ä–æ–≤–∞—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä –≤ —Ä–µ–≥–∏—Å—Ç—Ä

    # –û–ø–µ—Ä–∞—Ü–∏–∏ –ê–õ–£
    ALU_ADD = "alu_add"  # —Å–ª–æ–∂–µ–Ω–∏–µ
    ALU_SUB = "alu_sub"  # –≤—ã—á–∏—Ç–∞–Ω–∏–µ
    ALU_MUL = "alu_mul"  # —É–º–Ω–æ–∂–µ–Ω–∏–µ
    ALU_DIV = "alu_div"  # –¥–µ–ª–µ–Ω–∏–µ
    ALU_MOD = "alu_mod"  # –æ—Å—Ç–∞—Ç–æ–∫
    ALU_AND = "alu_and"  # –±–∏—Ç–æ–≤–æ–µ –ò
    ALU_OR = "alu_or"  # –±–∏—Ç–æ–≤–æ–µ –ò–õ–ò
    ALU_XOR = "alu_xor"  # –±–∏—Ç–æ–≤–æ–µ –∏—Å–∫–ª—é—á–∞—é—â–µ–µ –ò–õ–ò
    ALU_CMP = "alu_cmp"  # —Å—Ä–∞–≤–Ω–µ–Ω–∏–µ

    # –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø–∞–º—è—Ç—å—é/–∫—ç—à–µ–º
    MEM_READ = "mem_read"  # —á—Ç–µ–Ω–∏–µ –∏–∑ –ø–∞–º—è—Ç–∏
    MEM_WRITE = "mem_write"  # –∑–∞–ø–∏—Å—å –≤ –ø–∞–º—è—Ç—å
    CACHE_CHECK = "cache_check"  # –ø—Ä–æ–≤–µ—Ä–∫–∞ –∫—ç—à–∞
    CACHE_WAIT = "cache_wait"  # –æ–∂–∏–¥–∞–Ω–∏–µ –∫—ç—à–∞

    # –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ —Å—Ç–µ–∫–æ–º
    STACK_PUSH = "stack_push"  # –ø–æ–ª–æ–∂–∏—Ç—å –Ω–∞ —Å—Ç–µ–∫
    STACK_POP = "stack_pop"  # —Å–Ω—è—Ç—å —Å–æ —Å—Ç–µ–∫–∞
    STACK_PEEK = "stack_peek"  # –ø—Ä–æ—á–∏—Ç–∞—Ç—å —Å–æ —Å—Ç–µ–∫–∞ –±–µ–∑ —É–¥–∞–ª–µ–Ω–∏—è

    # –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ –ø–æ—Ç–æ–∫–æ–º
    PC_INC = "pc_inc"  # PC++
    PC_LOAD = "pc_load"  # –∑–∞–≥—Ä—É–∑–∏—Ç—å PC
    JUMP = "jump"  # –ø–µ—Ä–µ—Ö–æ–¥
    JUMP_COND = "jump_cond"  # —É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥

    # I/O –æ–ø–µ—Ä–∞—Ü–∏–∏
    IO_READ = "io_read"  # —á—Ç–µ–Ω–∏–µ —Å –ø–æ—Ä—Ç–∞
    IO_WRITE = "io_write"  # –∑–∞–ø–∏—Å—å –≤ –ø–æ—Ä—Ç

    # –£–ø—Ä–∞–≤–ª—è—é—â–∏–µ —Å–∏–≥–Ω–∞–ª—ã
    NOP = "nop"  # –Ω–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏–∏
    HALT = "halt"  # –æ—Å—Ç–∞–Ω–æ–≤–∫–∞
    FETCH = "fetch"  # –≤—ã–±–æ—Ä–∫–∞ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏


class MicroInstruction:
    """–û–¥–Ω–∞ –º–∏–∫—Ä–æ–∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—è"""

    def __init__(self, op: MicroOp, src=None, dst=None, imm=None, condition=None):
        self.op = op
        self.src = src  # –∏—Å—Ç–æ—á–Ω–∏–∫ (—Ä–µ–≥–∏—Å—Ç—Ä/–∞–¥—Ä–µ—Å)
        self.dst = dst  # –Ω–∞–∑–Ω–∞—á–µ–Ω–∏–µ (—Ä–µ–≥–∏—Å—Ç—Ä/–∞–¥—Ä–µ—Å)
        self.imm = imm  # immediate –∑–Ω–∞—á–µ–Ω–∏–µ
        self.condition = condition  # —É—Å–ª–æ–≤–∏–µ –¥–ª—è —É—Å–ª–æ–≤–Ω—ã—Ö –ø–µ—Ä–µ—Ö–æ–¥–æ–≤

    def __repr__(self):
        parts = [self.op.value]
        if self.src:
            parts.append(f"src={self.src}")
        if self.dst:
            parts.append(f"dst={self.dst}")
        if self.imm is not None:
            parts.append(f"imm={self.imm}")
        if self.condition:
            parts.append(f"cond={self.condition}")
        return f"Œº({', '.join(parts)})"


class SimpleCache:
    """–ü—Ä–æ—Å—Ç–æ–π –∫—ç—à —Å –ø—Ä—è–º—ã–º –æ—Ç–æ–±—Ä–∞–∂–µ–Ω–∏–µ–º"""

    def __init__(self, size=16):
        self.size = size
        self.valid = [False] * size
        self.tags = [0] * size
        self.data = [0] * size

        # –°—Ç–∞—Ç–∏—Å—Ç–∏–∫–∞
        self.hits = 0
        self.misses = 0

    def get_index(self, addr: int) -> int:
        """–ü–æ–ª—É—á–∏—Ç—å –∏–Ω–¥–µ–∫—Å –≤ –∫—ç—à–µ –ø–æ –∞–¥—Ä–µ—Å—É"""
        return (addr // 4) % self.size  # word-aligned –¥–æ—Å—Ç—É–ø

    def get_tag(self, addr: int) -> int:
        """–ü–æ–ª—É—á–∏—Ç—å —Ç–µ–≥ –ø–æ –∞–¥—Ä–µ—Å—É"""
        return addr // (self.size * 4)

    def access(self, addr: int) -> tuple[bool, int]:
        """
        –û–±—Ä–∞—Ç–∏—Ç—å—Å—è –∫ –∫—ç—à—É
        –í–æ–∑–≤—Ä–∞—â–∞–µ—Ç: (hit, data_or_cycles)
        hit=True: –ø–æ–ø–∞–¥–∞–Ω–∏–µ, data_or_cycles = –¥–∞–Ω–Ω—ã–µ
        hit=False: –ø—Ä–æ–º–∞—Ö, data_or_cycles = –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ —Ç–∞–∫—Ç–æ–≤ –æ–∂–∏–¥–∞–Ω–∏—è
        """
        index = self.get_index(addr)
        tag = self.get_tag(addr)

        # –ü—Ä–æ–≤–µ—Ä—è–µ–º –ø–æ–ø–∞–¥–∞–Ω–∏–µ
        if self.valid[index] and self.tags[index] == tag:
            self.hits += 1
            return True, self.data[index]
        else:
            # –ü—Ä–æ–º–∞—Ö - –∑–∞–≥—Ä—É–∂–∞–µ–º –∏–∑ "–ø–∞–º—è—Ç–∏"
            self.misses += 1
            self.valid[index] = True
            self.tags[index] = tag
            self.data[index] = addr & 0xFFFF  # –¥–∞–Ω–Ω—ã–µ –∏–∑ "–ø–∞–º—è—Ç–∏"
            return False, 10  # 10 —Ç–∞–∫—Ç–æ–≤ –æ–∂–∏–¥–∞–Ω–∏—è

    def write(self, addr: int, value: int):
        """–ó–∞–ø–∏—Å–∞—Ç—å –≤ –∫—ç—à"""
        index = self.get_index(addr)
        tag = self.get_tag(addr)

        self.valid[index] = True
        self.tags[index] = tag
        self.data[index] = value

    def get_stats(self) -> dict:
        """–ü–æ–ª—É—á–∏—Ç—å —Å—Ç–∞—Ç–∏—Å—Ç–∏–∫—É –∫—ç—à–∞"""
        total = self.hits + self.misses
        hit_rate = self.hits / total if total > 0 else 0
        return {
            "hits": self.hits,
            "misses": self.misses,
            "hit_rate": hit_rate,
            "total_accesses": total
        }


# –ò–º–ø–æ—Ä—Ç–∏—Ä—É–µ–º –∏–∑ translator.py —á—Ç–æ–±—ã –∏–∑–±–µ–∂–∞—Ç—å –¥—É–±–ª–∏—Ä–æ–≤–∞–Ω–∏—è

# –ú–∏–∫—Ä–æ–∫–æ–¥ –¥–ª—è –∫–∞–∂–¥–æ–π RISC –∫–æ–º–∞–Ω–¥—ã
MICROCODE = {
    # NOP - –Ω–∏—á–µ–≥–æ –Ω–µ –¥–µ–ª–∞—Ç—å
    Opcode.NOP: [
        MicroInstruction(MicroOp.NOP),
        MicroInstruction(MicroOp.PC_INC)
    ],

    # HALT - –æ—Å—Ç–∞–Ω–æ–≤–∫–∞
    Opcode.HALT: [
        MicroInstruction(MicroOp.HALT)
    ],

    # LOAD rs, rt, imm - –∑–∞–≥—Ä—É–∑–∏—Ç—å –∏–∑ –ø–∞–º—è—Ç–∏
    Opcode.LOAD: [
        # Œº1: –≤—ã—á–∏—Å–ª–∏—Ç—å –∞–¥—Ä–µ—Å = rs + imm
        MicroInstruction(MicroOp.ALU_ADD, src="rs", dst="TEMP_ADDR", imm="imm"),
        # Œº2: –ø—Ä–æ–≤–µ—Ä–∏—Ç—å –∫—ç—à
        MicroInstruction(MicroOp.CACHE_CHECK, src="TEMP_ADDR"),
        # Œº3: –µ—Å–ª–∏ –ø—Ä–æ–º–∞—Ö - –∂–¥–∞—Ç—å 10 —Ç–∞–∫—Ç–æ–≤
        MicroInstruction(MicroOp.CACHE_WAIT),
        # Œº4: –∑–∞–≥—Ä—É–∑–∏—Ç—å –¥–∞–Ω–Ω—ã–µ –≤ rt
        MicroInstruction(MicroOp.MEM_READ, src="TEMP_ADDR", dst="rt"),
        # Œº5: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # STORE rs, rt, imm - —Å–æ—Ö—Ä–∞–Ω–∏—Ç—å –≤ –ø–∞–º—è—Ç—å
    Opcode.STORE: [
        # Œº1: –≤—ã—á–∏—Å–ª–∏—Ç—å –∞–¥—Ä–µ—Å = rt + imm
        MicroInstruction(MicroOp.ALU_ADD, src="rt", dst="TEMP_ADDR", imm="imm"),
        # Œº2: –ø—Ä–æ–≤–µ—Ä–∏—Ç—å –∫—ç—à
        MicroInstruction(MicroOp.CACHE_CHECK, src="TEMP_ADDR"),
        # Œº3: –µ—Å–ª–∏ –ø—Ä–æ–º–∞—Ö - –∂–¥–∞—Ç—å 10 —Ç–∞–∫—Ç–æ–≤
        MicroInstruction(MicroOp.CACHE_WAIT),
        # Œº4: —Å–æ—Ö—Ä–∞–Ω–∏—Ç—å rs –≤ –ø–∞–º—è—Ç—å
        MicroInstruction(MicroOp.MEM_WRITE, src="rs", dst="TEMP_ADDR"),
        # Œº5: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # PUSH rs - –ø–æ–ª–æ–∂–∏—Ç—å –Ω–∞ —Å—Ç–µ–∫
    Opcode.PUSH: [
        # Œº1: memory[SP] = rs
        MicroInstruction(MicroOp.STACK_PUSH, src="rs"),
        # Œº2: SP++
        MicroInstruction(MicroOp.ALU_ADD, src="SP", dst="SP", imm=1),
        # Œº3: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # POP rt - —Å–Ω—è—Ç—å —Å–æ —Å—Ç–µ–∫–∞
    Opcode.POP: [
        # Œº1: SP--
        MicroInstruction(MicroOp.ALU_SUB, src="SP", dst="SP", imm=1),
        # Œº2: rt = memory[SP]
        MicroInstruction(MicroOp.STACK_POP, dst="rt"),
        # Œº3: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # ADD rs, rt, rd - —Å–ª–æ–∂–µ–Ω–∏–µ
    Opcode.ADD: [
        # Œº1: rd = rs + rt
        MicroInstruction(MicroOp.ALU_ADD, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # SUB rs, rt, rd - –≤—ã—á–∏—Ç–∞–Ω–∏–µ
    Opcode.SUB: [
        # Œº1: rd = rs - rt
        MicroInstruction(MicroOp.ALU_SUB, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # MUL rs, rt, rd - —É–º–Ω–æ–∂–µ–Ω–∏–µ
    Opcode.MUL: [
        # Œº1: rd = rs * rt
        MicroInstruction(MicroOp.ALU_MUL, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # DIV rs, rt, rd - –¥–µ–ª–µ–Ω–∏–µ
    Opcode.DIV: [
        # Œº1: rd = rs / rt
        MicroInstruction(MicroOp.ALU_DIV, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # MOD rs, rt, rd - –æ—Å—Ç–∞—Ç–æ–∫ –æ—Ç –¥–µ–ª–µ–Ω–∏—è
    Opcode.MOD: [
        # Œº1: rd = rs % rt
        MicroInstruction(MicroOp.ALU_MOD, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # AND rs, rt, rd - –±–∏—Ç–æ–≤–æ–µ –ò
    Opcode.AND: [
        # Œº1: rd = rs & rt
        MicroInstruction(MicroOp.ALU_AND, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # OR rs, rt, rd - –±–∏—Ç–æ–≤–æ–µ –ò–õ–ò
    Opcode.OR: [
        # Œº1: rd = rs | rt
        MicroInstruction(MicroOp.ALU_OR, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # XOR rs, rt, rd - –±–∏—Ç–æ–≤–æ–µ –∏—Å–∫–ª—é—á–∞—é—â–µ–µ –ò–õ–ò
    Opcode.XOR: [
        # Œº1: rd = rs ^ rt
        MicroInstruction(MicroOp.ALU_XOR, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # CMP rs, rt, rd - —Å—Ä–∞–≤–Ω–µ–Ω–∏–µ (==)
    Opcode.CMP: [
        # Œº1: rd = (rs == rt) ? 1 : 0
        MicroInstruction(MicroOp.ALU_CMP, src="rs", dst="rd", imm="rt"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # JMP addr - –±–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥
    Opcode.JMP: [
        # Œº1: PC = addr
        MicroInstruction(MicroOp.PC_LOAD, imm="addr")
    ],

    # JZ rs, imm - —É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥
    Opcode.JZ: [
        # Œº1: –µ—Å–ª–∏ rs == 0, —Ç–æ PC = imm, –∏–Ω–∞—á–µ PC++
        MicroInstruction(MicroOp.JUMP_COND, src="rs", imm="imm", condition="zero"),
        # Œº2: PC++ (–µ—Å–ª–∏ –ø–µ—Ä–µ—Ö–æ–¥ –Ω–µ –≤—ã–ø–æ–ª–Ω–µ–Ω)
        MicroInstruction(MicroOp.PC_INC)
    ],

    # IN rt, imm - –≤–≤–æ–¥ —Å –ø–æ—Ä—Ç–∞
    Opcode.IN: [
        # Œº1: rt = input[port]
        MicroInstruction(MicroOp.IO_READ, dst="rt", imm="imm"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ],

    # OUT rs, imm - –≤—ã–≤–æ–¥ –≤ –ø–æ—Ä—Ç
    Opcode.OUT: [
        # Œº1: output[port] = rs
        MicroInstruction(MicroOp.IO_WRITE, src="rs", imm="imm"),
        # Œº2: PC++
        MicroInstruction(MicroOp.PC_INC)
    ]
}


def get_microcode(opcode: Opcode) -> List[MicroInstruction]:
    """–ü–æ–ª—É—á–∏—Ç—å –º–∏–∫—Ä–æ–∫–æ–¥ –¥–ª—è –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏"""
    return MICROCODE.get(opcode, [MicroInstruction(MicroOp.NOP)])


def print_microcode_summary():
    """–í—ã–≤–µ—Å—Ç–∏ —Å–≤–æ–¥–∫—É –ø–æ –º–∏–∫—Ä–æ–∫–æ–¥—É"""
    print("üìã –ú–ò–ö–†–û–ö–û–î RISC –ü–†–û–¶–ï–°–°–û–†–ê")
    print("=" * 50)

    total_micro_ops = 0
    for opcode, micro_instructions in MICROCODE.items():
        print(f"{opcode.name:6} : {len(micro_instructions)} Œº-ops")
        for i, micro_op in enumerate(micro_instructions, 1):
            print(f"      Œº{i}: {micro_op}")
        total_micro_ops += len(micro_instructions)
        print()

    print(f"üìä –í—Å–µ–≥–æ RISC –∫–æ–º–∞–Ω–¥: {len(MICROCODE)}")
    print(f"üîß –í—Å–µ–≥–æ –º–∏–∫—Ä–æ–æ–ø–µ—Ä–∞—Ü–∏–π: {total_micro_ops}")
    print(f"üìà –°—Ä–µ–¥–Ω–µ–µ Œº-ops –Ω–∞ –∫–æ–º–∞–Ω–¥—É: {total_micro_ops / len(MICROCODE):.1f}")


if __name__ == "__main__":
    # –¢–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –º–∏–∫—Ä–æ–∫–æ–¥–∞
    print_microcode_summary()

    # –ü—Ä–∏–º–µ—Ä –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è –∫—ç—à–∞ - –ª—É—á—à–∏–π —Ç–µ—Å—Ç
    print("\nüß™ –¢–ï–°–¢ –ö–≠–®–ê")
    print("=" * 30)
    cache = SimpleCache(size=4)

    # –°–µ—Ä–∏—è –æ–±—Ä–∞—â–µ–Ω–∏–π –∫ –ø–∞–º—è—Ç–∏ - —Ç–µ–ø–µ—Ä—å —Å –ø–æ–ø–∞–¥–∞–Ω–∏—è–º–∏
    addresses = [0x1000, 0x1004, 0x1008, 0x100C, 0x1000, 0x1004, 0x1010, 0x1000]

    for addr in addresses:
        hit, result = cache.access(addr)
        status = "HIT " if hit else "MISS"
        cycles = 1 if hit else result
        print(f"–û–±—Ä–∞—â–µ–Ω–∏–µ –∫ 0x{addr:04X}: {status} ({cycles} —Ç–∞–∫—Ç–æ–≤)")

    stats = cache.get_stats()
    print(f"\nüìä –°—Ç–∞—Ç–∏—Å—Ç–∏–∫–∞ –∫—ç—à–∞:")
    print(f"–ü–æ–ø–∞–¥–∞–Ω–∏—è: {stats['hits']}")
    print(f"–ü—Ä–æ–º–∞—Ö–∏: {stats['misses']}")
    print(f"–ö–æ—ç—Ñ—Ñ–∏—Ü–∏–µ–Ω—Ç –ø–æ–ø–∞–¥–∞–Ω–∏–π: {stats['hit_rate']:.2%}")