Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/Vivaz LCD sender/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/Vivaz LCD sender (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/Vivaz LCD sender/main.vhd
NGD file = vivaz_lcd_sender_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "Z:/GITHUB/Lattice/Vivaz LCD sender/impl1". VHDL-1504
Analyzing VHDL file z:/github/lattice/vivaz lcd sender/main.vhd. VHDL-1481
INFO - synthesis: z:/github/lattice/vivaz lcd sender/main.vhd(9): analyzing entity main. VHDL-1012
INFO - synthesis: z:/github/lattice/vivaz lcd sender/main.vhd(21): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: z:/github/lattice/vivaz lcd sender/main.vhd(117): statement is not synthesizable since it does not hold its value under NOT(clock-edge) condition. VHDL-1242
