INFO-FLOW: Workspace /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1 opened at Fri Nov 22 22:57:23 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.67 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.86 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.11 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'myIP.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling myIP.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted myIP.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "myIP.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp" 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E myIP.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot -I /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp
Command       clang done; 3.36 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.59 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp"  -o "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot -I /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/useless.bc
Command       clang done; 4.2 sec.
INFO-FLOW: Done: GCC PP time: 9.2 seconds per iteration
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 -directive=/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.56 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 -directive=/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.43 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/xilinx-dataflow-lawyer.myIP.pp.0.cpp.diag.yml /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/xilinx-dataflow-lawyer.myIP.pp.0.cpp.out.log 2> /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/xilinx-dataflow-lawyer.myIP.pp.0.cpp.err.log 
Command       ap_eval done; 1.27 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/tidy-3.1.myIP.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/tidy-3.1.myIP.pp.0.cpp.out.log 2> /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/tidy-3.1.myIP.pp.0.cpp.err.log 
Command         ap_eval done; 2.3 sec.
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/xilinx-legacy-rewriter.myIP.pp.0.cpp.out.log 2> /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/xilinx-legacy-rewriter.myIP.pp.0.cpp.err.log 
Command         ap_eval done; 1.25 sec.
Command       tidy_31 done; 3.57 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.54 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.bc" 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot -I /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.bc
Command       clang done; 4.14 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myIP.g.bc -hls-opt -except-internalize myFuncAccel16 -L/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.73 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 532 ; free virtual = 3328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 532 ; free virtual = 3328
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.pp.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.7 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myFuncAccel16 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.0.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 524 ; free virtual = 3321
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.1.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] myIP.cpp:54: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 601 ; free virtual = 3398
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.g.1.bc to /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.1.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (myIP.cpp:40) in function 'myFuncAccel16' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (myIP.cpp:33) in function 'myFuncAccel16' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (myIP.cpp:49) in function 'myFuncAccel16' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (myIP.cpp:52) in function 'myFuncAccel16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (myIP.cpp:59) in function 'myFuncAccel16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (myIP.cpp:63) in function 'myFuncAccel16' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (myIP.cpp:72) in function 'myFuncAccel16' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (myIP.cpp:74) in function 'myFuncAccel16' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.cpp:6) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_data_out.V' (myIP.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp1' (myIP.cpp:29) in dimension 1 completely.
Command         transform done; 3.8 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.cpp:41:3) to (myIP.cpp:40:27) in function 'myFuncAccel16'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel16' (myIP.cpp:6)...15 expression(s) balanced.
Command         transform done; 1.04 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 573 ; free virtual = 3372
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.2.bc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 2.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 570 ; free virtual = 3374
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.83 sec.
Command     elaborate done; 34.53 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel16' ...
Execute       ap_set_top_model myFuncAccel16 
Execute       get_model_list myFuncAccel16 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myFuncAccel16 
Execute       get_model_list myFuncAccel16 -filter all-wo-channel 
INFO-FLOW: Model list for configure: myFuncAccel16
INFO-FLOW: Configuring Module : myFuncAccel16 ...
Execute       set_default_model myFuncAccel16 
Execute       apply_spec_resource_limit myFuncAccel16 
INFO-FLOW: Model list for preprocess: myFuncAccel16
INFO-FLOW: Preprocessing Module: myFuncAccel16 ...
Execute       set_default_model myFuncAccel16 
Execute       cdfg_preprocess -model myFuncAccel16 
Command       cdfg_preprocess done; 0.83 sec.
Execute       rtl_gen_preprocess myFuncAccel16 
INFO-FLOW: Model list for synthesis: myFuncAccel16
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myFuncAccel16 
Execute       schedule -model myFuncAccel16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'data1_V' (myIP.cpp:51) and axis read on port 'data1_V' (myIP.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'data1_V' (myIP.cpp:51) and axis read on port 'data1_V' (myIP.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'data1_V' (myIP.cpp:51) and axis read on port 'data1_V' (myIP.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'data1_V' (myIP.cpp:51) and axis read on port 'data1_V' (myIP.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel16' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between axis read on port 'data1_V' (myIP.cpp:51) and axis read on port 'data1_V' (myIP.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 102.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.35 sec.
INFO: [HLS 200-111]  Elapsed time: 46.36 seconds; current allocated memory: 111.008 MB.
Execute       syn_report -verbosereport -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.verbose.sched.rpt 
Command       syn_report done; 4.2 sec.
Execute       db_write -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.sched.adb -f 
Command       db_write done; 0.86 sec.
INFO-FLOW: Finish scheduling myFuncAccel16.
Execute       set_default_model myFuncAccel16 
Execute       bind -model myFuncAccel16 
BIND OPTION: model=myFuncAccel16
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.27 sec.
INFO: [HLS 200-111]  Elapsed time: 6.33 seconds; current allocated memory: 120.812 MB.
Execute       syn_report -verbosereport -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.verbose.bind.rpt 
Command       syn_report done; 4.26 sec.
Execute       db_write -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.bind.adb -f 
Command       db_write done; 0.91 sec.
INFO-FLOW: Finish binding myFuncAccel16.
Execute       get_model_list myFuncAccel16 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess myFuncAccel16 
INFO-FLOW: Model list for RTL generation: myFuncAccel16
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myFuncAccel16 -vendor xilinx -mg_file /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_16' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_17' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_18' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_19' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_20' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_21' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_22' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_23' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_24' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_25' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_26' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_27' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_28' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_29' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_30' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_31' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_32' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_33' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_34' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_35' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_36' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_37' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_38' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_39' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_40' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_41' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_42' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_43' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_44' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_45' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_46' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_47' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_48' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_49' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_50' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_51' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_52' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_53' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_54' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_55' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_56' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_57' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_58' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_59' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_60' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_61' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_62' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_63' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_64' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_65' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_66' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_67' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_68' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_69' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_70' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_71' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_72' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_73' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_74' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_75' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_76' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_77' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_78' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_79' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_80' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_81' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_82' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_83' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_84' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_85' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_86' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_87' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_88' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_89' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_90' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_91' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_92' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_93' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_94' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_95' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_96' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_97' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_98' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_99' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_100' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_101' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_102' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_103' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_104' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_105' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_106' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_107' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_108' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_109' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_110' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_111' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_112' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_113' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_114' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_115' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_116' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_117' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_118' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_119' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_120' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_121' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_122' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_123' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_124' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_125' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_126' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_127' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_128' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_129' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_130' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_131' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_132' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_133' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_134' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_135' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_136' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_137' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_138' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_139' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_140' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_141' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_142' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_143' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_144' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_145' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_146' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_147' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_148' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_149' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_150' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_151' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_152' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_153' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_154' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_155' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_156' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_157' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_158' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_159' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_160' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_161' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_162' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_163' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_164' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_165' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_166' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_167' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_168' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_169' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_170' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_171' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_172' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_173' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_174' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_175' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_176' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_177' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_178' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_179' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_180' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_181' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_182' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_183' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_184' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_185' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_186' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_187' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_188' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_189' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_190' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_191' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_192' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_193' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_194' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_195' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_196' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_197' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_198' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_199' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_200' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_201' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_202' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_203' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_204' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_205' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_206' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_207' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_208' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_209' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_210' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_211' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_212' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_213' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_214' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_215' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_216' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_217' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_218' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_219' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_220' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_221' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_222' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_223' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_224' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_225' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_226' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_227' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_228' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_229' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_230' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_231' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_232' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_233' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_234' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_235' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_236' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_237' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_238' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_239' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_240' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_241' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_242' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_243' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_244' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_245' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_246' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_247' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_248' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_249' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_250' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_251' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_252' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_253' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_254' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data0_255' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel16/data_out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel16' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel16/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'myFuncAccel16' is 7680 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel16_fadd_32ns_32ns_32_5_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel16_fcmp_32ns_32ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel16_fmul_32ns_32ns_32_4_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel16'.
Command       create_rtl_model done; 1.52 sec.
INFO: [HLS 200-111]  Elapsed time: 6.7 seconds; current allocated memory: 130.100 MB.
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute       gen_rtl myFuncAccel16 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/syn/systemc/myFuncAccel16 -synmodules myFuncAccel16 
Execute       gen_rtl myFuncAccel16 -istop -style xilinx -f -lang vhdl -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/syn/vhdl/myFuncAccel16 
Command       gen_rtl done; 1.36 sec.
Execute       gen_rtl myFuncAccel16 -istop -style xilinx -f -lang vlog -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/syn/verilog/myFuncAccel16 
Command       gen_rtl done; 0.68 sec.
Execute       syn_report -csynth -model myFuncAccel16 -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/syn/report/myFuncAccel16_csynth.rpt 
Command       syn_report done; 0.68 sec.
Execute       syn_report -rtlxml -model myFuncAccel16 -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/syn/report/myFuncAccel16_csynth.xml 
Command       syn_report done; 0.65 sec.
Execute       syn_report -verbosereport -model myFuncAccel16 -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.verbose.rpt 
Command       syn_report done; 4.98 sec.
Execute       db_write -model myFuncAccel16 -f -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.adb 
Command       db_write done; 1.92 sec.
Execute       gen_tb_info myFuncAccel16 -p /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16 
Execute       export_constraint_db -f -tool general -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.constraint.tcl 
Execute       syn_report -designview -model myFuncAccel16 -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.design.xml 
Command       syn_report done; 1.29 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myFuncAccel16 -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myFuncAccel16 -o /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myFuncAccel16 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myFuncAccel16 
INFO-FLOW: Model list for RTL component generation: myFuncAccel16
INFO-FLOW: Handling components in module [myFuncAccel16] ... 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.tcl 
INFO-FLOW: Found component myFuncAccel16_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model myFuncAccel16_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component myFuncAccel16_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model myFuncAccel16_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component myFuncAccel16_fcmp_32ns_32ns_1_2_1.
INFO-FLOW: Append model myFuncAccel16_fcmp_32ns_32ns_1_2_1
INFO-FLOW: Append model myFuncAccel16
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myFuncAccel16_fadd_32ns_32ns_32_5_full_dsp_1 myFuncAccel16_fmul_32ns_32ns_32_4_max_dsp_1 myFuncAccel16_fcmp_32ns_32ns_1_2_1 myFuncAccel16
INFO-FLOW: To file: write model myFuncAccel16_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model myFuncAccel16_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model myFuncAccel16_fcmp_32ns_32ns_1_2_1
INFO-FLOW: To file: write model myFuncAccel16
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myFuncAccel16 xml_exists=0
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.37 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.constraint.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=522
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=261
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=4 #gSsdmPorts=522
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.compgen.dataonly.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.constraint.tcl 
Execute       sc_get_clocks myFuncAccel16 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/impl/misc/myFuncAccel16_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/impl/misc/myFuncAccel16_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/impl/misc/myFuncAccel16_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 865.887 ; gain = 194.969 ; free physical = 497 ; free virtual = 3317
INFO: [VHDL 208-304] Generating VHDL RTL for myFuncAccel16.
INFO: [VLOG 209-307] Generating Verilog RTL for myFuncAccel16.
Command     autosyn done; 42.12 sec.
Command   csynth_design done; 76.66 sec.
Command ap_source done; 77.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1 opened at Fri Nov 22 22:58:58 EET 2019
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.19 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.6 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.04 sec.
Execute   cosim_design -trace_level all -argv 0 1000 16 1000 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     ap_source done; 0.24 sec.
Execute     source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     is_encrypted /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/main.cpp 
Execute     is_encrypted /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/myIP.cpp 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/main.cpp /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.45 sec.
Execute     tidy_31 xilinx-tb31-process /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.24 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/myIP.cpp /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/myIP.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/myIP.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/myIP.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.1 sec.
Execute     tidy_31 xilinx-tb31-process /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/myIP.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/myIP.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.12 sec.
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.rtl_wrap.cfg.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.96 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/ap_uint/accel16/accel16_uint/solution1/.autopilot/db/myFuncAccel16.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 336.57 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 414.61 sec.
Command ap_source done; 415.66 sec.
Execute cleanup_all 
