// Seed: 1522496150
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    output wand id_6,
    output tri0 id_7,
    output wire id_8
);
  wand id_10 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd21
) (
    input supply1 id_0,
    input supply0 _id_1,
    output supply1 id_2,
    input wand _id_3,
    output supply1 id_4
    , id_7,
    output supply0 id_5
);
  wire [1  ==  id_3 : id_1] id_8 = id_0;
  logic id_9;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
