

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_readA'
================================================================
* Date:           Tue Nov 26 16:03:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4106|     4106|  41.060 us|  41.060 us|  4106|  4106|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |     4104|     4104|        10|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      389|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      258|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      258|      493|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_408_p2         |         +|   0|  0|  20|          13|           1|
    |add_ln29_fu_471_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln31_1_fu_422_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln31_2_fu_448_p2       |         +|   0|  0|   9|           2|           2|
    |add_ln31_fu_513_p2         |         +|   0|  0|  19|          12|          12|
    |j_2_fu_585_p2              |         +|   0|  0|  39|          32|           1|
    |icmp_ln25_fu_402_p2        |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln27_fu_465_p2        |      icmp|   0|  0|  20|          32|           7|
    |lshr_ln31_fu_560_p2        |      lshr|   0|  0|  92|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |i_2_fu_489_p3              |    select|   0|  0|  32|           1|          32|
    |j_1_fu_477_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 389|         236|         170|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_itr_1   |   9|          2|   13|         26|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_144                 |   9|          2|   32|         64|
    |itr_fu_148               |   9|          2|   13|         26|
    |j_fu_140                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   94|        188|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln31_2_reg_632                |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_637           |  32|   0|   32|          0|
    |gmem0_addr_reg_626                |  64|   0|   64|          0|
    |i_fu_144                          |  32|   0|   32|          0|
    |itr_fu_148                        |  13|   0|   13|          0|
    |j_fu_140                          |  32|   0|   32|          0|
    |add_ln31_2_reg_632                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 258|  32|  196|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readA|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readA|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readA|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readA|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readA|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_readA|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|A_V_address0          |  out|    8|   ap_memory|                     A_V|         array|
|A_V_ce0               |  out|    1|   ap_memory|                     A_V|         array|
|A_V_we0               |  out|    1|   ap_memory|                     A_V|         array|
|A_V_d0                |  out|    8|   ap_memory|                     A_V|         array|
|A_V_1_address0        |  out|    8|   ap_memory|                   A_V_1|         array|
|A_V_1_ce0             |  out|    1|   ap_memory|                   A_V_1|         array|
|A_V_1_we0             |  out|    1|   ap_memory|                   A_V_1|         array|
|A_V_1_d0              |  out|    8|   ap_memory|                   A_V_1|         array|
|A_V_2_address0        |  out|    8|   ap_memory|                   A_V_2|         array|
|A_V_2_ce0             |  out|    1|   ap_memory|                   A_V_2|         array|
|A_V_2_we0             |  out|    1|   ap_memory|                   A_V_2|         array|
|A_V_2_d0              |  out|    8|   ap_memory|                   A_V_2|         array|
|A_V_3_address0        |  out|    8|   ap_memory|                   A_V_3|         array|
|A_V_3_ce0             |  out|    1|   ap_memory|                   A_V_3|         array|
|A_V_3_we0             |  out|    1|   ap_memory|                   A_V_3|         array|
|A_V_3_d0              |  out|    8|   ap_memory|                   A_V_3|         array|
|A_V_4_address0        |  out|    8|   ap_memory|                   A_V_4|         array|
|A_V_4_ce0             |  out|    1|   ap_memory|                   A_V_4|         array|
|A_V_4_we0             |  out|    1|   ap_memory|                   A_V_4|         array|
|A_V_4_d0              |  out|    8|   ap_memory|                   A_V_4|         array|
|A_V_5_address0        |  out|    8|   ap_memory|                   A_V_5|         array|
|A_V_5_ce0             |  out|    1|   ap_memory|                   A_V_5|         array|
|A_V_5_we0             |  out|    1|   ap_memory|                   A_V_5|         array|
|A_V_5_d0              |  out|    8|   ap_memory|                   A_V_5|         array|
|A_V_6_address0        |  out|    8|   ap_memory|                   A_V_6|         array|
|A_V_6_ce0             |  out|    1|   ap_memory|                   A_V_6|         array|
|A_V_6_we0             |  out|    1|   ap_memory|                   A_V_6|         array|
|A_V_6_d0              |  out|    8|   ap_memory|                   A_V_6|         array|
|A_V_7_address0        |  out|    8|   ap_memory|                   A_V_7|         array|
|A_V_7_ce0             |  out|    1|   ap_memory|                   A_V_7|         array|
|A_V_7_we0             |  out|    1|   ap_memory|                   A_V_7|         array|
|A_V_7_d0              |  out|    8|   ap_memory|                   A_V_7|         array|
|A_V_8_address0        |  out|    8|   ap_memory|                   A_V_8|         array|
|A_V_8_ce0             |  out|    1|   ap_memory|                   A_V_8|         array|
|A_V_8_we0             |  out|    1|   ap_memory|                   A_V_8|         array|
|A_V_8_d0              |  out|    8|   ap_memory|                   A_V_8|         array|
|A_V_9_address0        |  out|    8|   ap_memory|                   A_V_9|         array|
|A_V_9_ce0             |  out|    1|   ap_memory|                   A_V_9|         array|
|A_V_9_we0             |  out|    1|   ap_memory|                   A_V_9|         array|
|A_V_9_d0              |  out|    8|   ap_memory|                   A_V_9|         array|
|A_V_10_address0       |  out|    8|   ap_memory|                  A_V_10|         array|
|A_V_10_ce0            |  out|    1|   ap_memory|                  A_V_10|         array|
|A_V_10_we0            |  out|    1|   ap_memory|                  A_V_10|         array|
|A_V_10_d0             |  out|    8|   ap_memory|                  A_V_10|         array|
|A_V_11_address0       |  out|    8|   ap_memory|                  A_V_11|         array|
|A_V_11_ce0            |  out|    1|   ap_memory|                  A_V_11|         array|
|A_V_11_we0            |  out|    1|   ap_memory|                  A_V_11|         array|
|A_V_11_d0             |  out|    8|   ap_memory|                  A_V_11|         array|
|A_V_12_address0       |  out|    8|   ap_memory|                  A_V_12|         array|
|A_V_12_ce0            |  out|    1|   ap_memory|                  A_V_12|         array|
|A_V_12_we0            |  out|    1|   ap_memory|                  A_V_12|         array|
|A_V_12_d0             |  out|    8|   ap_memory|                  A_V_12|         array|
|A_V_13_address0       |  out|    8|   ap_memory|                  A_V_13|         array|
|A_V_13_ce0            |  out|    1|   ap_memory|                  A_V_13|         array|
|A_V_13_we0            |  out|    1|   ap_memory|                  A_V_13|         array|
|A_V_13_d0             |  out|    8|   ap_memory|                  A_V_13|         array|
|A_V_14_address0       |  out|    8|   ap_memory|                  A_V_14|         array|
|A_V_14_ce0            |  out|    1|   ap_memory|                  A_V_14|         array|
|A_V_14_we0            |  out|    1|   ap_memory|                  A_V_14|         array|
|A_V_14_d0             |  out|    8|   ap_memory|                  A_V_14|         array|
|A_V_15_address0       |  out|    8|   ap_memory|                  A_V_15|         array|
|A_V_15_ce0            |  out|    1|   ap_memory|                  A_V_15|         array|
|A_V_15_we0            |  out|    1|   ap_memory|                  A_V_15|         array|
|A_V_15_d0             |  out|    8|   ap_memory|                  A_V_15|         array|
|in1                   |   in|   64|     ap_none|                     in1|        scalar|
|trunc_ln              |   in|    2|     ap_none|                trunc_ln|        scalar|
+----------------------+-----+-----+------------+------------------------+--------------+

