{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542079506460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542079506464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 22:25:06 2018 " "Processing started: Mon Nov 12 22:25:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542079506464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079506464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079506464 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1542079506620 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1542079506620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542079506813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542079506813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079515792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079515792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079515794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079515794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079515795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079515795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079515797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079515797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079515798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079515798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "W_EN w_en DOWNSAMPLER.v(18) " "Verilog HDL Declaration information at DOWNSAMPLER.v(18): object \"W_EN\" differs only in case from object \"w_en\" in the same scope" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DOWNSAMPLER.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542079515799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOWNSAMPLER " "Found entity 1: DOWNSAMPLER" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DOWNSAMPLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079515799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079515799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542079515911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raw_data DE0_NANO.v(174) " "Verilog HDL or VHDL warning at DE0_NANO.v(174): object \"raw_data\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542079515912 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_y DE0_NANO.v(177) " "Verilog HDL or VHDL warning at DE0_NANO.v(177): object \"pixel_y\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542079515912 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixel_x DE0_NANO.v(178) " "Verilog HDL or VHDL warning at DE0_NANO.v(178): object \"pixel_x\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542079515912 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(41) " "Verilog HDL assignment warning at DE0_NANO.v(41): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079515912 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE0_NANO.v(167) " "Verilog HDL assignment warning at DE0_NANO.v(167): truncated value with size 32 to match size of target (8)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079515914 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE0_NANO.v(168) " "Verilog HDL assignment warning at DE0_NANO.v(168): truncated value with size 32 to match size of target (8)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079515914 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE0_NANO.v(169) " "Verilog HDL assignment warning at DE0_NANO.v(169): truncated value with size 32 to match size of target (8)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079515914 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(208) " "Verilog HDL assignment warning at DE0_NANO.v(208): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079515914 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(264) " "Verilog HDL assignment warning at DE0_NANO.v(264): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079515915 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[29..24\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[29..24\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..2\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[4..2\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515916 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[0\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[0\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542079515917 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "DE0_NANO.v" "PLL_inst" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079515948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079515973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079515974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079515974 ""}  } { { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542079515974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Port_RAM_M9K Dual_Port_RAM_M9K:mem " "Elaborating entity \"Dual_Port_RAM_M9K\" for hierarchy \"Dual_Port_RAM_M9K:mem\"" {  } { { "DE0_NANO.v" "mem" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_addr_reg Dual_Port_RAM_M9K.v(34) " "Verilog HDL or VHDL warning at Dual_Port_RAM_M9K.v(34): object \"r_addr_reg\" assigned a value but never read" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/Dual_Port_RAM_M9K.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542079516060 "|DE0_NANO|Dual_Port_RAM_M9K:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079516184 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079516184 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_PROCESSOR IMAGE_PROCESSOR:proc " "Elaborating entity \"IMAGE_PROCESSOR\" for hierarchy \"IMAGE_PROCESSOR:proc\"" {  } { { "DE0_NANO.v" "proc" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516185 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue_comp IMAGE_PROCESSOR.v(84) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(84): variable \"blue_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_comp IMAGE_PROCESSOR.v(84) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(84): variable \"green_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red_comp IMAGE_PROCESSOR.v(84) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(84): variable \"red_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_red IMAGE_PROCESSOR.v(85) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(85): variable \"temp_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(85) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(85): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_blue IMAGE_PROCESSOR.v(86) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(86): variable \"temp_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_green IMAGE_PROCESSOR.v(87) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(87): variable \"temp_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red_comp IMAGE_PROCESSOR.v(89) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(89): variable \"red_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_comp IMAGE_PROCESSOR.v(89) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(89): variable \"green_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue_comp IMAGE_PROCESSOR.v(89) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(89): variable \"blue_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_blue IMAGE_PROCESSOR.v(90) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(90): variable \"temp_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(90) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(90): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_red IMAGE_PROCESSOR.v(91) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(91): variable \"temp_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516186 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_green IMAGE_PROCESSOR.v(92) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(92): variable \"temp_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_comp IMAGE_PROCESSOR.v(94) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(94): variable \"green_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blue_comp IMAGE_PROCESSOR.v(94) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(94): variable \"blue_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red_comp IMAGE_PROCESSOR.v(94) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(94): variable \"red_comp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_green IMAGE_PROCESSOR.v(95) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(95): variable \"temp_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IMAGE_PROCESSOR.v(95) " "Verilog HDL assignment warning at IMAGE_PROCESSOR.v(95): truncated value with size 32 to match size of target (16)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_blue IMAGE_PROCESSOR.v(96) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(96): variable \"temp_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_red IMAGE_PROCESSOR.v(97) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(97): variable \"temp_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_red IMAGE_PROCESSOR.v(100) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(100): variable \"temp_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_blue IMAGE_PROCESSOR.v(101) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(101): variable \"temp_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_green IMAGE_PROCESSOR.v(102) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(102): variable \"temp_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_blue IMAGE_PROCESSOR.v(77) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(77): inferring latch(es) for variable \"temp_blue\", which holds its previous value in one or more paths through the always construct" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_red IMAGE_PROCESSOR.v(77) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(77): inferring latch(es) for variable \"temp_red\", which holds its previous value in one or more paths through the always construct" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_green IMAGE_PROCESSOR.v(77) " "Verilog HDL Always Construct warning at IMAGE_PROCESSOR.v(77): inferring latch(es) for variable \"temp_green\", which holds its previous value in one or more paths through the always construct" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[0\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[0\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[1\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[1\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[2\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[2\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[3\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[3\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[4\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[4\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[5\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[5\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[6\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[6\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[7\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[7\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[8\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[8\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[9\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[9\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[10\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[10\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[11\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[11\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[12\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[12\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516187 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[13\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[13\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[14\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[14\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_green\[15\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_green\[15\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[0\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[0\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[1\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[1\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[2\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[2\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[3\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[3\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[4\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[4\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[5\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[5\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[6\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[6\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[7\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[7\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[8\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[8\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[9\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[9\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[10\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[10\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[11\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[11\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[12\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[12\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[13\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[13\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[14\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[14\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_red\[15\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_red\[15\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[0\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[0\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[1\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[1\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[2\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[2\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[3\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[3\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[4\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[4\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[5\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[5\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[6\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[6\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[7\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[7\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[8\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[8\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[9\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[9\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[10\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[10\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516188 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[11\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[11\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516189 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[12\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[12\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516189 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[13\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[13\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516189 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[14\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[14\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516189 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_blue\[15\] IMAGE_PROCESSOR.v(77) " "Inferred latch for \"temp_blue\[15\]\" at IMAGE_PROCESSOR.v(77)" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516189 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DOWNSAMPLER DOWNSAMPLER:down " "Elaborating entity \"DOWNSAMPLER\" for hierarchy \"DOWNSAMPLER:down\"" {  } { { "DE0_NANO.v" "down" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val DOWNSAMPLER.v(30) " "Verilog HDL or VHDL warning at DOWNSAMPLER.v(30): object \"val\" assigned a value but never read" {  } { { "DOWNSAMPLER.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DOWNSAMPLER.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542079516190 "|DE0_NANO|DOWNSAMPLER:down"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred dual-clock RAM node \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1542079516471 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Dual_Port_RAM_M9K:mem1\|mem_rtl_0 " "Inferred dual-clock RAM node \"Dual_Port_RAM_M9K:mem1\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1542079516472 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Dual_Port_RAM_M9K:mem2\|mem_rtl_0 " "Inferred dual-clock RAM node \"Dual_Port_RAM_M9K:mem2\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1542079516472 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Dual_Port_RAM_M9K:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Dual_Port_RAM_M9K:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25344 " "Parameter NUMWORDS_A set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25344 " "Parameter NUMWORDS_B set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Dual_Port_RAM_M9K:mem1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Dual_Port_RAM_M9K:mem1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25344 " "Parameter NUMWORDS_A set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25344 " "Parameter NUMWORDS_B set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Dual_Port_RAM_M9K:mem2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Dual_Port_RAM_M9K:mem2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 25344 " "Parameter NUMWORDS_A set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 25344 " "Parameter NUMWORDS_B set to 25344" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542079516563 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542079516563 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542079516563 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "DE0_NANO.v" "Mult0" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079516564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "DE0_NANO.v" "Mult1" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079516564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542079516564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 25344 " "Parameter \"NUMWORDS_A\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 25344 " "Parameter \"NUMWORDS_B\" = \"25344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516602 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542079516602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5f1 " "Found entity 1: altsyncram_j5f1" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516814 ""}  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542079516814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542079516964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079516964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542079516981 ""}  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542079516981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 264 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079516994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[0\] GND " "Pin \"GPIO_0_D\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[2\] GND " "Pin \"GPIO_0_D\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[3\] GND " "Pin \"GPIO_0_D\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[4\] GND " "Pin \"GPIO_0_D\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[6\] GND " "Pin \"GPIO_0_D\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[8\] GND " "Pin \"GPIO_0_D\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[10\] GND " "Pin \"GPIO_0_D\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[12\] GND " "Pin \"GPIO_0_D\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[14\] GND " "Pin \"GPIO_0_D\[14\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[16\] GND " "Pin \"GPIO_0_D\[16\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[18\] GND " "Pin \"GPIO_0_D\[18\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[20\] GND " "Pin \"GPIO_0_D\[20\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[22\] GND " "Pin \"GPIO_0_D\[22\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[24\] GND " "Pin \"GPIO_0_D\[24\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[25\] GND " "Pin \"GPIO_0_D\[25\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[26\] GND " "Pin \"GPIO_0_D\[26\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[27\] GND " "Pin \"GPIO_0_D\[27\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[28\] GND " "Pin \"GPIO_0_D\[28\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[29\] GND " "Pin \"GPIO_0_D\[29\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542079517461 "|DE0_NANO|GPIO_0_D[29]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542079517461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542079517533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079518116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542079518320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542079518320 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[24\] " "No output dependent on input pin \"GPIO_1_D\[24\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079518476 "|DE0_NANO|GPIO_1_D[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[23\] " "No output dependent on input pin \"GPIO_1_D\[23\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079518476 "|DE0_NANO|GPIO_1_D[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[22\] " "No output dependent on input pin \"GPIO_1_D\[22\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079518476 "|DE0_NANO|GPIO_1_D[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[21\] " "No output dependent on input pin \"GPIO_1_D\[21\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079518476 "|DE0_NANO|GPIO_1_D[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[13\] " "No output dependent on input pin \"GPIO_1_D\[13\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079518476 "|DE0_NANO|GPIO_1_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079518476 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542079518476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "747 " "Implemented 747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542079518477 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542079518477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542079518477 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542079518477 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542079518477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542079518477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542079518533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 22:25:18 2018 " "Processing ended: Mon Nov 12 22:25:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542079518533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542079518533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542079518533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542079518533 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1542079519686 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1542079519686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542079519697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542079519698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 22:25:19 2018 " "Processing started: Mon Nov 12 22:25:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542079519698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542079519698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542079519698 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542079519791 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1542079519792 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1542079519792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542079519876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542079519876 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542079519892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542079519935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542079519935 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542079519982 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542079519982 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542079519982 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1542079519982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542079520096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542079520101 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542079520191 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542079520191 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542079520191 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542079520191 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079520193 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079520193 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079520193 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079520193 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542079520195 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542079520219 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542079520766 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542079520767 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542079520771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542079520771 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542079520771 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1542079520771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1542079520771 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "proc\|temp_green\[0\]~3\|combout " "Node \"proc\|temp_green\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079520774 ""} { "Warning" "WSTA_SCC_NODE" "proc\|temp_green\[0\]~3\|datab " "Node \"proc\|temp_green\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079520774 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542079520774 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "proc\|temp_red\[0\]~1\|combout " "Node \"proc\|temp_red\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079520774 ""} { "Warning" "WSTA_SCC_NODE" "proc\|temp_red\[0\]~1\|datab " "Node \"proc\|temp_red\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079520774 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542079520774 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "proc\|temp_blue\[0\]~2\|combout " "Node \"proc\|temp_blue\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079520774 ""} { "Warning" "WSTA_SCC_NODE" "proc\|temp_blue\[0\]~2\|datab " "Node \"proc\|temp_blue\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079520774 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542079520774 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_D\[11\] " "Node: GPIO_1_D\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Y_ADDR\[0\] GPIO_1_D\[11\] " "Register Y_ADDR\[0\] is being clocked by GPIO_1_D\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079520776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079520776 "|DE0_NANO|GPIO_1_D[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_D\[12\] " "Node: GPIO_1_D\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register X_ADDR\[4\] GPIO_1_D\[12\] " "Register X_ADDR\[4\] is being clocked by GPIO_1_D\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079520777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079520777 "|DE0_NANO|GPIO_1_D[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\] " "Node: Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IMAGE_PROCESSOR:proc\|temp_blue\[10\] Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\] " "Latch IMAGE_PROCESSOR:proc\|temp_blue\[10\] is being clocked by Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079520777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079520777 "|DE0_NANO|Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_D\[10\] " "Node: GPIO_1_D\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IMAGE_PROCESSOR:proc\|res\[0\] GPIO_1_D\[10\] " "Register IMAGE_PROCESSOR:proc\|res\[0\] is being clocked by GPIO_1_D\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079520777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079520777 "|DE0_NANO|GPIO_1_D[10]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1542079520783 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1542079520784 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079520784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079520784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079520784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.666 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079520784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079520784 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079520784 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542079520784 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079520860 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079520860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079520861 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079520861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079520861 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079520861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMAGE_PROCESSOR:proc\|temp_blue\[0\]~1  " "Automatically promoted node IMAGE_PROCESSOR:proc\|temp_blue\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079520861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMAGE_PROCESSOR:proc\|temp_blue\[0\]~2 " "Destination node IMAGE_PROCESSOR:proc\|temp_blue\[0\]~2" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542079520861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542079520861 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079520861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMAGE_PROCESSOR:proc\|temp_green\[0\]~4  " "Automatically promoted node IMAGE_PROCESSOR:proc\|temp_green\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079520861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMAGE_PROCESSOR:proc\|temp_green\[0\]~3 " "Destination node IMAGE_PROCESSOR:proc\|temp_green\[0\]~3" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542079520861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542079520861 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079520861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMAGE_PROCESSOR:proc\|temp_red\[1\]~0  " "Automatically promoted node IMAGE_PROCESSOR:proc\|temp_red\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079520861 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMAGE_PROCESSOR:proc\|temp_red\[0\]~1 " "Destination node IMAGE_PROCESSOR:proc\|temp_red\[0\]~1" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542079520861 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542079520861 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079520861 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542079521151 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542079521152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542079521152 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542079521153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542079521154 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542079521155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542079521155 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542079521155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542079521155 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542079521156 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542079521156 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 76 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1542079521189 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[0\] GPIO_0_D\[1\]~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO_0_D\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 76 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1542079521190 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[0\] " "Node \"GPIO_1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[1\] " "Node \"GPIO_1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[25\] " "Node \"GPIO_1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[26\] " "Node \"GPIO_1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[27\] " "Node \"GPIO_1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[28\] " "Node \"GPIO_1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[29\] " "Node \"GPIO_1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[2\] " "Node \"GPIO_1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[30\] " "Node \"GPIO_1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[31\] " "Node \"GPIO_1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[32\] " "Node \"GPIO_1_D\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[33\] " "Node \"GPIO_1_D\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[3\] " "Node \"GPIO_1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[4\] " "Node \"GPIO_1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[5\] " "Node \"GPIO_1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[6\] " "Node \"GPIO_1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[7\] " "Node \"GPIO_1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[8\] " "Node \"GPIO_1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[9\] " "Node \"GPIO_1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079521225 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542079521225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542079521229 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542079521238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542079521933 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "66 M9K " "Selected device has 66 RAM location(s) of type M9K.  However, the current design needs more than 66 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 950 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 920 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 890 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 800 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 500 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 470 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 410 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 380 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 320 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 290 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 740 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 710 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 680 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 620 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 590 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 530 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 170 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 110 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 80 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 50 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 950 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 920 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 890 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 800 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 500 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 470 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 410 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 380 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 320 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 290 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 740 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 710 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 680 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 620 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 590 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 530 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 170 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 110 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 80 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 50 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 950 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 920 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 890 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 800 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 500 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 470 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 410 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 380 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 320 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 290 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 740 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 710 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 680 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 620 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 590 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 530 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 170 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 110 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 80 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 50 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079521958 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1542079521958 ""}  } { { "c:/intelfpga_lite/17.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1542079521958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542079521964 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542079521964 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542079523115 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1542079523120 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1_D\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1_D\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1_D\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1_D\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1_D\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1_D\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1_D\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1_D\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1_D\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1_D\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1_D\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1_D\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1_D\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1_D\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1_D\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079523121 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1542079523121 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.fit.smsg " "Generated suppressed messages file C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542079523256 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 125 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 125 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1208 " "Peak virtual memory: 1208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542079523347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 12 22:25:23 2018 " "Processing ended: Mon Nov 12 22:25:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542079523347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542079523347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542079523347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542079523347 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 209 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 209 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542079523998 ""}
