<!DOCTYPE html>

<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
<meta name="viewport" content="width=device-width,initial-scale=1,user-scalable=0">

  <meta name="description" content="1、上课知识今天是AMD的工程师来深大进行FPGA创新短课讲课的第一天，学到了很多东西LUT(查找表)全称为look up tableFIFO为frist in first out先进先出
上课的时候讲了怎么设计一个4位加法器：
12345678910111213module addrer(    ">


<link rel="alternate" href="/atom.xml" title="风继续吹" type="application/atom+xml">
<meta name="theme-color" content="#5badf0">
<title>2025.9.13知识笔记 - 风继续吹</title>
<!--[if lt IE 9]><script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script><![endif]-->
<link rel="shortcut icon" href="/favicon.png">

<link rel="stylesheet" href="/css/style.css">

<nav class="main-nav">
	
	    <a href="/">← Home</a>
	
	
	    <a href="/about/">About</a>
	
	    <a href="/archives/">Archives</a>
	
	<a class="cta" href="/atom.xml" data-no-instant>Subscribe</a>
</nav>

<section id="wrapper">
    <article class="post">
    <header>
        
            <h1>2025.9.13知识笔记</h1>
        
        <h2 class="headline">Sep 13 2025
        
            
            <a href="/categories/每日笔记/#每日笔记">每日笔记</a>
        
        </h2>
    </header>
</article>
<section id="post-body"><h3 id="1、上课知识"><a href="#1、上课知识" class="headerlink" title="1、上课知识"></a>1、上课知识</h3><p>今天是AMD的工程师来深大进行FPGA创新短课讲课的第一天，学到了很多东西<br>LUT(查找表)全称为look up table<br>FIFO为frist in first out先进先出</p>
<p>上课的时候讲了怎么设计一个4位加法器：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> addrer(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> carry,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] sum</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] total;</span><br><span class="line"><span class="keyword">assign</span> total=a+b;</span><br><span class="line"><span class="keyword">assign</span> sum=total[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> carry=total[<span class="number">4</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<h3 id="2、串口通信"><a href="#2、串口通信" class="headerlink" title="2、串口通信"></a>2、串口通信</h3><h5 id="2-1-UART基础知识"><a href="#2-1-UART基础知识" class="headerlink" title="2.1 UART基础知识"></a>2.1 UART基础知识</h5><p>UART为通用异步收发传输器<br>UART 通信只需要两根线（TX 发送数据、RX 接收数据），不需要额外的时钟线（CLK）。这减少了硬件复杂度和成本。<br>​依赖协议​​：双方依靠​​预先约定好的波特率（Baud Rate）​​ 来同步数据。接收方会在检测到起始位后，在预期的中间点采样数据，以此保证读取的正确性。<br>与之相对的是 ​​“同步”通信​​（如 SPI、I2C），它们需要一根额外的时钟线来告诉对方何时读取数据。<br>同步通信​​的核心特点是：通信双方​​共享一个统一的时钟信号（CLK）​​。发送方根据这个时钟来发送数据，接收方也根据这个时钟来采样数据，双方步调高度一致。</p>
<p>一帧数据包含什么：<br>1、起始位​​ ​1位​​<br>  总是逻辑 ​​0​​（低电平），用于通知接收方“数据开始了”，是帧同步的起点。<br>2、​数据位​​ ​5-9位​​<br>  ​核心的有效数据​​。最常用的是 ​​8位​​（一个字节），与计算机系统的基本数据单位一致。</p>
<p>3、​奇偶校验位​​ ​​0或1位​​<br>  ​可选​​。用于简单的错误检测（检错，但不能纠错）。如果不用，这一位就不存在。</p>
<p>4、停止位​​ ​1、1.5或2位​​<br>  总是逻辑 ​​1​​（高电平），用于表示“数据结束”。最常用的是 ​​1位​​。</p>
<p>再来说一下奇偶校验是什么：<br>奇偶校验是一种最简单的​​单比特错误检测​​方法，通过添加1个校验位，使数据中“1”的个数满足奇&#x2F;偶性。</p>
<ul>
<li>奇校验​​：使“1”的总数（数据+校验位）为​​奇数​​，①数据有4个“1”（偶），校验位补​​1​​ → 总数5（奇）。 ②数据有3个“1”（偶），校验位补​​0​​ → 总数3（奇）</li>
<li>​偶校验​​：使“1”的总数（数据+校验位）为​​偶数​  ​①数据有3个“1”（奇），校验位补​​1​​ → 总数4（偶）。② 数据有4个“1”（偶），校验位补​​0​​ → 总数4（偶）</li>
<li>发送端​​：计算数据位“1”的个数 → 按规则补校验位 → 发送。​接收端​​：接收后重新计算“1”的个数 → 与约定规则比对 → 一致则接受，不一致则丢弃。</li>
<li>奇偶校验只负责检验，不负责纠正。</li>
</ul>
<p>波特率（Baud）：是指从一设备发到另一设备的波特率，即每秒钟可以通信的数据比特个数。典型的波特率有 300, 1200, 2400, 9600, 19200, 115200 等。一般通信两端设备都要设为相同的波特率，但有些设备也可设置为自动检测波特率。</p>
<p>最常用的配置是18N1(即一个起始位、八个数据位、无奇偶校验、一个停止位)，</p>
<h3 id="3、高云初使用"><a href="#3、高云初使用" class="headerlink" title="3、高云初使用"></a>3、高云初使用</h3><p>初使用设计了一个闪烁的LED灯<br>在 ​​50MHz​​ 的时钟频率下，FPGA 中要实现 ​​1秒​​ 的精确定时，需要一个位宽为 ​​26位​​（即 reg [25:0]）的计数器。该计数器需要从 ​​0​​ 开始计数，直到达到终值 ​​49,999,999​​（即共计 ​​5千万​​ 个时钟周期），此时刚好耗时1秒，之后计数器归零并重新开始。简而言之，​​50MHz的时钟每秒钟会产生5千万个周期，因此计满5千万次就是1秒​​。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> led_flash(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> led</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">25</span>:<span class="number">0</span>] counter;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst)</span><br><span class="line">        counter&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(counter==<span class="number">26&#x27;d49_999_999</span>)</span><br><span class="line">        counter&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        counter&lt;=counter+<span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span> </span><br><span class="line">    <span class="keyword">if</span>(!rst)</span><br><span class="line">        led&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(counter==<span class="number">26&#x27;d49_999_999</span>)</span><br><span class="line">        led&lt;=~led;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        led&lt;=led;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>测试文件:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> led_flash_tb;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> rst;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">wire</span> led;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> clk=<span class="number">1</span>;  <span class="comment">//小梅哥的常规写法，时钟测试的写法</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk=!clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst=<span class="number">0</span>;</span><br><span class="line">  #<span class="number">201</span>;</span><br><span class="line">    rst=<span class="number">1</span>;</span><br><span class="line">    #<span class="number">1000000000</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">led_flash led_flash_inst(</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.led</span>(led)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="4、FPGA设计流程"><a href="#4、FPGA设计流程" class="headerlink" title="4、FPGA设计流程"></a>4、FPGA设计流程</h3><p>FPGA 设计核心流程（精简版）<br>1.PROJECT MANAGER 工程管理 建仓库、备料：创建项目，添加代码文件、设置约束（引脚、时钟）。</p>
<p>2.IP INTEGRATOR IP集成 乐高拼装：用现成的功能模块（IP核）快速搭建系统。</p>
<p>3.SIMULATION 功能仿真 电脑彩排：在烧录前，用软件模拟运行代码，检查逻辑对不对。</p>
<p>4.SYNTHESIS 逻辑综合 翻译蓝图：把代码（Verilog&#x2F;VHDL）“编译”成由基本电路单元组成的电路图（网表）。生成电路网表</p>
<p>5.IMPLEMENTATION 布局布线 芯片施工：把电路图映射到真实的FPGA芯片上，决定每个元件的位置并连线。</p>
<p>6.PROGRAM AND DEBUG 编程调试 烧录验收：生成最终文件（比特流）并下载到芯片中运行，同时可在线调试。</p>
<p>工作流程口诀：管理 → 集成 → 仿真 → 综合 → 实现 → 编程</p>
<h3 id="5、使用参数化设计实现计数器"><a href="#5、使用参数化设计实现计数器" class="headerlink" title="5、使用参数化设计实现计数器"></a>5、使用参数化设计实现计数器</h3><p>ACG525开发板上的LED 状态每500ms翻转一次。ACG525开发板上晶振为50MHz，也就是说时钟周期为 20ns，这样可以计算得出 500ms &#x3D; 500_000_000ns&#x2F;20ns &#x3D; 25_000_000，即需要计数器计数 25_000_000 次，也就是需要一个至少 25 位的计数器（2^25&gt;25_000_000&gt;2^24）。且每当计数次数达到需要清零并重新计数。 </p>
<p>因为计数器是从 0 开始计数而不是 1，因此在计数值计数到 25’d24_999_999 时清零而不是计数到 25’d25_000_000时清零，这里计数器最大值使用 parameter 进行参数化定义表示，使用参数化定义的好处是通过修改 parameter 中定义最大值的数值可以全部修改设计中用到的这个参数。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> led_flash(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> led</span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> CNT=<span class="number">25&#x27;d24_999_999</span> ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">25</span>:<span class="number">0</span>] counter;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst)</span><br><span class="line">        counter&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(counter==CNT)</span><br><span class="line">        counter&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        counter&lt;=counter+<span class="number">1&#x27;b1</span>;  </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span> </span><br><span class="line">    <span class="keyword">if</span>(!rst)</span><br><span class="line">        led&lt;=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(counter==CNT)</span><br><span class="line">        led&lt;=~led;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        led&lt;=led;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>测试文件:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> CLOCK_PERIOD 20</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> led_flash_tb;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> rst;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">wire</span> led;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> clk=<span class="number">1</span>;</span><br><span class="line"><span class="keyword">always</span> <span class="variable">#(`CLOCK_PERIOD/2)</span> clk=~clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst=<span class="number">0</span>;</span><br><span class="line">    <span class="variable">#(`CLOCK_PERIOD*10+1)</span>;</span><br><span class="line">    rst=<span class="number">1</span>;</span><br><span class="line">    #<span class="number">2000000000</span>;</span><br><span class="line">    <span class="built_in">$stop</span>; </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">led_flash led_flash_inst(</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.led</span>(led)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<p>在进行上述的功能仿真时可以发现电脑需要运行的时间较长，这是由于计数器的计数值太大。可以通过更改仿真计数的最大值来缩短仿真时间。这里介绍两种更改方式，第一种方式是将设计文件 bin_counter.v 中使用 parameter 进行参数化定义的计数值最大值修改为 24_999，具体代码如下。 </p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> MCNT = <span class="number">24_999</span>; </span><br></pre></td></tr></table></figure>
<p>我们可以使用defparam的方式修改参数值，比较简单</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">defparam</span> bin_counter_inst<span class="variable">.MCNT</span> = <span class="number">24_999</span>; </span><br></pre></td></tr></table></figure>
<p>可以使用&#96;define 某个变量的形式去定义</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> CLK_PERIOD 20     </span><span class="comment">// 定义时钟周期为20ns</span></span><br></pre></td></tr></table></figure>
<p>在使用的时候就直接`CLK_PERIOD,在定义的变量前面加上<br> `符号即可</p>
<p>！为逻辑取反，~为按位取反，逻辑取反的意思就是只是判断0和1，如果一个数字大于0，！后就为0，但是按位取反~不一样，他是每一位都在取反的</p>
<p>在markdown中使用\来解引用，例如可以使用`来解引用，否则就变成代码的形式变换格式了</p>
</section>
    

    <footer id="post-meta" class="clearfix">
        <a href="/about/">
        <img class="avatar" src="/images/me.jpg">
        <div>
            <span class="dark">风继续吹</span>
            <span></span>
        </div>
        </a>
        <section id="sharing">
            <a title="Share to Twitter" class="twitter" target="_blank" rel="noopener" href="https://twitter.com/intent/tweet?text=http://example.com/2025/09/13/2025-9-13%E7%9F%A5%E8%AF%86%E7%AC%94%E8%AE%B0/ - 2025.9.13知识笔记 @"><span class="icon-twitter">tweet</span></a>
            <a title="Share to Facebook" class="facebook" href="#" onclick="
                window.open(
                  'https://www.facebook.com/sharer/sharer.php?u='+encodeURIComponent(location.href),
                  'facebook-share-dialog',
                  'width=626,height=436');
                return false;"><span class="icon-facebook-sign">Share</span>
            </a>
        </section>
    </footer>


  <section id="comment">
    <button class="btn" id="loadcmts" onclick="cmts.load();">Load Comments</button>
    <div id="gitment"></div>
    <script src='/js/gitment.browser.js'></script>
    <link rel="stylesheet" href=''>
    <script>
      var cmts={
        load:function cmts(){
          var gitment = new Gitment({
          
            id: "2025.9.13知识笔记",
          
            owner: "",
            repo: "",
            oauth: {
              client_id: "",
              client_secret: "",
            },
          })
          gitment.render('gitment');
          var loadcmt = document.getElementById("loadcmts");
          var imyourfather = loadcmt.parentNode;
          imyourfather.removeChild(loadcmts)
        }
      }
    </script>
  </section>


    
        <ul id="post-list" class="archive readmore">
        <h3>Read more</h3>
        
            <li>
    <aside class="dates">Sep 14 2025</aside>
    <a href="/2025/09/14/2025-9-14%E7%9F%A5%E8%AF%86%E7%AC%94%E8%AE%B0/">2025.9.14知识笔记</a>
    <h2></h2>
</li>
        
            <li>
    <aside class="dates">Sep 13 2025</aside>
    <a href="/2025/09/13/2025-9-13%E7%9F%A5%E8%AF%86%E7%AC%94%E8%AE%B0/">2025.9.13知识笔记</a>
    <h2></h2>
</li>
        
        </ul>
    

	<footer id="footer">
	<div id="social">
		<p class="small">© Copyright 2025
			<a href="/"> laozhichi </a>/
			<a target="_blank" rel="noopener" href="https://hexo.io"> Hexo </a>/
			<a target="_blank" rel="noopener" href="https://github.com/caisiduo/hexo-theme-lightime"> Lightime</a>
		</p>
	</div>
</footer>
</section>

	<script src="//cdnjs.loli.net/ajax/libs/instantclick/3.0.1/instantclick.min.js" data-no-instant></script>
	<script data-no-instant>
		
		InstantClick.init('mousedown');
	</script>



