{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 17:06:30 2019 " "Info: Processing started: Mon Dec 09 17:06:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram -c ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 96 112 280 112 "clk" "" } } } } { "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0 memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg1 123.62 MHz 8.089 ns Internal " "Info: Clock \"clk\" has Internal fmax of 123.62 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg1\" (period= 8.089 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.346 ns + Longest memory memory " "Info: + Longest memory to memory delay is 7.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X17_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\] 2 MEM M4K_X17_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[6\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.114 ns) 5.613 ns inst5\[6\]~10 3 COMB LC_X19_Y4_N1 2 " "Info: 3: + IC(1.191 ns) + CELL(0.114 ns) = 5.613 ns; Loc. = LC_X19_Y4_N1; Fanout = 2; COMB Node = 'inst5\[6\]~10'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6] inst5[6]~10 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 224 304 352 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.356 ns) 7.346 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg1 4 MEM M4K_X17_Y4 1 " "Info: 4: + IC(1.377 ns) + CELL(0.356 ns) = 7.346 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { inst5[6]~10 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.778 ns ( 65.04 % ) " "Info: Total cell delay = 4.778 ns ( 65.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 34.96 % ) " "Info: Total interconnect delay = 2.568 ns ( 34.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6] inst5[6]~10 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6] {} inst5[6]~10 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.191ns 1.377ns } { 0.000ns 4.308ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.920 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 96 112 280 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.722 ns) 2.920 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg1 2 MEM M4K_X17_Y4 1 " "Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 75.03 % ) " "Info: Total cell delay = 2.191 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.920 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 96 112 280 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.722 ns) 2.920 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X17_Y4 8 " "Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 75.03 % ) " "Info: Total cell delay = 2.191 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6] inst5[6]~10 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[6] {} inst5[6]~10 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 1.191ns 1.377ns } { 0.000ns 4.308ns 0.114ns 0.356ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6 DATAIN\[1\] clk 8.743 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6\" (data pin = \"DATAIN\[1\]\", clock pin = \"clk\") is 8.743 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.570 ns + Longest pin memory " "Info: + Longest pin to memory delay is 11.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns DATAIN\[1\] 1 PIN PIN_98 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'DATAIN\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATAIN[1] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 232 112 280 248 "DATAIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.793 ns) + CELL(0.590 ns) 9.852 ns inst5\[1\]~15 2 COMB LC_X19_Y4_N5 2 " "Info: 2: + IC(7.793 ns) + CELL(0.590 ns) = 9.852 ns; Loc. = LC_X19_Y4_N5; Fanout = 2; COMB Node = 'inst5\[1\]~15'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.383 ns" { DATAIN[1] inst5[1]~15 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 224 304 352 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.356 ns) 11.570 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6 3 MEM M4K_X17_Y4 1 " "Info: 3: + IC(1.362 ns) + CELL(0.356 ns) = 11.570 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { inst5[1]~15 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.415 ns ( 20.87 % ) " "Info: Total cell delay = 2.415 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.155 ns ( 79.13 % ) " "Info: Total interconnect delay = 9.155 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.570 ns" { DATAIN[1] inst5[1]~15 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.570 ns" { DATAIN[1] {} DATAIN[1]~out0 {} inst5[1]~15 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 7.793ns 1.362ns } { 0.000ns 1.469ns 0.590ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.920 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 96 112 280 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.722 ns) 2.920 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6 2 MEM M4K_X17_Y4 1 " "Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 75.03 % ) " "Info: Total cell delay = 2.191 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.570 ns" { DATAIN[1] inst5[1]~15 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.570 ns" { DATAIN[1] {} DATAIN[1]~out0 {} inst5[1]~15 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 7.793ns 1.362ns } { 0.000ns 1.469ns 0.590ns 0.356ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk IR\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0 13.637 ns memory " "Info: tco from clock \"clk\" to destination pin \"IR\[4\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0\" is 13.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.920 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 96 112 280 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.722 ns) 2.920 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X17_Y4 8 " "Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 75.03 % ) " "Info: Total cell delay = 2.191 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.067 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X17_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\] 2 MEM M4K_X17_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|q_a\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.114 ns) 5.469 ns inst5\[4\]~12 3 COMB LC_X19_Y4_N7 2 " "Info: 3: + IC(1.047 ns) + CELL(0.114 ns) = 5.469 ns; Loc. = LC_X19_Y4_N7; Fanout = 2; COMB Node = 'inst5\[4\]~12'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4] inst5[4]~12 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 224 304 352 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(2.108 ns) 10.067 ns IR\[4\] 4 PIN PIN_48 0 " "Info: 4: + IC(2.490 ns) + CELL(2.108 ns) = 10.067 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'IR\[4\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.598 ns" { inst5[4]~12 IR[4] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 112 648 824 128 "IR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.530 ns ( 64.87 % ) " "Info: Total cell delay = 6.530 ns ( 64.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.537 ns ( 35.13 % ) " "Info: Total interconnect delay = 3.537 ns ( 35.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.067 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4] inst5[4]~12 IR[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.067 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4] {} inst5[4]~12 {} IR[4] {} } { 0.000ns 0.000ns 1.047ns 2.490ns } { 0.000ns 4.308ns 0.114ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.067 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4] inst5[4]~12 IR[4] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.067 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|q_a[4] {} inst5[4]~12 {} IR[4] {} } { 0.000ns 0.000ns 1.047ns 2.490ns } { 0.000ns 4.308ns 0.114ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "XL IR\[3\] 14.169 ns Longest " "Info: Longest tpd from source pin \"XL\" to destination pin \"IR\[3\]\" is 14.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XL 1 PIN PIN_97 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_97; Fanout = 10; PIN Node = 'XL'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 128 112 280 144 "XL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.490 ns) + CELL(0.114 ns) 9.073 ns inst5\[7\]~9 2 COMB LC_X19_Y4_N2 8 " "Info: 2: + IC(7.490 ns) + CELL(0.114 ns) = 9.073 ns; Loc. = LC_X19_Y4_N2; Fanout = 8; COMB Node = 'inst5\[7\]~9'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.604 ns" { XL inst5[7]~9 } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 224 304 352 256 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.017 ns) + CELL(2.079 ns) 14.169 ns IR\[3\] 3 PIN PIN_47 0 " "Info: 3: + IC(3.017 ns) + CELL(2.079 ns) = 14.169 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'IR\[3\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { inst5[7]~9 IR[3] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 112 648 824 128 "IR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.662 ns ( 25.85 % ) " "Info: Total cell delay = 3.662 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.507 ns ( 74.15 % ) " "Info: Total interconnect delay = 10.507 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.169 ns" { XL inst5[7]~9 IR[3] } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.169 ns" { XL {} XL~out0 {} inst5[7]~9 {} IR[3] {} } { 0.000ns 0.000ns 7.490ns 3.017ns } { 0.000ns 1.469ns 0.114ns 2.079ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg1 ADDR\[1\] clk -1.493 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg1\" (data pin = \"ADDR\[1\]\", clock pin = \"clk\") is -1.493 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.920 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'clk'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 96 112 280 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.722 ns) 2.920 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg1 2 MEM M4K_X17_Y4 8 " "Info: 2: + IC(0.729 ns) + CELL(0.722 ns) = 2.920 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 75.03 % ) " "Info: Total cell delay = 2.191 ns ( 75.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 24.97 % ) " "Info: Total interconnect delay = 0.729 ns ( 24.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.468 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ADDR\[1\] 1 PIN PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'ADDR\[1\]'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "ram.bdf" "" { Schematic "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/ram.bdf" { { 80 112 280 96 "ADDR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(0.383 ns) 4.468 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg1 2 MEM M4K_X17_Y4 8 " "Info: 2: + IC(2.616 ns) + CELL(0.383 ns) = 4.468 ns; Loc. = M4K_X17_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_address_reg1'" {  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { ADDR[1] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "E:/课程/数字电路与逻辑设计/Quartus/four/RAM/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 41.45 % ) " "Info: Total cell delay = 1.852 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.616 ns ( 58.55 % ) " "Info: Total interconnect delay = 2.616 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.468 ns" { ADDR[1] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.468 ns" { ADDR[1] {} ADDR[1]~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 {} } { 0.000ns 0.000ns 2.616ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.920 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.920 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.722ns } "" } } { "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.468 ns" { ADDR[1] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 } "NODE_NAME" } } { "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.468 ns" { ADDR[1] {} ADDR[1]~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_address_reg1 {} } { 0.000ns 0.000ns 2.616ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 17:06:30 2019 " "Info: Processing ended: Mon Dec 09 17:06:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
