
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setsid_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400c10 <.init>:
  400c10:	stp	x29, x30, [sp, #-16]!
  400c14:	mov	x29, sp
  400c18:	bl	400e90 <ferror@plt+0x60>
  400c1c:	ldp	x29, x30, [sp], #16
  400c20:	ret

Disassembly of section .plt:

0000000000400c30 <_exit@plt-0x20>:
  400c30:	stp	x16, x30, [sp, #-16]!
  400c34:	adrp	x16, 411000 <ferror@plt+0x101d0>
  400c38:	ldr	x17, [x16, #4088]
  400c3c:	add	x16, x16, #0xff8
  400c40:	br	x17
  400c44:	nop
  400c48:	nop
  400c4c:	nop

0000000000400c50 <_exit@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400c54:	ldr	x17, [x16]
  400c58:	add	x16, x16, #0x0
  400c5c:	br	x17

0000000000400c60 <fputs@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400c64:	ldr	x17, [x16, #8]
  400c68:	add	x16, x16, #0x8
  400c6c:	br	x17

0000000000400c70 <exit@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400c74:	ldr	x17, [x16, #16]
  400c78:	add	x16, x16, #0x10
  400c7c:	br	x17

0000000000400c80 <dup@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400c84:	ldr	x17, [x16, #24]
  400c88:	add	x16, x16, #0x18
  400c8c:	br	x17

0000000000400c90 <__cxa_atexit@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400c94:	ldr	x17, [x16, #32]
  400c98:	add	x16, x16, #0x20
  400c9c:	br	x17

0000000000400ca0 <fputc@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400ca4:	ldr	x17, [x16, #40]
  400ca8:	add	x16, x16, #0x28
  400cac:	br	x17

0000000000400cb0 <fork@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400cb4:	ldr	x17, [x16, #48]
  400cb8:	add	x16, x16, #0x30
  400cbc:	br	x17

0000000000400cc0 <fileno@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400cc4:	ldr	x17, [x16, #56]
  400cc8:	add	x16, x16, #0x38
  400ccc:	br	x17

0000000000400cd0 <getpid@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400cd4:	ldr	x17, [x16, #64]
  400cd8:	add	x16, x16, #0x40
  400cdc:	br	x17

0000000000400ce0 <bindtextdomain@plt>:
  400ce0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400ce4:	ldr	x17, [x16, #72]
  400ce8:	add	x16, x16, #0x48
  400cec:	br	x17

0000000000400cf0 <__libc_start_main@plt>:
  400cf0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400cf4:	ldr	x17, [x16, #80]
  400cf8:	add	x16, x16, #0x50
  400cfc:	br	x17

0000000000400d00 <close@plt>:
  400d00:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d04:	ldr	x17, [x16, #88]
  400d08:	add	x16, x16, #0x58
  400d0c:	br	x17

0000000000400d10 <__gmon_start__@plt>:
  400d10:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d14:	ldr	x17, [x16, #96]
  400d18:	add	x16, x16, #0x60
  400d1c:	br	x17

0000000000400d20 <abort@plt>:
  400d20:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d24:	ldr	x17, [x16, #104]
  400d28:	add	x16, x16, #0x68
  400d2c:	br	x17

0000000000400d30 <textdomain@plt>:
  400d30:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d34:	ldr	x17, [x16, #112]
  400d38:	add	x16, x16, #0x70
  400d3c:	br	x17

0000000000400d40 <getopt_long@plt>:
  400d40:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d44:	ldr	x17, [x16, #120]
  400d48:	add	x16, x16, #0x78
  400d4c:	br	x17

0000000000400d50 <execvp@plt>:
  400d50:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d54:	ldr	x17, [x16, #128]
  400d58:	add	x16, x16, #0x80
  400d5c:	br	x17

0000000000400d60 <warn@plt>:
  400d60:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d64:	ldr	x17, [x16, #136]
  400d68:	add	x16, x16, #0x88
  400d6c:	br	x17

0000000000400d70 <getpgrp@plt>:
  400d70:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d74:	ldr	x17, [x16, #144]
  400d78:	add	x16, x16, #0x90
  400d7c:	br	x17

0000000000400d80 <wait@plt>:
  400d80:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d84:	ldr	x17, [x16, #152]
  400d88:	add	x16, x16, #0x98
  400d8c:	br	x17

0000000000400d90 <fflush@plt>:
  400d90:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400d94:	ldr	x17, [x16, #160]
  400d98:	add	x16, x16, #0xa0
  400d9c:	br	x17

0000000000400da0 <warnx@plt>:
  400da0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400da4:	ldr	x17, [x16, #168]
  400da8:	add	x16, x16, #0xa8
  400dac:	br	x17

0000000000400db0 <setsid@plt>:
  400db0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400db4:	ldr	x17, [x16, #176]
  400db8:	add	x16, x16, #0xb0
  400dbc:	br	x17

0000000000400dc0 <dcgettext@plt>:
  400dc0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400dc4:	ldr	x17, [x16, #184]
  400dc8:	add	x16, x16, #0xb8
  400dcc:	br	x17

0000000000400dd0 <printf@plt>:
  400dd0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400dd4:	ldr	x17, [x16, #192]
  400dd8:	add	x16, x16, #0xc0
  400ddc:	br	x17

0000000000400de0 <__errno_location@plt>:
  400de0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400de4:	ldr	x17, [x16, #200]
  400de8:	add	x16, x16, #0xc8
  400dec:	br	x17

0000000000400df0 <fprintf@plt>:
  400df0:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400df4:	ldr	x17, [x16, #208]
  400df8:	add	x16, x16, #0xd0
  400dfc:	br	x17

0000000000400e00 <err@plt>:
  400e00:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400e04:	ldr	x17, [x16, #216]
  400e08:	add	x16, x16, #0xd8
  400e0c:	br	x17

0000000000400e10 <ioctl@plt>:
  400e10:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400e14:	ldr	x17, [x16, #224]
  400e18:	add	x16, x16, #0xe0
  400e1c:	br	x17

0000000000400e20 <setlocale@plt>:
  400e20:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400e24:	ldr	x17, [x16, #232]
  400e28:	add	x16, x16, #0xe8
  400e2c:	br	x17

0000000000400e30 <ferror@plt>:
  400e30:	adrp	x16, 412000 <ferror@plt+0x111d0>
  400e34:	ldr	x17, [x16, #240]
  400e38:	add	x16, x16, #0xf0
  400e3c:	br	x17

Disassembly of section .text:

0000000000400e40 <.text>:
  400e40:	mov	x29, #0x0                   	// #0
  400e44:	mov	x30, #0x0                   	// #0
  400e48:	mov	x5, x0
  400e4c:	ldr	x1, [sp]
  400e50:	add	x2, sp, #0x8
  400e54:	mov	x6, sp
  400e58:	movz	x0, #0x0, lsl #48
  400e5c:	movk	x0, #0x0, lsl #32
  400e60:	movk	x0, #0x40, lsl #16
  400e64:	movk	x0, #0xf4c
  400e68:	movz	x3, #0x0, lsl #48
  400e6c:	movk	x3, #0x0, lsl #32
  400e70:	movk	x3, #0x40, lsl #16
  400e74:	movk	x3, #0x1488
  400e78:	movz	x4, #0x0, lsl #48
  400e7c:	movk	x4, #0x0, lsl #32
  400e80:	movk	x4, #0x40, lsl #16
  400e84:	movk	x4, #0x1508
  400e88:	bl	400cf0 <__libc_start_main@plt>
  400e8c:	bl	400d20 <abort@plt>
  400e90:	adrp	x0, 411000 <ferror@plt+0x101d0>
  400e94:	ldr	x0, [x0, #4064]
  400e98:	cbz	x0, 400ea0 <ferror@plt+0x70>
  400e9c:	b	400d10 <__gmon_start__@plt>
  400ea0:	ret
  400ea4:	nop
  400ea8:	adrp	x0, 412000 <ferror@plt+0x111d0>
  400eac:	add	x0, x0, #0x108
  400eb0:	adrp	x1, 412000 <ferror@plt+0x111d0>
  400eb4:	add	x1, x1, #0x108
  400eb8:	cmp	x1, x0
  400ebc:	b.eq	400ed4 <ferror@plt+0xa4>  // b.none
  400ec0:	adrp	x1, 401000 <ferror@plt+0x1d0>
  400ec4:	ldr	x1, [x1, #1336]
  400ec8:	cbz	x1, 400ed4 <ferror@plt+0xa4>
  400ecc:	mov	x16, x1
  400ed0:	br	x16
  400ed4:	ret
  400ed8:	adrp	x0, 412000 <ferror@plt+0x111d0>
  400edc:	add	x0, x0, #0x108
  400ee0:	adrp	x1, 412000 <ferror@plt+0x111d0>
  400ee4:	add	x1, x1, #0x108
  400ee8:	sub	x1, x1, x0
  400eec:	lsr	x2, x1, #63
  400ef0:	add	x1, x2, x1, asr #3
  400ef4:	cmp	xzr, x1, asr #1
  400ef8:	asr	x1, x1, #1
  400efc:	b.eq	400f14 <ferror@plt+0xe4>  // b.none
  400f00:	adrp	x2, 401000 <ferror@plt+0x1d0>
  400f04:	ldr	x2, [x2, #1344]
  400f08:	cbz	x2, 400f14 <ferror@plt+0xe4>
  400f0c:	mov	x16, x2
  400f10:	br	x16
  400f14:	ret
  400f18:	stp	x29, x30, [sp, #-32]!
  400f1c:	mov	x29, sp
  400f20:	str	x19, [sp, #16]
  400f24:	adrp	x19, 412000 <ferror@plt+0x111d0>
  400f28:	ldrb	w0, [x19, #296]
  400f2c:	cbnz	w0, 400f3c <ferror@plt+0x10c>
  400f30:	bl	400ea8 <ferror@plt+0x78>
  400f34:	mov	w0, #0x1                   	// #1
  400f38:	strb	w0, [x19, #296]
  400f3c:	ldr	x19, [sp, #16]
  400f40:	ldp	x29, x30, [sp], #32
  400f44:	ret
  400f48:	b	400ed8 <ferror@plt+0xa8>
  400f4c:	sub	sp, sp, #0x60
  400f50:	stp	x20, x19, [sp, #80]
  400f54:	mov	x19, x1
  400f58:	adrp	x1, 401000 <ferror@plt+0x1d0>
  400f5c:	stp	x29, x30, [sp, #16]
  400f60:	add	x29, sp, #0x10
  400f64:	mov	w20, w0
  400f68:	add	x1, x1, #0x784
  400f6c:	mov	w0, #0x6                   	// #6
  400f70:	stp	x26, x25, [sp, #32]
  400f74:	stp	x24, x23, [sp, #48]
  400f78:	stp	x22, x21, [sp, #64]
  400f7c:	stur	wzr, [x29, #-4]
  400f80:	bl	400e20 <setlocale@plt>
  400f84:	adrp	x21, 401000 <ferror@plt+0x1d0>
  400f88:	add	x21, x21, #0x63f
  400f8c:	adrp	x1, 401000 <ferror@plt+0x1d0>
  400f90:	add	x1, x1, #0x64a
  400f94:	mov	x0, x21
  400f98:	bl	400ce0 <bindtextdomain@plt>
  400f9c:	mov	x0, x21
  400fa0:	bl	400d30 <textdomain@plt>
  400fa4:	adrp	x0, 401000 <ferror@plt+0x1d0>
  400fa8:	add	x0, x0, #0x378
  400fac:	bl	401510 <ferror@plt+0x6e0>
  400fb0:	adrp	x21, 401000 <ferror@plt+0x1d0>
  400fb4:	adrp	x22, 401000 <ferror@plt+0x1d0>
  400fb8:	adrp	x26, 401000 <ferror@plt+0x1d0>
  400fbc:	mov	w24, wzr
  400fc0:	mov	w25, wzr
  400fc4:	mov	w23, wzr
  400fc8:	add	x21, x21, #0x65c
  400fcc:	add	x22, x22, #0x570
  400fd0:	add	x26, x26, #0x548
  400fd4:	mov	w8, w23
  400fd8:	mov	w0, w20
  400fdc:	mov	x1, x19
  400fe0:	mov	x2, x21
  400fe4:	mov	x3, x22
  400fe8:	mov	x4, xzr
  400fec:	mov	w23, w8
  400ff0:	bl	400d40 <getopt_long@plt>
  400ff4:	sub	w8, w0, #0x56
  400ff8:	cmp	w8, #0x21
  400ffc:	b.hi	401028 <ferror@plt+0x1f8>  // b.pmore
  401000:	adr	x9, 400fd8 <ferror@plt+0x1a8>
  401004:	ldrb	w10, [x26, x8]
  401008:	add	x9, x9, x10, lsl #2
  40100c:	mov	w8, #0x1                   	// #1
  401010:	br	x9
  401014:	mov	w25, #0x1                   	// #1
  401018:	b	400fd4 <ferror@plt+0x1a4>
  40101c:	mov	w24, #0x1                   	// #1
  401020:	stur	w24, [x29, #-4]
  401024:	b	400fd4 <ferror@plt+0x1a4>
  401028:	cmn	w0, #0x1
  40102c:	b.ne	401114 <ferror@plt+0x2e4>  // b.any
  401030:	adrp	x21, 412000 <ferror@plt+0x111d0>
  401034:	ldr	w8, [x21, #272]
  401038:	cmp	w8, w20
  40103c:	b.ge	4010fc <ferror@plt+0x2cc>  // b.tcont
  401040:	cbnz	w25, 401058 <ferror@plt+0x228>
  401044:	bl	400d70 <getpgrp@plt>
  401048:	mov	w20, w0
  40104c:	bl	400cd0 <getpid@plt>
  401050:	cmp	w20, w0
  401054:	b.ne	4010e8 <ferror@plt+0x2b8>  // b.any
  401058:	bl	400cb0 <fork@plt>
  40105c:	cbz	w0, 4010e8 <ferror@plt+0x2b8>
  401060:	mov	w20, w0
  401064:	cmn	w0, #0x1
  401068:	b.eq	40114c <ferror@plt+0x31c>  // b.none
  40106c:	cbz	w24, 401094 <ferror@plt+0x264>
  401070:	sub	x0, x29, #0x4
  401074:	bl	400d80 <wait@plt>
  401078:	cmp	w0, w20
  40107c:	b.ne	4011d0 <ferror@plt+0x3a0>  // b.any
  401080:	ldur	w19, [x29, #-4]
  401084:	tst	w19, #0x7f
  401088:	b.ne	4011e0 <ferror@plt+0x3b0>  // b.any
  40108c:	ubfx	w0, w19, #8, #8
  401090:	b	401098 <ferror@plt+0x268>
  401094:	mov	w0, wzr
  401098:	ldp	x20, x19, [sp, #80]
  40109c:	ldp	x22, x21, [sp, #64]
  4010a0:	ldp	x24, x23, [sp, #48]
  4010a4:	ldp	x26, x25, [sp, #32]
  4010a8:	ldp	x29, x30, [sp, #16]
  4010ac:	add	sp, sp, #0x60
  4010b0:	ret
  4010b4:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4010b8:	add	x1, x1, #0x663
  4010bc:	mov	w2, #0x5                   	// #5
  4010c0:	mov	x0, xzr
  4010c4:	bl	400dc0 <dcgettext@plt>
  4010c8:	adrp	x8, 412000 <ferror@plt+0x111d0>
  4010cc:	ldr	x1, [x8, #288]
  4010d0:	adrp	x2, 401000 <ferror@plt+0x1d0>
  4010d4:	add	x2, x2, #0x66f
  4010d8:	bl	400dd0 <printf@plt>
  4010dc:	mov	w0, wzr
  4010e0:	bl	400c70 <exit@plt>
  4010e4:	bl	401210 <ferror@plt+0x3e0>
  4010e8:	bl	400db0 <setsid@plt>
  4010ec:	tbz	w0, #31, 40116c <ferror@plt+0x33c>
  4010f0:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4010f4:	add	x1, x1, #0x6dc
  4010f8:	b	401154 <ferror@plt+0x324>
  4010fc:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401100:	add	x1, x1, #0x6a8
  401104:	mov	w2, #0x5                   	// #5
  401108:	mov	x0, xzr
  40110c:	bl	400dc0 <dcgettext@plt>
  401110:	bl	400da0 <warnx@plt>
  401114:	adrp	x8, 412000 <ferror@plt+0x111d0>
  401118:	ldr	x19, [x8, #264]
  40111c:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401120:	add	x1, x1, #0x681
  401124:	mov	w2, #0x5                   	// #5
  401128:	mov	x0, xzr
  40112c:	bl	400dc0 <dcgettext@plt>
  401130:	adrp	x8, 412000 <ferror@plt+0x111d0>
  401134:	ldr	x2, [x8, #288]
  401138:	mov	x1, x0
  40113c:	mov	x0, x19
  401140:	bl	400df0 <fprintf@plt>
  401144:	mov	w0, #0x1                   	// #1
  401148:	bl	400c70 <exit@plt>
  40114c:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401150:	add	x1, x1, #0x635
  401154:	mov	w2, #0x5                   	// #5
  401158:	mov	x0, xzr
  40115c:	bl	400dc0 <dcgettext@plt>
  401160:	mov	x1, x0
  401164:	mov	w0, #0x1                   	// #1
  401168:	bl	400e00 <err@plt>
  40116c:	cbz	w23, 401184 <ferror@plt+0x354>
  401170:	mov	w1, #0x540e                	// #21518
  401174:	mov	w2, #0x1                   	// #1
  401178:	mov	w0, wzr
  40117c:	bl	400e10 <ioctl@plt>
  401180:	cbnz	w0, 401204 <ferror@plt+0x3d4>
  401184:	ldrsw	x8, [x21, #272]
  401188:	add	x1, x19, x8, lsl #3
  40118c:	ldr	x0, [x1]
  401190:	bl	400d50 <execvp@plt>
  401194:	bl	400de0 <__errno_location@plt>
  401198:	ldr	w8, [x0]
  40119c:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4011a0:	add	x1, x1, #0x711
  4011a4:	mov	w2, #0x5                   	// #5
  4011a8:	cmp	w8, #0x2
  4011ac:	mov	w8, #0x7e                  	// #126
  4011b0:	mov	x0, xzr
  4011b4:	cinc	w20, w8, eq  // eq = none
  4011b8:	bl	400dc0 <dcgettext@plt>
  4011bc:	ldrsw	x8, [x21, #272]
  4011c0:	mov	x1, x0
  4011c4:	mov	w0, w20
  4011c8:	ldr	x2, [x19, x8, lsl #3]
  4011cc:	bl	400e00 <err@plt>
  4011d0:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4011d4:	add	x1, x1, #0x63a
  4011d8:	mov	w0, #0x1                   	// #1
  4011dc:	bl	400e00 <err@plt>
  4011e0:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4011e4:	add	x1, x1, #0x6bd
  4011e8:	mov	w2, #0x5                   	// #5
  4011ec:	mov	x0, xzr
  4011f0:	bl	400dc0 <dcgettext@plt>
  4011f4:	mov	x1, x0
  4011f8:	mov	w0, w19
  4011fc:	mov	w2, w20
  401200:	bl	400e00 <err@plt>
  401204:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401208:	add	x1, x1, #0x6ea
  40120c:	b	401154 <ferror@plt+0x324>
  401210:	stp	x29, x30, [sp, #-32]!
  401214:	adrp	x8, 412000 <ferror@plt+0x111d0>
  401218:	str	x19, [sp, #16]
  40121c:	ldr	x19, [x8, #280]
  401220:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401224:	add	x1, x1, #0x732
  401228:	mov	w2, #0x5                   	// #5
  40122c:	mov	x0, xzr
  401230:	mov	x29, sp
  401234:	bl	400dc0 <dcgettext@plt>
  401238:	mov	x1, x19
  40123c:	bl	400c60 <fputs@plt>
  401240:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401244:	add	x1, x1, #0x73b
  401248:	mov	w2, #0x5                   	// #5
  40124c:	mov	x0, xzr
  401250:	bl	400dc0 <dcgettext@plt>
  401254:	adrp	x8, 412000 <ferror@plt+0x111d0>
  401258:	ldr	x2, [x8, #288]
  40125c:	mov	x1, x0
  401260:	mov	x0, x19
  401264:	bl	400df0 <fprintf@plt>
  401268:	mov	w0, #0xa                   	// #10
  40126c:	mov	x1, x19
  401270:	bl	400ca0 <fputc@plt>
  401274:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401278:	add	x1, x1, #0x764
  40127c:	mov	w2, #0x5                   	// #5
  401280:	mov	x0, xzr
  401284:	bl	400dc0 <dcgettext@plt>
  401288:	mov	x1, x19
  40128c:	bl	400c60 <fputs@plt>
  401290:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401294:	add	x1, x1, #0x785
  401298:	mov	w2, #0x5                   	// #5
  40129c:	mov	x0, xzr
  4012a0:	bl	400dc0 <dcgettext@plt>
  4012a4:	mov	x1, x19
  4012a8:	bl	400c60 <fputs@plt>
  4012ac:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4012b0:	add	x1, x1, #0x790
  4012b4:	mov	w2, #0x5                   	// #5
  4012b8:	mov	x0, xzr
  4012bc:	bl	400dc0 <dcgettext@plt>
  4012c0:	mov	x1, x19
  4012c4:	bl	400c60 <fputs@plt>
  4012c8:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4012cc:	add	x1, x1, #0x7d1
  4012d0:	mov	w2, #0x5                   	// #5
  4012d4:	mov	x0, xzr
  4012d8:	bl	400dc0 <dcgettext@plt>
  4012dc:	mov	x1, x19
  4012e0:	bl	400c60 <fputs@plt>
  4012e4:	adrp	x1, 401000 <ferror@plt+0x1d0>
  4012e8:	add	x1, x1, #0x7ee
  4012ec:	mov	w2, #0x5                   	// #5
  4012f0:	mov	x0, xzr
  4012f4:	bl	400dc0 <dcgettext@plt>
  4012f8:	mov	x1, x19
  4012fc:	bl	400c60 <fputs@plt>
  401300:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401304:	add	x1, x1, #0x84a
  401308:	mov	w2, #0x5                   	// #5
  40130c:	mov	x0, xzr
  401310:	bl	400dc0 <dcgettext@plt>
  401314:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401318:	mov	x19, x0
  40131c:	add	x1, x1, #0x86b
  401320:	mov	w2, #0x5                   	// #5
  401324:	mov	x0, xzr
  401328:	bl	400dc0 <dcgettext@plt>
  40132c:	mov	x4, x0
  401330:	adrp	x0, 401000 <ferror@plt+0x1d0>
  401334:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401338:	adrp	x3, 401000 <ferror@plt+0x1d0>
  40133c:	add	x0, x0, #0x82d
  401340:	add	x1, x1, #0x83e
  401344:	add	x3, x3, #0x85c
  401348:	mov	x2, x19
  40134c:	bl	400dd0 <printf@plt>
  401350:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401354:	add	x1, x1, #0x87b
  401358:	mov	w2, #0x5                   	// #5
  40135c:	mov	x0, xzr
  401360:	bl	400dc0 <dcgettext@plt>
  401364:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401368:	add	x1, x1, #0x896
  40136c:	bl	400dd0 <printf@plt>
  401370:	mov	w0, wzr
  401374:	bl	400c70 <exit@plt>
  401378:	stp	x29, x30, [sp, #-32]!
  40137c:	adrp	x8, 412000 <ferror@plt+0x111d0>
  401380:	stp	x20, x19, [sp, #16]
  401384:	ldr	x20, [x8, #280]
  401388:	mov	x29, sp
  40138c:	bl	400de0 <__errno_location@plt>
  401390:	mov	x19, x0
  401394:	str	wzr, [x0]
  401398:	mov	x0, x20
  40139c:	bl	400e30 <ferror@plt>
  4013a0:	cbnz	w0, 401440 <ferror@plt+0x610>
  4013a4:	mov	x0, x20
  4013a8:	bl	400d90 <fflush@plt>
  4013ac:	cbz	w0, 401400 <ferror@plt+0x5d0>
  4013b0:	ldr	w20, [x19]
  4013b4:	cmp	w20, #0x9
  4013b8:	b.eq	4013c4 <ferror@plt+0x594>  // b.none
  4013bc:	cmp	w20, #0x20
  4013c0:	b.ne	401458 <ferror@plt+0x628>  // b.any
  4013c4:	adrp	x8, 412000 <ferror@plt+0x111d0>
  4013c8:	ldr	x20, [x8, #264]
  4013cc:	str	wzr, [x19]
  4013d0:	mov	x0, x20
  4013d4:	bl	400e30 <ferror@plt>
  4013d8:	cbnz	w0, 401480 <ferror@plt+0x650>
  4013dc:	mov	x0, x20
  4013e0:	bl	400d90 <fflush@plt>
  4013e4:	cbz	w0, 401420 <ferror@plt+0x5f0>
  4013e8:	ldr	w8, [x19]
  4013ec:	cmp	w8, #0x9
  4013f0:	b.ne	401480 <ferror@plt+0x650>  // b.any
  4013f4:	ldp	x20, x19, [sp, #16]
  4013f8:	ldp	x29, x30, [sp], #32
  4013fc:	ret
  401400:	mov	x0, x20
  401404:	bl	400cc0 <fileno@plt>
  401408:	tbnz	w0, #31, 4013b0 <ferror@plt+0x580>
  40140c:	bl	400c80 <dup@plt>
  401410:	tbnz	w0, #31, 4013b0 <ferror@plt+0x580>
  401414:	bl	400d00 <close@plt>
  401418:	cbnz	w0, 4013b0 <ferror@plt+0x580>
  40141c:	b	4013c4 <ferror@plt+0x594>
  401420:	mov	x0, x20
  401424:	bl	400cc0 <fileno@plt>
  401428:	tbnz	w0, #31, 4013e8 <ferror@plt+0x5b8>
  40142c:	bl	400c80 <dup@plt>
  401430:	tbnz	w0, #31, 4013e8 <ferror@plt+0x5b8>
  401434:	bl	400d00 <close@plt>
  401438:	cbnz	w0, 4013e8 <ferror@plt+0x5b8>
  40143c:	b	4013f4 <ferror@plt+0x5c4>
  401440:	adrp	x1, 401000 <ferror@plt+0x1d0>
  401444:	add	x1, x1, #0x726
  401448:	mov	w2, #0x5                   	// #5
  40144c:	mov	x0, xzr
  401450:	bl	400dc0 <dcgettext@plt>
  401454:	b	401470 <ferror@plt+0x640>
  401458:	adrp	x1, 401000 <ferror@plt+0x1d0>
  40145c:	add	x1, x1, #0x726
  401460:	mov	w2, #0x5                   	// #5
  401464:	mov	x0, xzr
  401468:	bl	400dc0 <dcgettext@plt>
  40146c:	cbnz	w20, 40147c <ferror@plt+0x64c>
  401470:	bl	400da0 <warnx@plt>
  401474:	mov	w0, #0x1                   	// #1
  401478:	bl	400c50 <_exit@plt>
  40147c:	bl	400d60 <warn@plt>
  401480:	mov	w0, #0x1                   	// #1
  401484:	bl	400c50 <_exit@plt>
  401488:	stp	x29, x30, [sp, #-64]!
  40148c:	mov	x29, sp
  401490:	stp	x19, x20, [sp, #16]
  401494:	adrp	x20, 411000 <ferror@plt+0x101d0>
  401498:	add	x20, x20, #0xdf0
  40149c:	stp	x21, x22, [sp, #32]
  4014a0:	adrp	x21, 411000 <ferror@plt+0x101d0>
  4014a4:	add	x21, x21, #0xde8
  4014a8:	sub	x20, x20, x21
  4014ac:	mov	w22, w0
  4014b0:	stp	x23, x24, [sp, #48]
  4014b4:	mov	x23, x1
  4014b8:	mov	x24, x2
  4014bc:	bl	400c10 <_exit@plt-0x40>
  4014c0:	cmp	xzr, x20, asr #3
  4014c4:	b.eq	4014f0 <ferror@plt+0x6c0>  // b.none
  4014c8:	asr	x20, x20, #3
  4014cc:	mov	x19, #0x0                   	// #0
  4014d0:	ldr	x3, [x21, x19, lsl #3]
  4014d4:	mov	x2, x24
  4014d8:	add	x19, x19, #0x1
  4014dc:	mov	x1, x23
  4014e0:	mov	w0, w22
  4014e4:	blr	x3
  4014e8:	cmp	x20, x19
  4014ec:	b.ne	4014d0 <ferror@plt+0x6a0>  // b.any
  4014f0:	ldp	x19, x20, [sp, #16]
  4014f4:	ldp	x21, x22, [sp, #32]
  4014f8:	ldp	x23, x24, [sp, #48]
  4014fc:	ldp	x29, x30, [sp], #64
  401500:	ret
  401504:	nop
  401508:	ret
  40150c:	nop
  401510:	adrp	x2, 412000 <ferror@plt+0x111d0>
  401514:	mov	x1, #0x0                   	// #0
  401518:	ldr	x2, [x2, #256]
  40151c:	b	400c90 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401520 <.fini>:
  401520:	stp	x29, x30, [sp, #-16]!
  401524:	mov	x29, sp
  401528:	ldp	x29, x30, [sp], #16
  40152c:	ret
