ARM GAS  /tmp/ccFbubBH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFbubBH.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_up_ch3;
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  68:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  69:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  70:Core/Src/stm32f4xx_hal_msp.c ****   */
  71:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  72:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 72 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFbubBH.s 			page 3


  77:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 77 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 77 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 77 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 77 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 77 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 77 3 view .LVU6
  78:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 78 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 78 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 78 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 78 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 78 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 78 3 view .LVU12
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 80 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  87:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 87 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
ARM GAS  /tmp/ccFbubBH.s 			page 4


  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_I2C_MspInit
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_I2C_MspInit:
  99              	.LVL1:
 100              	.LFB131:
  88:Core/Src/stm32f4xx_hal_msp.c **** 
  89:Core/Src/stm32f4xx_hal_msp.c **** /**
  90:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  91:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  92:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  93:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  94:Core/Src/stm32f4xx_hal_msp.c **** */
  95:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  96:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 96 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 96 1 is_stmt 0 view .LVU16
 106 0000 70B5     		push	{r4, r5, r6, lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 16
 109              		.cfi_offset 4, -16
 110              		.cfi_offset 5, -12
 111              		.cfi_offset 6, -8
 112              		.cfi_offset 14, -4
 113 0002 88B0     		sub	sp, sp, #32
 114              	.LCFI4:
 115              		.cfi_def_cfa_offset 48
  97:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 97 3 is_stmt 1 view .LVU17
 117              		.loc 1 97 20 is_stmt 0 view .LVU18
 118 0004 0023     		movs	r3, #0
 119 0006 0393     		str	r3, [sp, #12]
 120 0008 0493     		str	r3, [sp, #16]
 121 000a 0593     		str	r3, [sp, #20]
 122 000c 0693     		str	r3, [sp, #24]
 123 000e 0793     		str	r3, [sp, #28]
  98:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 124              		.loc 1 98 3 is_stmt 1 view .LVU19
 125              		.loc 1 98 10 is_stmt 0 view .LVU20
 126 0010 0268     		ldr	r2, [r0]
 127              		.loc 1 98 5 view .LVU21
 128 0012 2F4B     		ldr	r3, .L13
 129 0014 9A42     		cmp	r2, r3
 130 0016 01D0     		beq	.L10
 131              	.LVL2:
 132              	.L5:
  99:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/ccFbubBH.s 			page 5


 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 106:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 107:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 108:Core/Src/stm32f4xx_hal_msp.c ****     */
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 DMA Init */
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1_RX Init */
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Instance = DMA1_Stream0;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 131:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 132:Core/Src/stm32f4xx_hal_msp.c ****     {
 133:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 134:Core/Src/stm32f4xx_hal_msp.c ****     }
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1_TX Init */
 139:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Instance = DMA1_Stream6;
 140:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 149:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 150:Core/Src/stm32f4xx_hal_msp.c ****     {
 151:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 152:Core/Src/stm32f4xx_hal_msp.c ****     }
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  /tmp/ccFbubBH.s 			page 6


 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c ****   }
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c **** }
 133              		.loc 1 161 1 view .LVU22
 134 0018 08B0     		add	sp, sp, #32
 135              	.LCFI5:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 16
 138              		@ sp needed
 139 001a 70BD     		pop	{r4, r5, r6, pc}
 140              	.LVL3:
 141              	.L10:
 142              	.LCFI6:
 143              		.cfi_restore_state
 144              		.loc 1 161 1 view .LVU23
 145 001c 0446     		mov	r4, r0
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 104 5 is_stmt 1 view .LVU24
 147              	.LBB4:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 148              		.loc 1 104 5 view .LVU25
 149 001e 0025     		movs	r5, #0
 150 0020 0195     		str	r5, [sp, #4]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 151              		.loc 1 104 5 view .LVU26
 152 0022 2C4E     		ldr	r6, .L13+4
 153 0024 336B     		ldr	r3, [r6, #48]
 154 0026 43F00203 		orr	r3, r3, #2
 155 002a 3363     		str	r3, [r6, #48]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 156              		.loc 1 104 5 view .LVU27
 157 002c 336B     		ldr	r3, [r6, #48]
 158 002e 03F00203 		and	r3, r3, #2
 159 0032 0193     		str	r3, [sp, #4]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 160              		.loc 1 104 5 view .LVU28
 161 0034 019B     		ldr	r3, [sp, #4]
 162              	.LBE4:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 163              		.loc 1 104 5 view .LVU29
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 164              		.loc 1 109 5 view .LVU30
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 165              		.loc 1 109 25 is_stmt 0 view .LVU31
 166 0036 4FF44073 		mov	r3, #768
 167 003a 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 110 5 is_stmt 1 view .LVU32
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 110 26 is_stmt 0 view .LVU33
 170 003c 1223     		movs	r3, #18
 171 003e 0493     		str	r3, [sp, #16]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 172              		.loc 1 111 5 is_stmt 1 view .LVU34
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
ARM GAS  /tmp/ccFbubBH.s 			page 7


 173              		.loc 1 112 5 view .LVU35
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 174              		.loc 1 112 27 is_stmt 0 view .LVU36
 175 0040 0323     		movs	r3, #3
 176 0042 0693     		str	r3, [sp, #24]
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 113 5 is_stmt 1 view .LVU37
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178              		.loc 1 113 31 is_stmt 0 view .LVU38
 179 0044 0423     		movs	r3, #4
 180 0046 0793     		str	r3, [sp, #28]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 181              		.loc 1 114 5 is_stmt 1 view .LVU39
 182 0048 03A9     		add	r1, sp, #12
 183 004a 2348     		ldr	r0, .L13+8
 184              	.LVL4:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 114 5 is_stmt 0 view .LVU40
 186 004c FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL5:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 188              		.loc 1 117 5 is_stmt 1 view .LVU41
 189              	.LBB5:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 190              		.loc 1 117 5 view .LVU42
 191 0050 0295     		str	r5, [sp, #8]
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 192              		.loc 1 117 5 view .LVU43
 193 0052 336C     		ldr	r3, [r6, #64]
 194 0054 43F40013 		orr	r3, r3, #2097152
 195 0058 3364     		str	r3, [r6, #64]
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 196              		.loc 1 117 5 view .LVU44
 197 005a 336C     		ldr	r3, [r6, #64]
 198 005c 03F40013 		and	r3, r3, #2097152
 199 0060 0293     		str	r3, [sp, #8]
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 200              		.loc 1 117 5 view .LVU45
 201 0062 029B     		ldr	r3, [sp, #8]
 202              	.LBE5:
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 203              		.loc 1 117 5 view .LVU46
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 204              		.loc 1 121 5 view .LVU47
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 205              		.loc 1 121 27 is_stmt 0 view .LVU48
 206 0064 1D48     		ldr	r0, .L13+12
 207 0066 1E4B     		ldr	r3, .L13+16
 208 0068 0360     		str	r3, [r0]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 209              		.loc 1 122 5 is_stmt 1 view .LVU49
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 210              		.loc 1 122 31 is_stmt 0 view .LVU50
 211 006a 4FF00073 		mov	r3, #33554432
 212 006e 4360     		str	r3, [r0, #4]
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 213              		.loc 1 123 5 is_stmt 1 view .LVU51
ARM GAS  /tmp/ccFbubBH.s 			page 8


 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 214              		.loc 1 123 33 is_stmt 0 view .LVU52
 215 0070 8560     		str	r5, [r0, #8]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 216              		.loc 1 124 5 is_stmt 1 view .LVU53
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 217              		.loc 1 124 33 is_stmt 0 view .LVU54
 218 0072 C560     		str	r5, [r0, #12]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 219              		.loc 1 125 5 is_stmt 1 view .LVU55
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 220              		.loc 1 125 30 is_stmt 0 view .LVU56
 221 0074 4FF48063 		mov	r3, #1024
 222 0078 0361     		str	r3, [r0, #16]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 223              		.loc 1 126 5 is_stmt 1 view .LVU57
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 224              		.loc 1 126 43 is_stmt 0 view .LVU58
 225 007a 4561     		str	r5, [r0, #20]
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 226              		.loc 1 127 5 is_stmt 1 view .LVU59
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 227              		.loc 1 127 40 is_stmt 0 view .LVU60
 228 007c 8561     		str	r5, [r0, #24]
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 229              		.loc 1 128 5 is_stmt 1 view .LVU61
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 230              		.loc 1 128 28 is_stmt 0 view .LVU62
 231 007e C561     		str	r5, [r0, #28]
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 232              		.loc 1 129 5 is_stmt 1 view .LVU63
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 233              		.loc 1 129 32 is_stmt 0 view .LVU64
 234 0080 0562     		str	r5, [r0, #32]
 130:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 235              		.loc 1 130 5 is_stmt 1 view .LVU65
 130:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 236              		.loc 1 130 32 is_stmt 0 view .LVU66
 237 0082 4562     		str	r5, [r0, #36]
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 238              		.loc 1 131 5 is_stmt 1 view .LVU67
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 239              		.loc 1 131 9 is_stmt 0 view .LVU68
 240 0084 FFF7FEFF 		bl	HAL_DMA_Init
 241              	.LVL6:
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 242              		.loc 1 131 8 view .LVU69
 243 0088 D8B9     		cbnz	r0, .L11
 244              	.L7:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 245              		.loc 1 136 5 is_stmt 1 view .LVU70
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 246              		.loc 1 136 5 view .LVU71
 247 008a 144B     		ldr	r3, .L13+12
 248 008c A363     		str	r3, [r4, #56]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 249              		.loc 1 136 5 view .LVU72
ARM GAS  /tmp/ccFbubBH.s 			page 9


 250 008e 9C63     		str	r4, [r3, #56]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 251              		.loc 1 136 5 view .LVU73
 139:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 252              		.loc 1 139 5 view .LVU74
 139:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 253              		.loc 1 139 27 is_stmt 0 view .LVU75
 254 0090 1448     		ldr	r0, .L13+20
 255 0092 154B     		ldr	r3, .L13+24
 256 0094 0360     		str	r3, [r0]
 140:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 257              		.loc 1 140 5 is_stmt 1 view .LVU76
 140:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 258              		.loc 1 140 31 is_stmt 0 view .LVU77
 259 0096 4FF00073 		mov	r3, #33554432
 260 009a 4360     		str	r3, [r0, #4]
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 261              		.loc 1 141 5 is_stmt 1 view .LVU78
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 262              		.loc 1 141 33 is_stmt 0 view .LVU79
 263 009c 4023     		movs	r3, #64
 264 009e 8360     		str	r3, [r0, #8]
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 265              		.loc 1 142 5 is_stmt 1 view .LVU80
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 266              		.loc 1 142 33 is_stmt 0 view .LVU81
 267 00a0 0023     		movs	r3, #0
 268 00a2 C360     		str	r3, [r0, #12]
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 269              		.loc 1 143 5 is_stmt 1 view .LVU82
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 270              		.loc 1 143 30 is_stmt 0 view .LVU83
 271 00a4 4FF48062 		mov	r2, #1024
 272 00a8 0261     		str	r2, [r0, #16]
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 273              		.loc 1 144 5 is_stmt 1 view .LVU84
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 274              		.loc 1 144 43 is_stmt 0 view .LVU85
 275 00aa 4361     		str	r3, [r0, #20]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 276              		.loc 1 145 5 is_stmt 1 view .LVU86
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 277              		.loc 1 145 40 is_stmt 0 view .LVU87
 278 00ac 8361     		str	r3, [r0, #24]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 279              		.loc 1 146 5 is_stmt 1 view .LVU88
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 280              		.loc 1 146 28 is_stmt 0 view .LVU89
 281 00ae C361     		str	r3, [r0, #28]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 282              		.loc 1 147 5 is_stmt 1 view .LVU90
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 283              		.loc 1 147 32 is_stmt 0 view .LVU91
 284 00b0 0362     		str	r3, [r0, #32]
 148:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 285              		.loc 1 148 5 is_stmt 1 view .LVU92
 148:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
ARM GAS  /tmp/ccFbubBH.s 			page 10


 286              		.loc 1 148 32 is_stmt 0 view .LVU93
 287 00b2 4362     		str	r3, [r0, #36]
 149:Core/Src/stm32f4xx_hal_msp.c ****     {
 288              		.loc 1 149 5 is_stmt 1 view .LVU94
 149:Core/Src/stm32f4xx_hal_msp.c ****     {
 289              		.loc 1 149 9 is_stmt 0 view .LVU95
 290 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 291              	.LVL7:
 149:Core/Src/stm32f4xx_hal_msp.c ****     {
 292              		.loc 1 149 8 view .LVU96
 293 00b8 30B9     		cbnz	r0, .L12
 294              	.L8:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 295              		.loc 1 154 5 is_stmt 1 view .LVU97
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 296              		.loc 1 154 5 view .LVU98
 297 00ba 0A4B     		ldr	r3, .L13+20
 298 00bc 6363     		str	r3, [r4, #52]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 299              		.loc 1 154 5 view .LVU99
 300 00be 9C63     		str	r4, [r3, #56]
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 301              		.loc 1 154 5 view .LVU100
 302              		.loc 1 161 1 is_stmt 0 view .LVU101
 303 00c0 AAE7     		b	.L5
 304              	.L11:
 133:Core/Src/stm32f4xx_hal_msp.c ****     }
 305              		.loc 1 133 7 is_stmt 1 view .LVU102
 306 00c2 FFF7FEFF 		bl	Error_Handler
 307              	.LVL8:
 308 00c6 E0E7     		b	.L7
 309              	.L12:
 151:Core/Src/stm32f4xx_hal_msp.c ****     }
 310              		.loc 1 151 7 view .LVU103
 311 00c8 FFF7FEFF 		bl	Error_Handler
 312              	.LVL9:
 313 00cc F5E7     		b	.L8
 314              	.L14:
 315 00ce 00BF     		.align	2
 316              	.L13:
 317 00d0 00540040 		.word	1073763328
 318 00d4 00380240 		.word	1073887232
 319 00d8 00040240 		.word	1073873920
 320 00dc 00000000 		.word	hdma_i2c1_rx
 321 00e0 10600240 		.word	1073897488
 322 00e4 00000000 		.word	hdma_i2c1_tx
 323 00e8 A0600240 		.word	1073897632
 324              		.cfi_endproc
 325              	.LFE131:
 327              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_I2C_MspDeInit
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 334              	HAL_I2C_MspDeInit:
 335              	.LVL10:
ARM GAS  /tmp/ccFbubBH.s 			page 11


 336              	.LFB132:
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** /**
 164:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 165:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 166:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 167:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 168:Core/Src/stm32f4xx_hal_msp.c **** */
 169:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 170:Core/Src/stm32f4xx_hal_msp.c **** {
 337              		.loc 1 170 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		.loc 1 170 1 is_stmt 0 view .LVU105
 342 0000 38B5     		push	{r3, r4, r5, lr}
 343              	.LCFI7:
 344              		.cfi_def_cfa_offset 16
 345              		.cfi_offset 3, -16
 346              		.cfi_offset 4, -12
 347              		.cfi_offset 5, -8
 348              		.cfi_offset 14, -4
 171:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 349              		.loc 1 171 3 is_stmt 1 view .LVU106
 350              		.loc 1 171 10 is_stmt 0 view .LVU107
 351 0002 0268     		ldr	r2, [r0]
 352              		.loc 1 171 5 view .LVU108
 353 0004 0D4B     		ldr	r3, .L19
 354 0006 9A42     		cmp	r2, r3
 355 0008 00D0     		beq	.L18
 356              	.LVL11:
 357              	.L15:
 172:Core/Src/stm32f4xx_hal_msp.c ****   {
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 180:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 181:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 182:Core/Src/stm32f4xx_hal_msp.c ****     */
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****     /* I2C1 DMA DeInit */
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c ****   }
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c **** }
 358              		.loc 1 195 1 view .LVU109
ARM GAS  /tmp/ccFbubBH.s 			page 12


 359 000a 38BD     		pop	{r3, r4, r5, pc}
 360              	.LVL12:
 361              	.L18:
 362              		.loc 1 195 1 view .LVU110
 363 000c 0446     		mov	r4, r0
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 364              		.loc 1 177 5 is_stmt 1 view .LVU111
 365 000e 0C4A     		ldr	r2, .L19+4
 366 0010 136C     		ldr	r3, [r2, #64]
 367 0012 23F40013 		bic	r3, r3, #2097152
 368 0016 1364     		str	r3, [r2, #64]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 369              		.loc 1 183 5 view .LVU112
 370 0018 0A4D     		ldr	r5, .L19+8
 371 001a 4FF48071 		mov	r1, #256
 372 001e 2846     		mov	r0, r5
 373              	.LVL13:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 374              		.loc 1 183 5 is_stmt 0 view .LVU113
 375 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 376              	.LVL14:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 185 5 is_stmt 1 view .LVU114
 378 0024 4FF40071 		mov	r1, #512
 379 0028 2846     		mov	r0, r5
 380 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 381              	.LVL15:
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 382              		.loc 1 188 5 view .LVU115
 383 002e A06B     		ldr	r0, [r4, #56]
 384 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 385              	.LVL16:
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 386              		.loc 1 189 5 view .LVU116
 387 0034 606B     		ldr	r0, [r4, #52]
 388 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 389              	.LVL17:
 390              		.loc 1 195 1 is_stmt 0 view .LVU117
 391 003a E6E7     		b	.L15
 392              	.L20:
 393              		.align	2
 394              	.L19:
 395 003c 00540040 		.word	1073763328
 396 0040 00380240 		.word	1073887232
 397 0044 00040240 		.word	1073873920
 398              		.cfi_endproc
 399              	.LFE132:
 401              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 402              		.align	1
 403              		.global	HAL_TIM_Base_MspInit
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	HAL_TIM_Base_MspInit:
 409              	.LVL18:
 410              	.LFB133:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFbubBH.s 			page 13


 197:Core/Src/stm32f4xx_hal_msp.c **** /**
 198:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 199:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 200:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 201:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 202:Core/Src/stm32f4xx_hal_msp.c **** */
 203:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 204:Core/Src/stm32f4xx_hal_msp.c **** {
 411              		.loc 1 204 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 8
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		.loc 1 204 1 is_stmt 0 view .LVU119
 416 0000 10B5     		push	{r4, lr}
 417              	.LCFI8:
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 4, -8
 420              		.cfi_offset 14, -4
 421 0002 82B0     		sub	sp, sp, #8
 422              	.LCFI9:
 423              		.cfi_def_cfa_offset 16
 205:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 424              		.loc 1 205 3 is_stmt 1 view .LVU120
 425              		.loc 1 205 15 is_stmt 0 view .LVU121
 426 0004 0368     		ldr	r3, [r0]
 427              		.loc 1 205 5 view .LVU122
 428 0006 B3F1804F 		cmp	r3, #1073741824
 429 000a 04D0     		beq	.L26
 206:Core/Src/stm32f4xx_hal_msp.c ****   {
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 210:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 DMA Init */
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2_UP_CH3 Init */
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 223:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 225:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 226:Core/Src/stm32f4xx_hal_msp.c ****     {
 227:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 228:Core/Src/stm32f4xx_hal_msp.c ****     }
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 231:Core/Src/stm32f4xx_hal_msp.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 233:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 234:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFbubBH.s 			page 14


 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 238:Core/Src/stm32f4xx_hal_msp.c ****   }
 239:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 430              		.loc 1 239 8 is_stmt 1 view .LVU123
 431              		.loc 1 239 10 is_stmt 0 view .LVU124
 432 000c 1F4A     		ldr	r2, .L29
 433 000e 9342     		cmp	r3, r2
 434 0010 2FD0     		beq	.L27
 435              	.LVL19:
 436              	.L21:
 240:Core/Src/stm32f4xx_hal_msp.c ****   {
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 245:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c ****   }
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c **** }
 437              		.loc 1 251 1 view .LVU125
 438 0012 02B0     		add	sp, sp, #8
 439              	.LCFI10:
 440              		.cfi_remember_state
 441              		.cfi_def_cfa_offset 8
 442              		@ sp needed
 443 0014 10BD     		pop	{r4, pc}
 444              	.LVL20:
 445              	.L26:
 446              	.LCFI11:
 447              		.cfi_restore_state
 448              		.loc 1 251 1 view .LVU126
 449 0016 0446     		mov	r4, r0
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 450              		.loc 1 211 5 is_stmt 1 view .LVU127
 451              	.LBB6:
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 452              		.loc 1 211 5 view .LVU128
 453 0018 0023     		movs	r3, #0
 454 001a 0093     		str	r3, [sp]
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 455              		.loc 1 211 5 view .LVU129
 456 001c 1C4A     		ldr	r2, .L29+4
 457 001e 116C     		ldr	r1, [r2, #64]
 458 0020 41F00101 		orr	r1, r1, #1
 459 0024 1164     		str	r1, [r2, #64]
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 460              		.loc 1 211 5 view .LVU130
 461 0026 126C     		ldr	r2, [r2, #64]
 462 0028 02F00102 		and	r2, r2, #1
 463 002c 0092     		str	r2, [sp]
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 464              		.loc 1 211 5 view .LVU131
ARM GAS  /tmp/ccFbubBH.s 			page 15


 465 002e 009A     		ldr	r2, [sp]
 466              	.LBE6:
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 467              		.loc 1 211 5 view .LVU132
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 468              		.loc 1 215 5 view .LVU133
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 469              		.loc 1 215 31 is_stmt 0 view .LVU134
 470 0030 1848     		ldr	r0, .L29+8
 471              	.LVL21:
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 472              		.loc 1 215 31 view .LVU135
 473 0032 194A     		ldr	r2, .L29+12
 474 0034 0260     		str	r2, [r0]
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 475              		.loc 1 216 5 is_stmt 1 view .LVU136
 216:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 476              		.loc 1 216 35 is_stmt 0 view .LVU137
 477 0036 4FF0C062 		mov	r2, #100663296
 478 003a 4260     		str	r2, [r0, #4]
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 479              		.loc 1 217 5 is_stmt 1 view .LVU138
 217:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 480              		.loc 1 217 37 is_stmt 0 view .LVU139
 481 003c 4022     		movs	r2, #64
 482 003e 8260     		str	r2, [r0, #8]
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 483              		.loc 1 218 5 is_stmt 1 view .LVU140
 218:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 484              		.loc 1 218 37 is_stmt 0 view .LVU141
 485 0040 C360     		str	r3, [r0, #12]
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 486              		.loc 1 219 5 is_stmt 1 view .LVU142
 219:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 487              		.loc 1 219 34 is_stmt 0 view .LVU143
 488 0042 4FF48062 		mov	r2, #1024
 489 0046 0261     		str	r2, [r0, #16]
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 490              		.loc 1 220 5 is_stmt 1 view .LVU144
 220:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 491              		.loc 1 220 47 is_stmt 0 view .LVU145
 492 0048 4FF48052 		mov	r2, #4096
 493 004c 4261     		str	r2, [r0, #20]
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 494              		.loc 1 221 5 is_stmt 1 view .LVU146
 221:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 495              		.loc 1 221 44 is_stmt 0 view .LVU147
 496 004e 4FF48042 		mov	r2, #16384
 497 0052 8261     		str	r2, [r0, #24]
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 498              		.loc 1 222 5 is_stmt 1 view .LVU148
 222:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 499              		.loc 1 222 32 is_stmt 0 view .LVU149
 500 0054 C361     		str	r3, [r0, #28]
 223:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 501              		.loc 1 223 5 is_stmt 1 view .LVU150
 223:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /tmp/ccFbubBH.s 			page 16


 502              		.loc 1 223 36 is_stmt 0 view .LVU151
 503 0056 0362     		str	r3, [r0, #32]
 224:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 504              		.loc 1 224 5 is_stmt 1 view .LVU152
 224:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 505              		.loc 1 224 36 is_stmt 0 view .LVU153
 506 0058 4362     		str	r3, [r0, #36]
 225:Core/Src/stm32f4xx_hal_msp.c ****     {
 507              		.loc 1 225 5 is_stmt 1 view .LVU154
 225:Core/Src/stm32f4xx_hal_msp.c ****     {
 508              		.loc 1 225 9 is_stmt 0 view .LVU155
 509 005a FFF7FEFF 		bl	HAL_DMA_Init
 510              	.LVL22:
 225:Core/Src/stm32f4xx_hal_msp.c ****     {
 511              		.loc 1 225 8 view .LVU156
 512 005e 28B9     		cbnz	r0, .L28
 513              	.L23:
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 514              		.loc 1 232 5 is_stmt 1 view .LVU157
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 515              		.loc 1 232 5 view .LVU158
 516 0060 0C4B     		ldr	r3, .L29+8
 517 0062 2362     		str	r3, [r4, #32]
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 518              		.loc 1 232 5 view .LVU159
 519 0064 9C63     		str	r4, [r3, #56]
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 520              		.loc 1 232 5 view .LVU160
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 521              		.loc 1 233 5 view .LVU161
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 522              		.loc 1 233 5 view .LVU162
 523 0066 E362     		str	r3, [r4, #44]
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 524              		.loc 1 233 5 view .LVU163
 525 0068 9C63     		str	r4, [r3, #56]
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 526              		.loc 1 233 5 view .LVU164
 527 006a D2E7     		b	.L21
 528              	.L28:
 227:Core/Src/stm32f4xx_hal_msp.c ****     }
 529              		.loc 1 227 7 view .LVU165
 530 006c FFF7FEFF 		bl	Error_Handler
 531              	.LVL23:
 532 0070 F6E7     		b	.L23
 533              	.LVL24:
 534              	.L27:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 535              		.loc 1 245 5 view .LVU166
 536              	.LBB7:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 537              		.loc 1 245 5 view .LVU167
 538 0072 0023     		movs	r3, #0
 539 0074 0193     		str	r3, [sp, #4]
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 540              		.loc 1 245 5 view .LVU168
 541 0076 064B     		ldr	r3, .L29+4
ARM GAS  /tmp/ccFbubBH.s 			page 17


 542 0078 1A6C     		ldr	r2, [r3, #64]
 543 007a 42F00202 		orr	r2, r2, #2
 544 007e 1A64     		str	r2, [r3, #64]
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 545              		.loc 1 245 5 view .LVU169
 546 0080 1B6C     		ldr	r3, [r3, #64]
 547 0082 03F00203 		and	r3, r3, #2
 548 0086 0193     		str	r3, [sp, #4]
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 549              		.loc 1 245 5 view .LVU170
 550 0088 019B     		ldr	r3, [sp, #4]
 551              	.LBE7:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 552              		.loc 1 245 5 view .LVU171
 553              		.loc 1 251 1 is_stmt 0 view .LVU172
 554 008a C2E7     		b	.L21
 555              	.L30:
 556              		.align	2
 557              	.L29:
 558 008c 00040040 		.word	1073742848
 559 0090 00380240 		.word	1073887232
 560 0094 00000000 		.word	hdma_tim2_up_ch3
 561 0098 28600240 		.word	1073897512
 562              		.cfi_endproc
 563              	.LFE133:
 565              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 566              		.align	1
 567              		.global	HAL_TIM_MspPostInit
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 572              	HAL_TIM_MspPostInit:
 573              	.LVL25:
 574              	.LFB134:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 254:Core/Src/stm32f4xx_hal_msp.c **** {
 575              		.loc 1 254 1 is_stmt 1 view -0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 24
 578              		@ frame_needed = 0, uses_anonymous_args = 0
 579              		.loc 1 254 1 is_stmt 0 view .LVU174
 580 0000 00B5     		push	{lr}
 581              	.LCFI12:
 582              		.cfi_def_cfa_offset 4
 583              		.cfi_offset 14, -4
 584 0002 87B0     		sub	sp, sp, #28
 585              	.LCFI13:
 586              		.cfi_def_cfa_offset 32
 255:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 587              		.loc 1 255 3 is_stmt 1 view .LVU175
 588              		.loc 1 255 20 is_stmt 0 view .LVU176
 589 0004 0023     		movs	r3, #0
 590 0006 0193     		str	r3, [sp, #4]
 591 0008 0293     		str	r3, [sp, #8]
 592 000a 0393     		str	r3, [sp, #12]
 593 000c 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccFbubBH.s 			page 18


 594 000e 0593     		str	r3, [sp, #20]
 256:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 595              		.loc 1 256 3 is_stmt 1 view .LVU177
 596              		.loc 1 256 10 is_stmt 0 view .LVU178
 597 0010 0368     		ldr	r3, [r0]
 598              		.loc 1 256 5 view .LVU179
 599 0012 B3F1804F 		cmp	r3, #1073741824
 600 0016 02D0     		beq	.L34
 601              	.LVL26:
 602              	.L31:
 257:Core/Src/stm32f4xx_hal_msp.c ****   {
 258:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 263:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 264:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> TIM2_CH3
 265:Core/Src/stm32f4xx_hal_msp.c ****     */
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 270:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 276:Core/Src/stm32f4xx_hal_msp.c ****   }
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c **** }
 603              		.loc 1 278 1 view .LVU180
 604 0018 07B0     		add	sp, sp, #28
 605              	.LCFI14:
 606              		.cfi_remember_state
 607              		.cfi_def_cfa_offset 4
 608              		@ sp needed
 609 001a 5DF804FB 		ldr	pc, [sp], #4
 610              	.LVL27:
 611              	.L34:
 612              	.LCFI15:
 613              		.cfi_restore_state
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 614              		.loc 1 262 5 is_stmt 1 view .LVU181
 615              	.LBB8:
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 616              		.loc 1 262 5 view .LVU182
 617 001e 0023     		movs	r3, #0
 618 0020 0093     		str	r3, [sp]
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 619              		.loc 1 262 5 view .LVU183
 620 0022 0B4B     		ldr	r3, .L35
 621 0024 1A6B     		ldr	r2, [r3, #48]
 622 0026 42F00202 		orr	r2, r2, #2
 623 002a 1A63     		str	r2, [r3, #48]
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
ARM GAS  /tmp/ccFbubBH.s 			page 19


 624              		.loc 1 262 5 view .LVU184
 625 002c 1B6B     		ldr	r3, [r3, #48]
 626 002e 03F00203 		and	r3, r3, #2
 627 0032 0093     		str	r3, [sp]
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 628              		.loc 1 262 5 view .LVU185
 629 0034 009B     		ldr	r3, [sp]
 630              	.LBE8:
 262:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 631              		.loc 1 262 5 view .LVU186
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632              		.loc 1 266 5 view .LVU187
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 633              		.loc 1 266 25 is_stmt 0 view .LVU188
 634 0036 4FF48063 		mov	r3, #1024
 635 003a 0193     		str	r3, [sp, #4]
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 636              		.loc 1 267 5 is_stmt 1 view .LVU189
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 637              		.loc 1 267 26 is_stmt 0 view .LVU190
 638 003c 0223     		movs	r3, #2
 639 003e 0293     		str	r3, [sp, #8]
 268:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 640              		.loc 1 268 5 is_stmt 1 view .LVU191
 269:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 641              		.loc 1 269 5 view .LVU192
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 642              		.loc 1 270 5 view .LVU193
 270:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 643              		.loc 1 270 31 is_stmt 0 view .LVU194
 644 0040 0123     		movs	r3, #1
 645 0042 0593     		str	r3, [sp, #20]
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 646              		.loc 1 271 5 is_stmt 1 view .LVU195
 647 0044 01A9     		add	r1, sp, #4
 648 0046 0348     		ldr	r0, .L35+4
 649              	.LVL28:
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 650              		.loc 1 271 5 is_stmt 0 view .LVU196
 651 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 652              	.LVL29:
 653              		.loc 1 278 1 view .LVU197
 654 004c E4E7     		b	.L31
 655              	.L36:
 656 004e 00BF     		.align	2
 657              	.L35:
 658 0050 00380240 		.word	1073887232
 659 0054 00040240 		.word	1073873920
 660              		.cfi_endproc
 661              	.LFE134:
 663              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 664              		.align	1
 665              		.global	HAL_TIM_Base_MspDeInit
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 670              	HAL_TIM_Base_MspDeInit:
ARM GAS  /tmp/ccFbubBH.s 			page 20


 671              	.LVL30:
 672              	.LFB135:
 279:Core/Src/stm32f4xx_hal_msp.c **** /**
 280:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 281:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 282:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 283:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 284:Core/Src/stm32f4xx_hal_msp.c **** */
 285:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 286:Core/Src/stm32f4xx_hal_msp.c **** {
 673              		.loc 1 286 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 287:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 677              		.loc 1 287 3 view .LVU199
 678              		.loc 1 287 15 is_stmt 0 view .LVU200
 679 0000 0368     		ldr	r3, [r0]
 680              		.loc 1 287 5 view .LVU201
 681 0002 B3F1804F 		cmp	r3, #1073741824
 682 0006 03D0     		beq	.L44
 288:Core/Src/stm32f4xx_hal_msp.c ****   {
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 292:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 293:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 295:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 296:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c ****   }
 302:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 683              		.loc 1 302 8 is_stmt 1 view .LVU202
 684              		.loc 1 302 10 is_stmt 0 view .LVU203
 685 0008 0C4A     		ldr	r2, .L46
 686 000a 9342     		cmp	r3, r2
 687 000c 0ED0     		beq	.L45
 688 000e 7047     		bx	lr
 689              	.L44:
 286:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 690              		.loc 1 286 1 view .LVU204
 691 0010 10B5     		push	{r4, lr}
 692              	.LCFI16:
 693              		.cfi_def_cfa_offset 8
 694              		.cfi_offset 4, -8
 695              		.cfi_offset 14, -4
 696 0012 0446     		mov	r4, r0
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 697              		.loc 1 293 5 is_stmt 1 view .LVU205
 698 0014 0A4A     		ldr	r2, .L46+4
 699 0016 136C     		ldr	r3, [r2, #64]
 700 0018 23F00103 		bic	r3, r3, #1
 701 001c 1364     		str	r3, [r2, #64]
ARM GAS  /tmp/ccFbubBH.s 			page 21


 296:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 702              		.loc 1 296 5 view .LVU206
 703 001e 006A     		ldr	r0, [r0, #32]
 704              	.LVL31:
 296:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC3]);
 705              		.loc 1 296 5 is_stmt 0 view .LVU207
 706 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 707              	.LVL32:
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 708              		.loc 1 297 5 is_stmt 1 view .LVU208
 709 0024 E06A     		ldr	r0, [r4, #44]
 710 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 711              	.LVL33:
 303:Core/Src/stm32f4xx_hal_msp.c ****   {
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 307:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 310:Core/Src/stm32f4xx_hal_msp.c **** 
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 312:Core/Src/stm32f4xx_hal_msp.c ****   }
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c **** }
 712              		.loc 1 314 1 is_stmt 0 view .LVU209
 713 002a 10BD     		pop	{r4, pc}
 714              	.LVL34:
 715              	.L45:
 716              	.LCFI17:
 717              		.cfi_def_cfa_offset 0
 718              		.cfi_restore 4
 719              		.cfi_restore 14
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 720              		.loc 1 308 5 is_stmt 1 view .LVU210
 721 002c 02F50D32 		add	r2, r2, #144384
 722 0030 136C     		ldr	r3, [r2, #64]
 723 0032 23F00203 		bic	r3, r3, #2
 724 0036 1364     		str	r3, [r2, #64]
 725              		.loc 1 314 1 is_stmt 0 view .LVU211
 726 0038 7047     		bx	lr
 727              	.L47:
 728 003a 00BF     		.align	2
 729              	.L46:
 730 003c 00040040 		.word	1073742848
 731 0040 00380240 		.word	1073887232
 732              		.cfi_endproc
 733              	.LFE135:
 735              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 736              		.align	1
 737              		.global	HAL_UART_MspInit
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 742              	HAL_UART_MspInit:
 743              	.LVL35:
 744              	.LFB136:
ARM GAS  /tmp/ccFbubBH.s 			page 22


 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c **** /**
 317:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 318:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 319:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 320:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 321:Core/Src/stm32f4xx_hal_msp.c **** */
 322:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 323:Core/Src/stm32f4xx_hal_msp.c **** {
 745              		.loc 1 323 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 40
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749              		.loc 1 323 1 is_stmt 0 view .LVU213
 750 0000 10B5     		push	{r4, lr}
 751              	.LCFI18:
 752              		.cfi_def_cfa_offset 8
 753              		.cfi_offset 4, -8
 754              		.cfi_offset 14, -4
 755 0002 8AB0     		sub	sp, sp, #40
 756              	.LCFI19:
 757              		.cfi_def_cfa_offset 48
 324:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 758              		.loc 1 324 3 is_stmt 1 view .LVU214
 759              		.loc 1 324 20 is_stmt 0 view .LVU215
 760 0004 0023     		movs	r3, #0
 761 0006 0593     		str	r3, [sp, #20]
 762 0008 0693     		str	r3, [sp, #24]
 763 000a 0793     		str	r3, [sp, #28]
 764 000c 0893     		str	r3, [sp, #32]
 765 000e 0993     		str	r3, [sp, #36]
 325:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 766              		.loc 1 325 3 is_stmt 1 view .LVU216
 767              		.loc 1 325 11 is_stmt 0 view .LVU217
 768 0010 0368     		ldr	r3, [r0]
 769              		.loc 1 325 5 view .LVU218
 770 0012 2B4A     		ldr	r2, .L54
 771 0014 9342     		cmp	r3, r2
 772 0016 04D0     		beq	.L52
 326:Core/Src/stm32f4xx_hal_msp.c ****   {
 327:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 330:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 331:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 334:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 335:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 336:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 337:Core/Src/stm32f4xx_hal_msp.c ****     */
 338:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 339:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 342:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 343:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccFbubBH.s 			page 23


 344:Core/Src/stm32f4xx_hal_msp.c **** 
 345:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 346:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 347:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 348:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 351:Core/Src/stm32f4xx_hal_msp.c ****   }
 352:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 773              		.loc 1 352 8 is_stmt 1 view .LVU219
 774              		.loc 1 352 10 is_stmt 0 view .LVU220
 775 0018 2A4A     		ldr	r2, .L54+4
 776 001a 9342     		cmp	r3, r2
 777 001c 2DD0     		beq	.L53
 778              	.LVL36:
 779              	.L48:
 353:Core/Src/stm32f4xx_hal_msp.c ****   {
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 358:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 359:Core/Src/stm32f4xx_hal_msp.c **** 
 360:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 361:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 362:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 363:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 364:Core/Src/stm32f4xx_hal_msp.c ****     */
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 369:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 370:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 372:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 373:Core/Src/stm32f4xx_hal_msp.c **** 
 374:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 375:Core/Src/stm32f4xx_hal_msp.c ****   }
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 377:Core/Src/stm32f4xx_hal_msp.c **** }
 780              		.loc 1 377 1 view .LVU221
 781 001e 0AB0     		add	sp, sp, #40
 782              	.LCFI20:
 783              		.cfi_remember_state
 784              		.cfi_def_cfa_offset 8
 785              		@ sp needed
 786 0020 10BD     		pop	{r4, pc}
 787              	.LVL37:
 788              	.L52:
 789              	.LCFI21:
 790              		.cfi_restore_state
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 791              		.loc 1 331 5 is_stmt 1 view .LVU222
 792              	.LBB9:
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 793              		.loc 1 331 5 view .LVU223
ARM GAS  /tmp/ccFbubBH.s 			page 24


 794 0022 0024     		movs	r4, #0
 795 0024 0194     		str	r4, [sp, #4]
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 796              		.loc 1 331 5 view .LVU224
 797 0026 284B     		ldr	r3, .L54+8
 798 0028 5A6C     		ldr	r2, [r3, #68]
 799 002a 42F01002 		orr	r2, r2, #16
 800 002e 5A64     		str	r2, [r3, #68]
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 801              		.loc 1 331 5 view .LVU225
 802 0030 5A6C     		ldr	r2, [r3, #68]
 803 0032 02F01002 		and	r2, r2, #16
 804 0036 0192     		str	r2, [sp, #4]
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 805              		.loc 1 331 5 view .LVU226
 806 0038 019A     		ldr	r2, [sp, #4]
 807              	.LBE9:
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 808              		.loc 1 331 5 view .LVU227
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 809              		.loc 1 333 5 view .LVU228
 810              	.LBB10:
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 811              		.loc 1 333 5 view .LVU229
 812 003a 0294     		str	r4, [sp, #8]
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 813              		.loc 1 333 5 view .LVU230
 814 003c 1A6B     		ldr	r2, [r3, #48]
 815 003e 42F00102 		orr	r2, r2, #1
 816 0042 1A63     		str	r2, [r3, #48]
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 817              		.loc 1 333 5 view .LVU231
 818 0044 1B6B     		ldr	r3, [r3, #48]
 819 0046 03F00103 		and	r3, r3, #1
 820 004a 0293     		str	r3, [sp, #8]
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 821              		.loc 1 333 5 view .LVU232
 822 004c 029B     		ldr	r3, [sp, #8]
 823              	.LBE10:
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 824              		.loc 1 333 5 view .LVU233
 338:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 825              		.loc 1 338 5 view .LVU234
 338:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 826              		.loc 1 338 25 is_stmt 0 view .LVU235
 827 004e 4FF4C063 		mov	r3, #1536
 828 0052 0593     		str	r3, [sp, #20]
 339:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 829              		.loc 1 339 5 is_stmt 1 view .LVU236
 339:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 830              		.loc 1 339 26 is_stmt 0 view .LVU237
 831 0054 0223     		movs	r3, #2
 832 0056 0693     		str	r3, [sp, #24]
 340:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 833              		.loc 1 340 5 is_stmt 1 view .LVU238
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 834              		.loc 1 341 5 view .LVU239
ARM GAS  /tmp/ccFbubBH.s 			page 25


 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 835              		.loc 1 341 27 is_stmt 0 view .LVU240
 836 0058 0323     		movs	r3, #3
 837 005a 0893     		str	r3, [sp, #32]
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 838              		.loc 1 342 5 is_stmt 1 view .LVU241
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 839              		.loc 1 342 31 is_stmt 0 view .LVU242
 840 005c 0723     		movs	r3, #7
 841 005e 0993     		str	r3, [sp, #36]
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 842              		.loc 1 343 5 is_stmt 1 view .LVU243
 843 0060 05A9     		add	r1, sp, #20
 844 0062 1A48     		ldr	r0, .L54+12
 845              	.LVL38:
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 846              		.loc 1 343 5 is_stmt 0 view .LVU244
 847 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 848              	.LVL39:
 346:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 849              		.loc 1 346 5 is_stmt 1 view .LVU245
 850 0068 2246     		mov	r2, r4
 851 006a 2146     		mov	r1, r4
 852 006c 2520     		movs	r0, #37
 853 006e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 854              	.LVL40:
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 855              		.loc 1 347 5 view .LVU246
 856 0072 2520     		movs	r0, #37
 857 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 858              	.LVL41:
 859 0078 D1E7     		b	.L48
 860              	.LVL42:
 861              	.L53:
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 862              		.loc 1 358 5 view .LVU247
 863              	.LBB11:
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 864              		.loc 1 358 5 view .LVU248
 865 007a 0021     		movs	r1, #0
 866 007c 0391     		str	r1, [sp, #12]
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 867              		.loc 1 358 5 view .LVU249
 868 007e 124B     		ldr	r3, .L54+8
 869 0080 1A6C     		ldr	r2, [r3, #64]
 870 0082 42F40032 		orr	r2, r2, #131072
 871 0086 1A64     		str	r2, [r3, #64]
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 872              		.loc 1 358 5 view .LVU250
 873 0088 1A6C     		ldr	r2, [r3, #64]
 874 008a 02F40032 		and	r2, r2, #131072
 875 008e 0392     		str	r2, [sp, #12]
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 876              		.loc 1 358 5 view .LVU251
 877 0090 039A     		ldr	r2, [sp, #12]
 878              	.LBE11:
 358:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccFbubBH.s 			page 26


 879              		.loc 1 358 5 view .LVU252
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 880              		.loc 1 360 5 view .LVU253
 881              	.LBB12:
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 882              		.loc 1 360 5 view .LVU254
 883 0092 0491     		str	r1, [sp, #16]
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 884              		.loc 1 360 5 view .LVU255
 885 0094 1A6B     		ldr	r2, [r3, #48]
 886 0096 42F00102 		orr	r2, r2, #1
 887 009a 1A63     		str	r2, [r3, #48]
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 888              		.loc 1 360 5 view .LVU256
 889 009c 1B6B     		ldr	r3, [r3, #48]
 890 009e 03F00103 		and	r3, r3, #1
 891 00a2 0493     		str	r3, [sp, #16]
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 892              		.loc 1 360 5 view .LVU257
 893 00a4 049B     		ldr	r3, [sp, #16]
 894              	.LBE12:
 360:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 895              		.loc 1 360 5 view .LVU258
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 896              		.loc 1 365 5 view .LVU259
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 897              		.loc 1 365 25 is_stmt 0 view .LVU260
 898 00a6 0C23     		movs	r3, #12
 899 00a8 0593     		str	r3, [sp, #20]
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 900              		.loc 1 366 5 is_stmt 1 view .LVU261
 366:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 901              		.loc 1 366 26 is_stmt 0 view .LVU262
 902 00aa 0223     		movs	r3, #2
 903 00ac 0693     		str	r3, [sp, #24]
 367:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 904              		.loc 1 367 5 is_stmt 1 view .LVU263
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 905              		.loc 1 368 5 view .LVU264
 368:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 906              		.loc 1 368 27 is_stmt 0 view .LVU265
 907 00ae 0323     		movs	r3, #3
 908 00b0 0893     		str	r3, [sp, #32]
 369:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 909              		.loc 1 369 5 is_stmt 1 view .LVU266
 369:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 910              		.loc 1 369 31 is_stmt 0 view .LVU267
 911 00b2 0723     		movs	r3, #7
 912 00b4 0993     		str	r3, [sp, #36]
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 913              		.loc 1 370 5 is_stmt 1 view .LVU268
 914 00b6 05A9     		add	r1, sp, #20
 915 00b8 0448     		ldr	r0, .L54+12
 916              	.LVL43:
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 917              		.loc 1 370 5 is_stmt 0 view .LVU269
 918 00ba FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccFbubBH.s 			page 27


 919              	.LVL44:
 920              		.loc 1 377 1 view .LVU270
 921 00be AEE7     		b	.L48
 922              	.L55:
 923              		.align	2
 924              	.L54:
 925 00c0 00100140 		.word	1073811456
 926 00c4 00440040 		.word	1073759232
 927 00c8 00380240 		.word	1073887232
 928 00cc 00000240 		.word	1073872896
 929              		.cfi_endproc
 930              	.LFE136:
 932              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 933              		.align	1
 934              		.global	HAL_UART_MspDeInit
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 939              	HAL_UART_MspDeInit:
 940              	.LVL45:
 941              	.LFB137:
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 379:Core/Src/stm32f4xx_hal_msp.c **** /**
 380:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 381:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 382:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 383:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 384:Core/Src/stm32f4xx_hal_msp.c **** */
 385:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 386:Core/Src/stm32f4xx_hal_msp.c **** {
 942              		.loc 1 386 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		.loc 1 386 1 is_stmt 0 view .LVU272
 947 0000 08B5     		push	{r3, lr}
 948              	.LCFI22:
 949              		.cfi_def_cfa_offset 8
 950              		.cfi_offset 3, -8
 951              		.cfi_offset 14, -4
 387:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 952              		.loc 1 387 3 is_stmt 1 view .LVU273
 953              		.loc 1 387 11 is_stmt 0 view .LVU274
 954 0002 0368     		ldr	r3, [r0]
 955              		.loc 1 387 5 view .LVU275
 956 0004 104A     		ldr	r2, .L62
 957 0006 9342     		cmp	r3, r2
 958 0008 03D0     		beq	.L60
 388:Core/Src/stm32f4xx_hal_msp.c ****   {
 389:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 390:Core/Src/stm32f4xx_hal_msp.c **** 
 391:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 392:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 393:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 394:Core/Src/stm32f4xx_hal_msp.c **** 
 395:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 396:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
ARM GAS  /tmp/ccFbubBH.s 			page 28


 397:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 398:Core/Src/stm32f4xx_hal_msp.c ****     */
 399:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 400:Core/Src/stm32f4xx_hal_msp.c **** 
 401:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 402:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 406:Core/Src/stm32f4xx_hal_msp.c ****   }
 407:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 959              		.loc 1 407 8 is_stmt 1 view .LVU276
 960              		.loc 1 407 10 is_stmt 0 view .LVU277
 961 000a 104A     		ldr	r2, .L62+4
 962 000c 9342     		cmp	r3, r2
 963 000e 0FD0     		beq	.L61
 964              	.LVL46:
 965              	.L56:
 408:Core/Src/stm32f4xx_hal_msp.c ****   {
 409:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 411:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 412:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 413:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 414:Core/Src/stm32f4xx_hal_msp.c **** 
 415:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 416:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 417:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 418:Core/Src/stm32f4xx_hal_msp.c ****     */
 419:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 423:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 424:Core/Src/stm32f4xx_hal_msp.c ****   }
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 426:Core/Src/stm32f4xx_hal_msp.c **** }
 966              		.loc 1 426 1 view .LVU278
 967 0010 08BD     		pop	{r3, pc}
 968              	.LVL47:
 969              	.L60:
 393:Core/Src/stm32f4xx_hal_msp.c **** 
 970              		.loc 1 393 5 is_stmt 1 view .LVU279
 971 0012 02F59432 		add	r2, r2, #75776
 972 0016 536C     		ldr	r3, [r2, #68]
 973 0018 23F01003 		bic	r3, r3, #16
 974 001c 5364     		str	r3, [r2, #68]
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 975              		.loc 1 399 5 view .LVU280
 976 001e 4FF4C061 		mov	r1, #1536
 977 0022 0B48     		ldr	r0, .L62+8
 978              	.LVL48:
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 979              		.loc 1 399 5 is_stmt 0 view .LVU281
 980 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 981              	.LVL49:
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
ARM GAS  /tmp/ccFbubBH.s 			page 29


 982              		.loc 1 402 5 is_stmt 1 view .LVU282
 983 0028 2520     		movs	r0, #37
 984 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 985              	.LVL50:
 986 002e EFE7     		b	.L56
 987              	.LVL51:
 988              	.L61:
 413:Core/Src/stm32f4xx_hal_msp.c **** 
 989              		.loc 1 413 5 view .LVU283
 990 0030 02F5FA32 		add	r2, r2, #128000
 991 0034 136C     		ldr	r3, [r2, #64]
 992 0036 23F40033 		bic	r3, r3, #131072
 993 003a 1364     		str	r3, [r2, #64]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 994              		.loc 1 419 5 view .LVU284
 995 003c 0C21     		movs	r1, #12
 996 003e 0448     		ldr	r0, .L62+8
 997              	.LVL52:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 998              		.loc 1 419 5 is_stmt 0 view .LVU285
 999 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1000              	.LVL53:
 1001              		.loc 1 426 1 view .LVU286
 1002 0044 E4E7     		b	.L56
 1003              	.L63:
 1004 0046 00BF     		.align	2
 1005              	.L62:
 1006 0048 00100140 		.word	1073811456
 1007 004c 00440040 		.word	1073759232
 1008 0050 00000240 		.word	1073872896
 1009              		.cfi_endproc
 1010              	.LFE137:
 1012              		.text
 1013              	.Letext0:
 1014              		.file 2 "/home/triet/Documents/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/gcc-arm-none-eabi-10.3-
 1015              		.file 3 "/home/triet/Documents/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/gcc-arm-none-eabi-10.3-
 1016              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1017              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1018              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1019              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1020              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1021              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1022              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1023              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1024              		.file 12 "Core/Inc/main.h"
ARM GAS  /tmp/ccFbubBH.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccFbubBH.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccFbubBH.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccFbubBH.s:87     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccFbubBH.s:92     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccFbubBH.s:98     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccFbubBH.s:317    .text.HAL_I2C_MspInit:00000000000000d0 $d
     /tmp/ccFbubBH.s:328    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccFbubBH.s:334    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccFbubBH.s:395    .text.HAL_I2C_MspDeInit:000000000000003c $d
     /tmp/ccFbubBH.s:402    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccFbubBH.s:408    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccFbubBH.s:558    .text.HAL_TIM_Base_MspInit:000000000000008c $d
     /tmp/ccFbubBH.s:566    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccFbubBH.s:572    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccFbubBH.s:658    .text.HAL_TIM_MspPostInit:0000000000000050 $d
     /tmp/ccFbubBH.s:664    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccFbubBH.s:670    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccFbubBH.s:730    .text.HAL_TIM_Base_MspDeInit:000000000000003c $d
     /tmp/ccFbubBH.s:736    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccFbubBH.s:742    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccFbubBH.s:925    .text.HAL_UART_MspInit:00000000000000c0 $d
     /tmp/ccFbubBH.s:933    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccFbubBH.s:939    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccFbubBH.s:1006   .text.HAL_UART_MspDeInit:0000000000000048 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_i2c1_rx
hdma_i2c1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
hdma_tim2_up_ch3
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
