--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml x7seg.twx x7seg.ncd -o x7seg.twr x7seg.pcf -ucf x7seg.ucf

Design file:              x7seg.ncd
Physical constraint file: x7seg.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-02-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a_to_g<0>   |   13.768(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |   13.893(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |   13.777(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |   13.189(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |   13.587(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |   14.125(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |   13.458(R)|clk_BUFGP         |   0.000|
an<0>       |   11.548(R)|clk_BUFGP         |   0.000|
an<1>       |   10.500(R)|clk_BUFGP         |   0.000|
an<2>       |   11.759(R)|clk_BUFGP         |   0.000|
an<3>       |   11.412(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.063|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
x<0>           |a_to_g<0>      |    9.856|
x<0>           |a_to_g<1>      |    9.604|
x<0>           |a_to_g<2>      |    9.755|
x<0>           |a_to_g<3>      |    9.142|
x<0>           |a_to_g<4>      |    9.675|
x<0>           |a_to_g<5>      |    9.829|
x<0>           |a_to_g<6>      |    9.481|
x<0>           |an<0>          |    9.657|
x<1>           |a_to_g<0>      |   12.035|
x<1>           |a_to_g<1>      |   11.783|
x<1>           |a_to_g<2>      |   11.934|
x<1>           |a_to_g<3>      |   11.321|
x<1>           |a_to_g<4>      |   11.854|
x<1>           |a_to_g<5>      |   12.008|
x<1>           |a_to_g<6>      |   11.660|
x<1>           |an<0>          |   10.669|
x<1>           |an<1>          |    9.741|
x<2>           |a_to_g<0>      |   10.830|
x<2>           |a_to_g<1>      |   10.578|
x<2>           |a_to_g<2>      |   10.729|
x<2>           |a_to_g<3>      |   10.116|
x<2>           |a_to_g<4>      |   10.649|
x<2>           |a_to_g<5>      |   10.805|
x<2>           |a_to_g<6>      |   10.455|
x<2>           |an<0>          |    9.432|
x<2>           |an<1>          |    8.536|
x<3>           |a_to_g<0>      |   11.318|
x<3>           |a_to_g<1>      |   11.066|
x<3>           |a_to_g<2>      |   11.217|
x<3>           |a_to_g<3>      |   10.604|
x<3>           |a_to_g<4>      |   11.137|
x<3>           |a_to_g<5>      |   11.291|
x<3>           |a_to_g<6>      |   10.943|
x<3>           |an<0>          |    8.971|
x<3>           |an<1>          |    9.024|
x<4>           |a_to_g<0>      |    9.568|
x<4>           |a_to_g<1>      |    9.316|
x<4>           |a_to_g<2>      |    9.467|
x<4>           |a_to_g<3>      |    8.854|
x<4>           |a_to_g<4>      |    9.387|
x<4>           |a_to_g<5>      |    9.541|
x<4>           |a_to_g<6>      |    9.193|
x<4>           |an<0>          |   10.840|
x<4>           |an<1>          |    9.277|
x<4>           |an<2>          |    9.456|
x<5>           |a_to_g<0>      |   10.817|
x<5>           |a_to_g<1>      |   10.565|
x<5>           |a_to_g<2>      |   10.716|
x<5>           |a_to_g<3>      |   10.103|
x<5>           |a_to_g<4>      |   10.636|
x<5>           |a_to_g<5>      |   10.790|
x<5>           |a_to_g<6>      |   10.442|
x<5>           |an<0>          |   10.453|
x<5>           |an<1>          |    8.890|
x<5>           |an<2>          |    9.069|
x<5>           |an<3>          |    8.654|
x<6>           |a_to_g<0>      |   11.762|
x<6>           |a_to_g<1>      |   11.510|
x<6>           |a_to_g<2>      |   11.661|
x<6>           |a_to_g<3>      |   11.048|
x<6>           |a_to_g<4>      |   11.581|
x<6>           |a_to_g<5>      |   11.735|
x<6>           |a_to_g<6>      |   11.387|
x<6>           |an<0>          |   11.234|
x<6>           |an<1>          |    9.671|
x<6>           |an<2>          |    9.850|
x<6>           |an<3>          |    9.599|
x<7>           |a_to_g<0>      |   11.172|
x<7>           |a_to_g<1>      |   10.920|
x<7>           |a_to_g<2>      |   11.071|
x<7>           |a_to_g<3>      |   10.458|
x<7>           |a_to_g<4>      |   10.991|
x<7>           |a_to_g<5>      |   11.145|
x<7>           |a_to_g<6>      |   10.797|
x<7>           |an<0>          |   10.851|
x<7>           |an<1>          |    9.288|
x<7>           |an<2>          |    9.467|
x<7>           |an<3>          |    9.009|
---------------+---------------+---------+


Analysis completed Wed Apr 12 14:29:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



