This is a simple example of verilog implementation of single-cycle and pipelined mipsCPU

这是一个用verilog实现单周期和流水线mipsCPU的简单实例
