// Seed: 727538054
module module_0;
  always @(posedge id_1) id_1 = 1'h0;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0();
endmodule
module module_2 ();
  assign id_1 = 1 ~^ 1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg  id_5;
  module_2();
  wire id_6;
  initial begin
    if (1) begin
      if (1)
        assert (id_5);
        else begin
          if (1 == 1) begin
            id_5 <= 1'h0;
          end
        end
    end
  end
endmodule
