\hypertarget{struct_d_m_a___init_type_def}{\section{D\-M\-A\-\_\-\-Init\-Type\-Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
}


D\-M\-A Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\-\_\-dma.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527}{D\-M\-A\-\_\-\-Channel}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42}{D\-M\-A\-\_\-\-Peripheral\-Base\-Addr}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e}{D\-M\-A\-\_\-\-Memory0\-Base\-Addr}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d}{D\-M\-A\-\_\-\-D\-I\-R}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78}{D\-M\-A\-\_\-\-Buffer\-Size}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1}{D\-M\-A\-\_\-\-Peripheral\-Inc}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9}{D\-M\-A\-\_\-\-Memory\-Inc}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668}{D\-M\-A\-\_\-\-Peripheral\-Data\-Size}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6}{D\-M\-A\-\_\-\-Memory\-Data\-Size}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667}{D\-M\-A\-\_\-\-Mode}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18}{D\-M\-A\-\_\-\-Priority}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f}{D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d}{D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725}{D\-M\-A\-\_\-\-Memory\-Burst}
\item 
uint32\-\_\-t \hyperlink{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138}{D\-M\-A\-\_\-\-Peripheral\-Burst}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-M\-A Init structure definition. 

Definition at line 48 of file stm32f4xx\-\_\-dma.\-h.



\subsection{Field Documentation}
\hypertarget{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Buffer\-Size@{D\-M\-A\-\_\-\-Buffer\-Size}}
\index{D\-M\-A\-\_\-\-Buffer\-Size@{D\-M\-A\-\_\-\-Buffer\-Size}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Buffer\-Size}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Buffer\-Size}}\label{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78}
Specifies the buffer size, in data unit, of the specified Stream. The data unit is equal to the configuration set in D\-M\-A\-\_\-\-Peripheral\-Data\-Size or D\-M\-A\-\_\-\-Memory\-Data\-Size members depending in the transfer direction. 

Definition at line 63 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Channel@{D\-M\-A\-\_\-\-Channel}}
\index{D\-M\-A\-\_\-\-Channel@{D\-M\-A\-\_\-\-Channel}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Channel}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Channel}}\label{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527}
Specifies the channel used for the specified stream. This parameter can be a value of \hyperlink{group___d_m_a__channel}{D\-M\-A\-\_\-channel} 

Definition at line 50 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-D\-I\-R@{D\-M\-A\-\_\-\-D\-I\-R}}
\index{D\-M\-A\-\_\-\-D\-I\-R@{D\-M\-A\-\_\-\-D\-I\-R}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-D\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-D\-I\-R}}\label{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d}
Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \hyperlink{group___d_m_a__data__transfer__direction}{D\-M\-A\-\_\-data\-\_\-transfer\-\_\-direction} 

Definition at line 59 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode@{D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode}}
\index{D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode@{D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-F\-I\-F\-O\-Mode}}\label{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f}
Specifies if the F\-I\-F\-O mode or Direct mode will be used for the specified Stream. This parameter can be a value of \hyperlink{group___d_m_a__fifo__direct__mode}{D\-M\-A\-\_\-fifo\-\_\-direct\-\_\-mode} \begin{DoxyNote}{Note}
The Direct mode (F\-I\-F\-O mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}


Definition at line 87 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold@{D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold}}
\index{D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold@{D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-F\-I\-F\-O\-Threshold}}\label{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d}
Specifies the F\-I\-F\-O threshold level. This parameter can be a value of \hyperlink{group___d_m_a__fifo__threshold__level}{D\-M\-A\-\_\-fifo\-\_\-threshold\-\_\-level} 

Definition at line 92 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Memory0\-Base\-Addr@{D\-M\-A\-\_\-\-Memory0\-Base\-Addr}}
\index{D\-M\-A\-\_\-\-Memory0\-Base\-Addr@{D\-M\-A\-\_\-\-Memory0\-Base\-Addr}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Memory0\-Base\-Addr}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Memory0\-Base\-Addr}}\label{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e}
Specifies the memory 0 base address for D\-M\-Ay Streamx. This memory is the default memory used when double buffer mode is not enabled. 

Definition at line 55 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Memory\-Burst@{D\-M\-A\-\_\-\-Memory\-Burst}}
\index{D\-M\-A\-\_\-\-Memory\-Burst@{D\-M\-A\-\_\-\-Memory\-Burst}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Memory\-Burst}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Memory\-Burst}}\label{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725}
Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \hyperlink{group___d_m_a__memory__burst}{D\-M\-A\-\_\-memory\-\_\-burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line 95 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Memory\-Data\-Size@{D\-M\-A\-\_\-\-Memory\-Data\-Size}}
\index{D\-M\-A\-\_\-\-Memory\-Data\-Size@{D\-M\-A\-\_\-\-Memory\-Data\-Size}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Memory\-Data\-Size}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Memory\-Data\-Size}}\label{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6}
Specifies the Memory data width. This parameter can be a value of \hyperlink{group___d_m_a__memory__data__size}{D\-M\-A\-\_\-memory\-\_\-data\-\_\-size} 

Definition at line 76 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Memory\-Inc@{D\-M\-A\-\_\-\-Memory\-Inc}}
\index{D\-M\-A\-\_\-\-Memory\-Inc@{D\-M\-A\-\_\-\-Memory\-Inc}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Memory\-Inc}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Memory\-Inc}}\label{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9}
Specifies whether the memory address register should be incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__memory__incremented__mode}{D\-M\-A\-\_\-memory\-\_\-incremented\-\_\-mode} 

Definition at line 70 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Mode@{D\-M\-A\-\_\-\-Mode}}
\index{D\-M\-A\-\_\-\-Mode@{D\-M\-A\-\_\-\-Mode}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Mode}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Mode}}\label{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667}
Specifies the operation mode of the D\-M\-Ay Streamx. This parameter can be a value of \hyperlink{group___d_m_a__circular__normal__mode}{D\-M\-A\-\_\-circular\-\_\-normal\-\_\-mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}


Definition at line 79 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Peripheral\-Base\-Addr@{D\-M\-A\-\_\-\-Peripheral\-Base\-Addr}}
\index{D\-M\-A\-\_\-\-Peripheral\-Base\-Addr@{D\-M\-A\-\_\-\-Peripheral\-Base\-Addr}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Peripheral\-Base\-Addr}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Peripheral\-Base\-Addr}}\label{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42}
Specifies the peripheral base address for D\-M\-Ay Streamx. 

Definition at line 53 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Peripheral\-Burst@{D\-M\-A\-\_\-\-Peripheral\-Burst}}
\index{D\-M\-A\-\_\-\-Peripheral\-Burst@{D\-M\-A\-\_\-\-Peripheral\-Burst}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Peripheral\-Burst}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Peripheral\-Burst}}\label{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138}
Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__burst}{D\-M\-A\-\_\-peripheral\-\_\-burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line 100 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Peripheral\-Data\-Size@{D\-M\-A\-\_\-\-Peripheral\-Data\-Size}}
\index{D\-M\-A\-\_\-\-Peripheral\-Data\-Size@{D\-M\-A\-\_\-\-Peripheral\-Data\-Size}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Peripheral\-Data\-Size}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Peripheral\-Data\-Size}}\label{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668}
Specifies the Peripheral data width. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__data__size}{D\-M\-A\-\_\-peripheral\-\_\-data\-\_\-size} 

Definition at line 73 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Peripheral\-Inc@{D\-M\-A\-\_\-\-Peripheral\-Inc}}
\index{D\-M\-A\-\_\-\-Peripheral\-Inc@{D\-M\-A\-\_\-\-Peripheral\-Inc}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Peripheral\-Inc}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Peripheral\-Inc}}\label{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1}
Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \hyperlink{group___d_m_a__peripheral__incremented__mode}{D\-M\-A\-\_\-peripheral\-\_\-incremented\-\_\-mode} 

Definition at line 67 of file stm32f4xx\-\_\-dma.\-h.

\hypertarget{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18}{\index{D\-M\-A\-\_\-\-Init\-Type\-Def@{D\-M\-A\-\_\-\-Init\-Type\-Def}!D\-M\-A\-\_\-\-Priority@{D\-M\-A\-\_\-\-Priority}}
\index{D\-M\-A\-\_\-\-Priority@{D\-M\-A\-\_\-\-Priority}!DMA_InitTypeDef@{D\-M\-A\-\_\-\-Init\-Type\-Def}}
\subsubsection[{D\-M\-A\-\_\-\-Priority}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t D\-M\-A\-\_\-\-Priority}}\label{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18}
Specifies the software priority for the D\-M\-Ay Streamx. This parameter can be a value of \hyperlink{group___d_m_a__priority__level}{D\-M\-A\-\_\-priority\-\_\-level} 

Definition at line 84 of file stm32f4xx\-\_\-dma.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.\-1.\-0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f4xx__dma_8h}{stm32f4xx\-\_\-dma.\-h}\end{DoxyCompactItemize}
