target: 
    #Register Tests
    cv.sub.div8 x0, x0, x0
    cv.sub.div8 x1, x1, x1
    cv.sub.div8 x2, x2, x2
    cv.sub.div8 x8, x8, x8
    cv.sub.div8 x20, x20, x20
    cv.sub.div8 x31, x31, x31
