<stg><name>backProp<64, 8, 4></name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="64">
<![CDATA[
entry:4 %w_l_plus1_T = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_l_plus1_T"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="64">
<![CDATA[
entry:5 %C_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="64">
<![CDATA[
entry:6 %net_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="net_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="64">
<![CDATA[
entry:7 %d_activation_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_activation_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %agg_result_0_addr_18 = getelementptr i25 %agg_result_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:17 %store_ln0 = store i25 0, i3 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:18 %store_ln0 = store i25 0, i3 %agg_result_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %C_0_addr = getelementptr i25 %C_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %C_0_addr_17 = getelementptr i25 %C_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_0_addr_17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:34 %store_ln0 = store i25 0, i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:35 %store_ln0 = store i25 0, i3 %C_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %net_0_addr = getelementptr i25 %net_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="net_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %net_0_addr_17 = getelementptr i25 %net_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="net_0_addr_17"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:51 %store_ln0 = store i25 0, i3 %net_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:52 %store_ln0 = store i25 0, i3 %net_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %agg_result_0_addr_19 = getelementptr i25 %agg_result_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_19"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %agg_result_0_addr_20 = getelementptr i25 %agg_result_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_20"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:19 %store_ln0 = store i25 0, i3 %agg_result_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:20 %store_ln0 = store i25 0, i3 %agg_result_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %C_0_addr_18 = getelementptr i25 %C_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_0_addr_18"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %C_0_addr_19 = getelementptr i25 %C_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_0_addr_19"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:36 %store_ln0 = store i25 0, i3 %C_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:37 %store_ln0 = store i25 0, i3 %C_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %net_0_addr_18 = getelementptr i25 %net_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="net_0_addr_18"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %net_0_addr_19 = getelementptr i25 %net_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="net_0_addr_19"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:53 %store_ln0 = store i25 0, i3 %net_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:54 %store_ln0 = store i25 0, i3 %net_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %agg_result_0_addr_21 = getelementptr i25 %agg_result_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_21"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %agg_result_0_addr_22 = getelementptr i25 %agg_result_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_22"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:21 %store_ln0 = store i25 0, i3 %agg_result_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:22 %store_ln0 = store i25 0, i3 %agg_result_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %C_0_addr_20 = getelementptr i25 %C_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="C_0_addr_20"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %C_0_addr_21 = getelementptr i25 %C_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="C_0_addr_21"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:38 %store_ln0 = store i25 0, i3 %C_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:39 %store_ln0 = store i25 0, i3 %C_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %net_0_addr_20 = getelementptr i25 %net_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="net_0_addr_20"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %net_0_addr_21 = getelementptr i25 %net_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="net_0_addr_21"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:55 %store_ln0 = store i25 0, i3 %net_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:56 %store_ln0 = store i25 0, i3 %net_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %C_0_addr_22 = getelementptr i25 %C_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="C_0_addr_22"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %C_0_addr_23 = getelementptr i25 %C_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="C_0_addr_23"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:40 %store_ln0 = store i25 0, i3 %C_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:41 %store_ln0 = store i25 0, i3 %C_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25">
<![CDATA[
entry:8 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, i25 %w_l_plus1_0, i25 %w_l_plus1_1, i25 %w_l_plus1_2, i25 %w_l_plus1_3, i25 %w_l_plus1_4, i25 %w_l_plus1_5, i25 %w_l_plus1_6, i25 %w_l_plus1_7, i25 %w_l_plus1_T

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25" op_27_bw="25" op_28_bw="25" op_29_bw="25" op_30_bw="25" op_31_bw="25" op_32_bw="25" op_33_bw="25" op_34_bw="25" op_35_bw="25" op_36_bw="25" op_37_bw="25" op_38_bw="25" op_39_bw="25" op_40_bw="25" op_41_bw="25" op_42_bw="25" op_43_bw="25" op_44_bw="25" op_45_bw="25" op_46_bw="25" op_47_bw="25" op_48_bw="25" op_49_bw="25" op_50_bw="25" op_51_bw="25" op_52_bw="25" op_53_bw="25" op_54_bw="25" op_55_bw="25" op_56_bw="25" op_57_bw="25" op_58_bw="25" op_59_bw="25" op_60_bw="25" op_61_bw="25" op_62_bw="25" op_63_bw="25" op_64_bw="25" op_65_bw="22" op_66_bw="25" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i25 %weights_8, i25 %weights_9, i25 %weights_10, i25 %weights_11, i25 %weights_12, i25 %weights_13, i25 %weights_14, i25 %weights_15, i25 %weights_16, i25 %weights_17, i25 %weights_18, i25 %weights_19, i25 %weights_20, i25 %weights_21, i25 %weights_22, i25 %weights_23, i25 %weights_24, i25 %weights_25, i25 %weights_26, i25 %weights_27, i25 %weights_28, i25 %weights_29, i25 %weights_30, i25 %weights_31, i25 %weights_32, i25 %weights_33, i25 %weights_34, i25 %weights_35, i25 %weights_36, i25 %weights_37, i25 %weights_38, i25 %weights_39, i25 %weights_40, i25 %weights_41, i25 %weights_42, i25 %weights_43, i25 %weights_44, i25 %weights_45, i25 %weights_46, i25 %weights_47, i25 %weights_48, i25 %weights_49, i25 %weights_50, i25 %weights_51, i25 %weights_52, i25 %weights_53, i25 %weights_54, i25 %weights_55, i25 %weights_56, i25 %weights_57, i25 %weights_58, i25 %weights_59, i25 %weights_60, i25 %weights_61, i25 %weights_62, i25 %weights_63, i22 %input_0, i25 %C_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25">
<![CDATA[
entry:8 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, i25 %w_l_plus1_0, i25 %w_l_plus1_1, i25 %w_l_plus1_2, i25 %w_l_plus1_3, i25 %w_l_plus1_4, i25 %w_l_plus1_5, i25 %w_l_plus1_6, i25 %w_l_plus1_7, i25 %w_l_plus1_T

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %agg_result_0_addr_23 = getelementptr i25 %agg_result_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_23"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %agg_result_0_addr_24 = getelementptr i25 %agg_result_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_24"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:23 %store_ln0 = store i25 0, i3 %agg_result_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:24 %store_ln0 = store i25 0, i3 %agg_result_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="25" op_11_bw="25" op_12_bw="25" op_13_bw="25" op_14_bw="25" op_15_bw="25" op_16_bw="25" op_17_bw="25" op_18_bw="25" op_19_bw="25" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25" op_27_bw="25" op_28_bw="25" op_29_bw="25" op_30_bw="25" op_31_bw="25" op_32_bw="25" op_33_bw="25" op_34_bw="25" op_35_bw="25" op_36_bw="25" op_37_bw="25" op_38_bw="25" op_39_bw="25" op_40_bw="25" op_41_bw="25" op_42_bw="25" op_43_bw="25" op_44_bw="25" op_45_bw="25" op_46_bw="25" op_47_bw="25" op_48_bw="25" op_49_bw="25" op_50_bw="25" op_51_bw="25" op_52_bw="25" op_53_bw="25" op_54_bw="25" op_55_bw="25" op_56_bw="25" op_57_bw="25" op_58_bw="25" op_59_bw="25" op_60_bw="25" op_61_bw="25" op_62_bw="25" op_63_bw="25" op_64_bw="25" op_65_bw="22" op_66_bw="25" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0">
<![CDATA[
entry:42 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34, i25 %weights_0, i25 %weights_1, i25 %weights_2, i25 %weights_3, i25 %weights_4, i25 %weights_5, i25 %weights_6, i25 %weights_7, i25 %weights_8, i25 %weights_9, i25 %weights_10, i25 %weights_11, i25 %weights_12, i25 %weights_13, i25 %weights_14, i25 %weights_15, i25 %weights_16, i25 %weights_17, i25 %weights_18, i25 %weights_19, i25 %weights_20, i25 %weights_21, i25 %weights_22, i25 %weights_23, i25 %weights_24, i25 %weights_25, i25 %weights_26, i25 %weights_27, i25 %weights_28, i25 %weights_29, i25 %weights_30, i25 %weights_31, i25 %weights_32, i25 %weights_33, i25 %weights_34, i25 %weights_35, i25 %weights_36, i25 %weights_37, i25 %weights_38, i25 %weights_39, i25 %weights_40, i25 %weights_41, i25 %weights_42, i25 %weights_43, i25 %weights_44, i25 %weights_45, i25 %weights_46, i25 %weights_47, i25 %weights_48, i25 %weights_49, i25 %weights_50, i25 %weights_51, i25 %weights_52, i25 %weights_53, i25 %weights_54, i25 %weights_55, i25 %weights_56, i25 %weights_57, i25 %weights_58, i25 %weights_59, i25 %weights_60, i25 %weights_61, i25 %weights_62, i25 %weights_63, i22 %input_0, i25 %C_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %net_0_addr_22 = getelementptr i25 %net_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="net_0_addr_22"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %net_0_addr_23 = getelementptr i25 %net_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="net_0_addr_23"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:57 %store_ln0 = store i25 0, i3 %net_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
entry:58 %store_ln0 = store i25 0, i3 %net_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:0 %p_read_148 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_148"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:1 %p_read_149 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_149"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:2 %p_read_150 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_150"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:3 %p_read673 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read

]]></Node>
<StgValue><ssdm name="p_read673"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %w_l_plus1_T, i25 %p_read673, i25 %p_read_150, i25 %p_read_149, i25 %p_read_148, i25 %agg_result_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:59 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1, i25 %biases, i25 %C_0, i25 %net_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, i25 %w_l_plus1_T, i25 %p_read673, i25 %p_read_150, i25 %p_read_149, i25 %p_read_148, i25 %agg_result_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:59 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_190_1, i25 %biases, i25 %C_0, i25 %net_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="18" op_3_bw="0">
<![CDATA[
entry:60 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1, i25 %net_0, i18 %d_activation_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="18" op_3_bw="0">
<![CDATA[
entry:60 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_31_1, i25 %net_0, i18 %d_activation_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="25" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:61 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3, i18 %d_activation_0, i25 %agg_result_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="25" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:61 %call_ln0 = call void @backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3, i18 %d_activation_0, i25 %agg_result_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
entry:62 %ret_ln222 = ret

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
