Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/dsmek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62ax/clocks","5_soc_doc/am62ax/devices","5_soc_doc/am62ax/dma_cfg","5_soc_doc/am62ax/firewalls","5_soc_doc/am62ax/hosts","5_soc_doc/am62ax/interrupt_cfg","5_soc_doc/am62ax/pll_data","5_soc_doc/am62ax/processors","5_soc_doc/am62ax/proxy_cfg","5_soc_doc/am62ax/psil_cfg","5_soc_doc/am62ax/ra_cfg","5_soc_doc/am62ax/resasg_types","5_soc_doc/am62ax/sec_proxy","5_soc_doc/am62ax/soc_devgrps","5_soc_doc/am62px/clocks","5_soc_doc/am62px/devices","5_soc_doc/am62px/dma_cfg","5_soc_doc/am62px/firewalls","5_soc_doc/am62px/hosts","5_soc_doc/am62px/interrupt_cfg","5_soc_doc/am62px/pll_data","5_soc_doc/am62px/processors","5_soc_doc/am62px/proxy_cfg","5_soc_doc/am62px/psil_cfg","5_soc_doc/am62px/ra_cfg","5_soc_doc/am62px/resasg_types","5_soc_doc/am62px/sec_proxy","5_soc_doc/am62px/soc_devgrps","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/firewalls","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","5_soc_doc/j722s/clocks","5_soc_doc/j722s/devices","5_soc_doc/j722s/dma_cfg","5_soc_doc/j722s/firewalls","5_soc_doc/j722s/hosts","5_soc_doc/j722s/interrupt_cfg","5_soc_doc/j722s/pll_data","5_soc_doc/j722s/processors","5_soc_doc/j722s/proxy_cfg","5_soc_doc/j722s/psil_cfg","5_soc_doc/j722s/ra_cfg","5_soc_doc/j722s/resasg_types","5_soc_doc/j722s/sec_proxy","5_soc_doc/j722s/soc_devgrps","5_soc_doc/j784s4/clocks","5_soc_doc/j784s4/devices","5_soc_doc/j784s4/dma_cfg","5_soc_doc/j784s4/firewalls","5_soc_doc/j784s4/hosts","5_soc_doc/j784s4/interrupt_cfg","5_soc_doc/j784s4/pll_data","5_soc_doc/j784s4/processors","5_soc_doc/j784s4/proxy_cfg","5_soc_doc/j784s4/psil_cfg","5_soc_doc/j784s4/ra_cfg","5_soc_doc/j784s4/resasg_types","5_soc_doc/j784s4/sec_proxy","5_soc_doc/j784s4/soc_devgrps","6_topic_user_guides/authentication","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/saul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/dsmek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62ax/clocks.rst","5_soc_doc/am62ax/devices.rst","5_soc_doc/am62ax/dma_cfg.rst","5_soc_doc/am62ax/firewalls.rst","5_soc_doc/am62ax/hosts.rst","5_soc_doc/am62ax/interrupt_cfg.rst","5_soc_doc/am62ax/pll_data.rst","5_soc_doc/am62ax/processors.rst","5_soc_doc/am62ax/proxy_cfg.rst","5_soc_doc/am62ax/psil_cfg.rst","5_soc_doc/am62ax/ra_cfg.rst","5_soc_doc/am62ax/resasg_types.rst","5_soc_doc/am62ax/sec_proxy.rst","5_soc_doc/am62ax/soc_devgrps.rst","5_soc_doc/am62px/clocks.rst","5_soc_doc/am62px/devices.rst","5_soc_doc/am62px/dma_cfg.rst","5_soc_doc/am62px/firewalls.rst","5_soc_doc/am62px/hosts.rst","5_soc_doc/am62px/interrupt_cfg.rst","5_soc_doc/am62px/pll_data.rst","5_soc_doc/am62px/processors.rst","5_soc_doc/am62px/proxy_cfg.rst","5_soc_doc/am62px/psil_cfg.rst","5_soc_doc/am62px/ra_cfg.rst","5_soc_doc/am62px/resasg_types.rst","5_soc_doc/am62px/sec_proxy.rst","5_soc_doc/am62px/soc_devgrps.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/firewalls.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","5_soc_doc/j722s/clocks.rst","5_soc_doc/j722s/devices.rst","5_soc_doc/j722s/dma_cfg.rst","5_soc_doc/j722s/firewalls.rst","5_soc_doc/j722s/hosts.rst","5_soc_doc/j722s/interrupt_cfg.rst","5_soc_doc/j722s/pll_data.rst","5_soc_doc/j722s/processors.rst","5_soc_doc/j722s/proxy_cfg.rst","5_soc_doc/j722s/psil_cfg.rst","5_soc_doc/j722s/ra_cfg.rst","5_soc_doc/j722s/resasg_types.rst","5_soc_doc/j722s/sec_proxy.rst","5_soc_doc/j722s/soc_devgrps.rst","5_soc_doc/j784s4/clocks.rst","5_soc_doc/j784s4/devices.rst","5_soc_doc/j784s4/dma_cfg.rst","5_soc_doc/j784s4/firewalls.rst","5_soc_doc/j784s4/hosts.rst","5_soc_doc/j784s4/interrupt_cfg.rst","5_soc_doc/j784s4/pll_data.rst","5_soc_doc/j784s4/processors.rst","5_soc_doc/j784s4/proxy_cfg.rst","5_soc_doc/j784s4/psil_cfg.rst","5_soc_doc/j784s4/ra_cfg.rst","5_soc_doc/j784s4/resasg_types.rst","5_soc_doc/j784s4/sec_proxy.rst","5_soc_doc/j784s4/soc_devgrps.rst","6_topic_user_guides/authentication.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/saul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":28,"01b":28,"02000000011a00006a37657300000000":204,"02a6000001000200cffc17b20bcbf96a":204,"0bb88ba99d3a8b1d92075c67bcc047d2":204,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":204,"0x0":[3,7,14,19,197],"0x00":[3,7,23,44,58,72,86,101,116,132,146,161,175,189,197],"0x0000":201,"0x00000000":[23,36,50,64,78,93,108,124,138,153,167,181],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[19,23,204],"0x0000006e":200,"0x0000007f":200,"0x0000b000":138,"0x0000efff":138,"0x0001":25,"0x00014000":[153,181],"0x00016fff":[153,181],"0x0002":25,"0x0002u":3,"0x0004":25,"0x0005u":8,"0x0008":25,"0x000au":[3,26],"0x000bu":[25,26],"0x000cu":[26,28],"0x000du":[26,29],"0x000eu":[26,27],"0x001":[44,72,86],"0x0010":25,"0x0020":25,"0x0020u":3,"0x0021u":3,"0x0022u":3,"0x003":[44,58,72,86,101,116,175],"0x00300000":[36,50,64,78,93,108,138,167],"0x003000ff":[36,50,64,78,93,108,138,167],"0x0040":[44,72,86],"0x00420000":181,"0x00420fff":181,"0x005":[44,58,72,86,175],"0x006":[44,58,72,86,175],"0x00a":189,"0x00a00000":[36,50,64,78,93,108,124,138,153,167,181],"0x00a003ff":[93,108],"0x00a007ff":[36,50,64,78,124,138,153,167,181],"0x00a10000":[93,108,124,138,153,181],"0x00a107ff":[93,108,124,138,153,181],"0x00a20000":[93,108,124,138,153,181],"0x00a207ff":[93,108,124,138,153,181],"0x00a60000":138,"0x00a61fff":138,"0x00a70000":138,"0x00a71fff":138,"0x00ac0000":138,"0x00ac0fff":138,"0x00ad0000":138,"0x00ad0fff":138,"0x00b":189,"0x00c0":[44,58,72,86,101,116,175],"0x01":[5,40,54,68,82,97,101,112,116,128,132,142,146,157,161,171,185,189,197,204],"0x0100":5,"0x01000000":78,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[44,58,72,86,175],"0x0180":[44,58,72,86,175],"0x01a":[44,58,72,86,175],"0x01c":[44,58,72,86,175],"0x01cc0000":200,"0x01e":[44,58,72,86,175],"0x01ff0000":200,"0x02":[44,58,72,82,86,97,101,112,116,128,132,142,146,157,161,175,185,189,197,204],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":25,"0x021":[44,58,72,86,175],"0x0280":189,"0x02c0":189,"0x03":[40,44,54,58,72,86,101,116,132,142,146,161,171,175,189,197],"0x0300":7,"0x03007":32,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x0306":7,"0x0306u":7,"0x0307":7,"0x0307u":7,"0x04":[40,101,116,142,146,161,171,189,197],"0x04210000":[36,50,64,78,167],"0x042101ff":[36,50,64,78,167],"0x05":[101,116,132,146,161,171,189,197],"0x053f0000":[124,153,181],"0x053f00ff":[124,153,181],"0x06":[82,128,132,142,146,157,161,185,189,197],"0x061":[101,116],"0x062":[101,116],"0x064":[101,116],"0x0682":[44,58,72,86,175],"0x0683":[44,58,72,86,175],"0x068d":[44,58,72,86,175],"0x068e":[44,58,72,86,175],"0x068f":[44,58,72,86,175],"0x06a0":[44,58,72,86,175],"0x06a1":[44,58,72,86,175],"0x06a2":[44,58,72,86,175],"0x07":[82,101,116,128,132,142,146,157,161,185,189,197],"0x070a":[44,58,72,86,175],"0x070d":[44,58,72,86,175],"0x070f":[44,58,72,86,175],"0x0710":[44,58,72,86,175],"0x0711":[44,58,72,86,175],"0x0712":[44,58,72,86,175],"0x0713":[44,58,72,86,175],"0x0714":[44,58,72,86,175],"0x0715":[44,58,72,86,175],"0x0716":[44,58,72,86,175],"0x0717":[44,58,72,86,175],"0x0718":[44,58,72,86,175],"0x0719":[44,58,72,86,175],"0x071a":[44,58,72,86,175],"0x071b":[44,58,72,86,175],"0x071c":[44,58,72,86,175],"0x071d":[44,72,86],"0x071e":[44,72,86],"0x0783":[44,58,72,86,175],"0x079":[146,161],"0x0790":[44,58,72,86,175],"0x0791":[44,58,72,86,175],"0x0792":[44,58,72,86,175],"0x0793":[44,58,72,86,175],"0x0794":86,"0x0795":86,"0x0796":[44,58,72,86,175],"0x0797":[44,58,72,86,175],"0x0798":[44,58,72,86,175],"0x0799":[44,58,72,86,175],"0x079a":[44,58,72,86,175],"0x079b":[44,58,72,86,175],"0x079c":86,"0x079d":86,"0x07a":[146,161],"0x07a3":[44,58,72,86,175],"0x07a4":[44,58,72,86,175],"0x07a5":[44,58,72,86,175],"0x07a6":[44,58,72,86,175],"0x07a7":86,"0x07a8":86,"0x07a9":[44,58,72,86,175],"0x07aa":[44,58,72,86,175],"0x07ab":[44,58,72,86,175],"0x07ac":[44,58,72,86,175],"0x07ad":[44,58,72,86,175],"0x07ae":[44,58,72,86,175],"0x07af":[44,58,72,86,175],"0x07b":[132,146],"0x07b0":[44,58,72,86,175],"0x07b1":[44,58,72,86,175],"0x07b2":[44,58,72,86,175],"0x07b3":[44,58,72,86,175],"0x07b4":[44,58,72,86,175],"0x07b5":86,"0x07b6":86,"0x07b7":86,"0x07b8":86,"0x07c":161,"0x07d":161,"0x08":[132,142,146,157,161,185,189,197],"0x080":[132,146],"0x082":[132,146],"0x083":[132,146],"0x0840":[44,58,72,86,175],"0x084a":[44,58,72,86,175],"0x084c":86,"0x086":146,"0x087":146,"0x088":[132,146],"0x089":[132,146],"0x09":[142,157,185],"0x091":[101,116],"0x094":161,"0x096":161,"0x09c":[101,116],"0x0a":[44,58,72,86,101,116,132,146,161,175,185,189],"0x0ad":189,"0x0ae":189,"0x0b":[101,116,132,146,161,185,189],"0x0b0":189,"0x0b1":189,"0x0b3":[101,116],"0x0b4":[101,116],"0x0b5":[101,116],"0x0b6":[101,116],"0x0b9":[101,116],"0x0bb":[101,116],"0x0bc":[101,116],"0x0bd":[101,116],"0x0be":[101,116],"0x0bf":[101,116],"0x0c":[86,132,146,161,171,189],"0x0c2":[101,116],"0x0c3":[101,116],"0x0c7":[44,58,175],"0x0c8":[44,58,175],"0x0cf":[132,146],"0x0d":[44,58,72,86,101,116,132,146,161,175,189],"0x0d0":[132,146],"0x0d1":[132,146],"0x0d2":[132,146],"0x0d3":[132,146],"0x0d4":[132,146],"0x0d5":[132,146],"0x0e":[44,58,72,86,101,116,146,161,175,189],"0x0e1":161,"0x0e3":161,"0x0e9":[132,146],"0x0ea":[132,146],"0x0eb":[132,146],"0x0ec":[132,146],"0x0ed":[132,146],"0x0f":[44,58,72,86,101,116,132,146,161,175,189],"0x0fe":161,"0x0fe0":32,"0x0ff":161,"0x1":[7,14,32],"0x10":[3,7,44,58,72,86,132,146,161,175,189],"0x100":161,"0x1000":[9,32,42,56,70,84,99,114,130,144,159,173,187],"0x1000u":9,"0x1001":[9,99,114],"0x1001u":9,"0x1017":84,"0x1018":84,"0x1019":84,"0x101c":[42,56,70,173],"0x1029":84,"0x103":161,"0x103b":130,"0x1054":[159,187],"0x107":161,"0x1077":[99,114],"0x108b":144,"0x109":161,"0x10c":161,"0x10f":161,"0x11":[23,26,44,58,72,86,161,175,189],"0x110":161,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":12,"0x111":161,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1120":12,"0x1120u":12,"0x1129800":197,"0x113":161,"0x119":189,"0x11b":189,"0x12":[44,58,72,86,161,175,189],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":25,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x13":[44,58,72,86,161,175,189],"0x1300":10,"0x1300u":10,"0x136":189,"0x137":189,"0x138":189,"0x13b":189,"0x13f":189,"0x14":[44,58,72,86,161,175,189],"0x141":189,"0x144":189,"0x147":189,"0x148":189,"0x149":189,"0x14b":189,"0x15":[44,58,72,86,175],"0x1500u":28,"0x16":[44,58,72,86,175],"0x17":[44,58,72,86,175],"0x18":[44,58,68,72,82,86,175],"0x1840":[101,116],"0x1880":[101,116],"0x19":[44,58,72,86,175],"0x1900":[101,116],"0x1a":[44,58,72,86,175],"0x1b":[44,58,72,86,175],"0x1c":[44,58,72,86,175],"0x1d":[44,72,86,197],"0x1e":[44,72,86],"0x1e40":[146,161],"0x1e80":[146,161],"0x1ec0":[132,146],"0x1f00":161,"0x1f40":161,"0x1u":[46,60,74,89,104,119,134,148,149,163,177,191],"0x2":[7,14,32],"0x20":[3,7,23,40,44,54,58,68,72,82,86,97,99,112,114,128,130,142,144,157,159,171,175,185,187,204],"0x2000":[42,56,70,84,132,146,159,173,187],"0x200f":[159,187],"0x2013":84,"0x2015":[42,70],"0x2018":[56,173],"0x20210102":[23,204],"0x2080":[132,146],"0x20c0":[132,146],"0x21":[40,44,54,56,58,68,72,82,86,97,112,128,142,157,161,171,173,175,185,189,204],"0x2180":146,"0x21c0":146,"0x22":[23,40,44,54,58,68,72,86,97,112,161,171,175,185,189,204],"0x2200":[132,146],"0x2223":[23,204],"0x2240":[132,146],"0x23":[40,44,54,58,68,72,86,97,112,171,175,185,204],"0x23be":29,"0x24":[42,44,56,58,72,86,173,175,185],"0x2440":[101,116],"0x25":[44,58,72,86,175,185],"0x2500":161,"0x2580":161,"0x26":[44,58,72,86,175,185],"0x27":[86,185],"0x2700":[101,116],"0x28":86,"0x2800u":[87,102,117],"0x283c0000":[93,108,124,138,153,181],"0x283c001f":[93,108,124,138,153,181],"0x28400000":[93,108,124,138,153,181],"0x28401fff":[93,108,124,138,153,181],"0x28440000":[93,108,124,138,153,181],"0x2847ffff":[93,108,124,138,153,181],"0x28480000":[93,108,124,138,153,181],"0x28481fff":[93,108,124,138,153,181],"0x284a0000":[93,108,124,138,153,181],"0x284a3fff":[93,108,124,138,153,181],"0x284c0000":[93,108,124,138,153,181],"0x284c3fff":[93,108,124,138,153,181],"0x28560000":[93,108,124,138,153,181],"0x28563fff":[93,108,124,153,181],"0x2856ffff":138,"0x28570000":[93,108,124,138,153,181],"0x2857007f":[93,108],"0x285701ff":[124,138,153,181],"0x28580000":[93,108,124,138,153,181],"0x28580fff":[93,108,124,138,153,181],"0x28590000":[93,108,124,138,153,181],"0x285900ff":[93,108,124,138,153,181],"0x285a0000":[93,108,124,138,153,181],"0x285a3fff":[93,108,124,138,153,181],"0x285b0000":[93,108,124,138,153,181],"0x285c0000":[93,108,124,138,153,181],"0x285c00ff":[93,108,124,138,153,181],"0x285d0000":[93,108,124,138,153,181],"0x285d03ff":[93,108,124,138,153,181],"0x29":[44,58,72,86,175],"0x2a":[44,58,72,86,175],"0x2a268000":[93,108,124,138,153,181],"0x2a2681ff":[93,108,124,138,153,181],"0x2a280000":[93,108,124,138,153,181],"0x2a29ffff":[93,108,124,138,153,181],"0x2a47ffff":[93,108,124,138,153,181],"0x2a480000":[153,181],"0x2a4fffff":[153,181],"0x2a500000":[93,108,124,138,153,181],"0x2a53ffff":[93,108,124,138,153,181],"0x2a580000":[93,108,124,138,153,181],"0x2a5bffff":[93,108,124,138,153,181],"0x2a600000":[93,108,124,138,153,181],"0x2a6fffff":[93,108,124,138,153,181],"0x2a700000":[93,108,124,138,153,181],"0x2a7fffff":[93,108,124,138,153,181],"0x2a800000":[93,108,124,138,153,181],"0x2a83ffff":[93,108,124,138,153,181],"0x2aa00000":[93,108,124,138,153,181],"0x2aa3ffff":[93,108,124,138,153,181],"0x2b":[44,58,72,86,175],"0x2b000000":[93,108,124,138,153,181],"0x2b3fffff":[93,108,124,138,153,181],"0x2b40":189,"0x2b80":189,"0x2b800000":[93,108,124,138,153,181],"0x2bbfffff":[93,108,124,138,153,181],"0x2c":[44,58,72,86,175],"0x2c00":189,"0x2c40":189,"0x2cca":[101,116],"0x2ccd":[101,116],"0x2d":[44,58,72,86,175],"0x2d0a":[101,116],"0x2d0d":[101,116],"0x2d4a":[101,116],"0x2d4d":[101,116],"0x2d80":[101,116],"0x2e":[44,58,72,86,175],"0x2e40":[101,116],"0x2ec0":[101,116],"0x2ec1":[101,116],"0x2ec2":[101,116],"0x2ec3":[101,116],"0x2ec4":[101,116],"0x2ec5":[101,116],"0x2ec7":[101,116],"0x2eca":[101,116],"0x2ecb":[101,116],"0x2f":[44,58,72,86,175],"0x2f00":[101,116],"0x2f01":[101,116],"0x2f02":[101,116],"0x2f03":[101,116],"0x2f0a":[101,116],"0x2f0b":[101,116],"0x2f0d":[101,116],"0x2f0e":[101,116],"0x2f0f":[101,116],"0x2f4a":[101,116],"0x2f4d":[101,116],"0x2f80":[101,116],"0x2fc0":[101,116],"0x3":[14,32],"0x30":[7,44,58,72,86,142,157,175,185],"0x30000":197,"0x3080":[101,116],"0x30800000":[93,108,124,138,153,181],"0x3080001f":[93,108,124,138,153,181],"0x30801000":[93,108,124,138,153,181],"0x3080101f":[93,108,124,138,153,181],"0x30802000":[93,108,124,138,153,181],"0x3080201f":[93,108,124,138,153,181],"0x3081":[101,116],"0x3082":[101,116],"0x3083":[101,116],"0x30880000":[153,181],"0x3088ffff":[153,181],"0x308a":[101,116],"0x308b":[101,116],"0x308d":[101,116],"0x308f":[101,116],"0x30900000":[93,108,124,138,153,181],"0x30901fff":[93,108,124,153,181],"0x30907fff":138,"0x30908000":[93,108,124,138,153,181],"0x30909fff":[93,108,124,153,181],"0x3090ffff":138,"0x30940000":[93,108,124,138,153,181],"0x3094ffff":[93,108,124,153,181],"0x3097ffff":138,"0x30b00000":[93,108,124,138,153,181],"0x30b03fff":124,"0x30b0ffff":[93,108],"0x30b1ffff":[138,153,181],"0x30c0":[101,116],"0x30c00000":[93,108,124,138,153,181],"0x30c03fff":124,"0x30c07fff":[153,181],"0x30c0ffff":[93,108,138],"0x30c1":[101,116],"0x30c2":[101,116],"0x30c3":[101,116],"0x30c5":[101,116],"0x30c7":[101,116],"0x30ca":[101,116],"0x30cb":[101,116],"0x30d00000":[93,108,124,138,153,181],"0x30d03fff":[124,153,181],"0x30d07fff":[93,108,138],"0x31":[44,58,72,86,157,175,185],"0x3100":173,"0x31040000":[93,108,124,138,153,181],"0x31043fff":[93,108,124,138,153,181],"0x3107":173,"0x31080000":[93,108,124,138,153,181],"0x310bffff":[93,108,124,138,153,181],"0x31100000":[93,108,124,138,153,181],"0x3110007f":[93,108],"0x31100fff":[124,138],"0x31101fff":[153,181],"0x31110000":[93,108,124,138,153,181],"0x31113fff":[93,108,124,138,153,181],"0x31120000":[93,108,124,138,153,181],"0x311200ff":[93,108,124,138,153,181],"0x31130000":[93,108,124,138,153,181],"0x31133fff":[93,108,124,138,153,181],"0x31140000":[93,108,124,138,153,181],"0x31150000":[93,108,124,138,153,181],"0x311500ff":[93,108,124,138,153,181],"0x31160000":[93,108,124,138,153,181],"0x311603ff":[93,108,124,138,153,181],"0x311a0000":[153,181],"0x311a00ff":[153,181],"0x31c2":[44,58,175],"0x31c3":[44,58,175],"0x31ce":[44,58,175],"0x31cf":175,"0x31e1":[44,58,175],"0x31e2":175,"0x31f78000":[93,108,124,138,153,181],"0x31f781ff":[93,108,124,138,153,181],"0x32":[44,58,72,86,175,185],"0x32000000":[93,108,124,138,153,181],"0x3201ffff":[93,108,124,138,153,181],"0x320a":[44,58,175],"0x320d":[44,58,175],"0x3217":175,"0x3218":175,"0x3219":175,"0x321a":[58,175],"0x321b":[58,175],"0x321c":[44,58,175],"0x321d":44,"0x321e":44,"0x328fffff":[93,108,124,138],"0x329fffff":[153,181],"0x33":[23,44,58,72,86,175,185],"0x33000000":[93,108,124,138,153,181],"0x3303ffff":[93,108,124,138,153,181],"0x33400000":[93,108,124,138,153,181],"0x3343ffff":[93,108,124,138,153,181],"0x33800000":[93,108,124,138,153,181],"0x339fffff":[93,108,124,138,153,181],"0x33c00000":[93,108,124,138,153,181],"0x33c3ffff":[93,108,124,138,153,181],"0x33c40000":[93,108,124,138,153,181],"0x33c7ffff":[93,108,124,138,153,181],"0x33ca":[132,146],"0x33cd":[132,146],"0x33d00000":[93,108,124,138,153,181],"0x33dfffff":[93,108,124,138,153,181],"0x34":[44,58,72,86,175],"0x34000000":[93,108,124,138,153,181],"0x3403ffff":124,"0x3407ffff":[153,181],"0x340a":[132,146],"0x340d":[132,146],"0x340fffff":[93,108,138],"0x344a":[132,146],"0x344d":[132,146],"0x3480":[132,146],"0x34c0":[132,146],"0x34c1":[132,146],"0x34c2":[132,146],"0x34c3":[132,146],"0x34c4":146,"0x34c5":[132,146],"0x34c6":[132,146],"0x34c7":[132,146],"0x34c8":[132,146],"0x34ca":[132,146],"0x34cb":[132,146],"0x35":86,"0x3500":[132,146],"0x35000000":[93,108,124,138,153,181],"0x3501":[132,146],"0x3502":[132,146],"0x3503":[132,146],"0x3503ffff":124,"0x350a":[132,146],"0x350b":[132,146],"0x350c":[132,146],"0x350d":[132,146],"0x350e":146,"0x350f":[132,146],"0x350fffff":[93,108],"0x3510":[132,146],"0x351fffff":[138,153,181],"0x3540":[132,146],"0x35840000":[153,181],"0x35840fff":[153,181],"0x35880000":[153,181],"0x35881fff":[153,181],"0x35900000":[153,181],"0x35903fff":[153,181],"0x35c00000":[153,181],"0x35c0ffff":[153,181],"0x35d00000":[153,181],"0x35d1ffff":[153,181],"0x35e00000":[153,181],"0x35e7ffff":[153,181],"0x36":86,"0x37":86,"0x38":86,"0x38000000":[93,108,124,138,153,181],"0x383fffff":[93,108,124,138,153,181],"0x3842":161,"0x3843":161,"0x384e":161,"0x384f":161,"0x3861":161,"0x3862":161,"0x38c0":161,"0x3a4a":[132,146],"0x3a4d":[132,146],"0x3a80":[132,146],"0x3ac0":[132,146],"0x3ac1":[132,146],"0x3ac2":[132,146],"0x3ac3":[132,146],"0x3ac5":[132,146],"0x3ac7":[132,146],"0x3aca":[132,146],"0x3acb":[132,146],"0x3b00":[132,146],"0x3b01":[132,146],"0x3b02":[132,146],"0x3b03":[132,146],"0x3b0a":[132,146],"0x3b0b":[132,146],"0x3b0d":[132,146],"0x3b0f":[132,146],"0x3b40":[132,146],"0x3c000000":[93,108,124,138,153,181],"0x3c3fffff":[93,108,124,138,153,181],"0x3f005000":[36,50,64,167],"0x3f8a":161,"0x3f8d":161,"0x3fca":161,"0x3fcd":161,"0x4":32,"0x40":[7,32],"0x4000":[84,99,114,144,159,161,187],"0x4001":[84,99,114],"0x4002":84,"0x4003":[84,99,114,144,159,187],"0x4081":29,"0x4081u":25,"0x40c0":161,"0x40c00000":[93,108,124,138,153,181],"0x40c000ff":[93,108,124,138,153,181],"0x40c1":161,"0x40c2":161,"0x40c3":161,"0x40c4":161,"0x40c5":161,"0x40c6":161,"0x40c7":161,"0x40c8":161,"0x40ca":161,"0x40cb":161,"0x41":7,"0x4100":[84,99,114,144],"0x4104":[84,99,114,144],"0x41c0":161,"0x41c00000":[93,108,124,138,153,181],"0x41c1":161,"0x41c2":161,"0x41c3":161,"0x41c7ffff":[93,108],"0x41ca":161,"0x41cb":161,"0x41cc":161,"0x41cd":161,"0x41ce":161,"0x41cf":161,"0x41cfffff":[124,138,153,181],"0x41d0":161,"0x4200":[84,99,114,144],"0x4204":[84,99,114,144],"0x42200000":[93,108,124,138,153,181],"0x422001ff":[93,108],"0x422003ff":[124,138,153,181],"0x424a":161,"0x424d":161,"0x424f":161,"0x4250":161,"0x4251":161,"0x4252":161,"0x4253":161,"0x4254":161,"0x42af":29,"0x4300":[42,56,70,84,99,114,130,144,159,161,173,187],"0x4301":130,"0x4302":144,"0x4303":[42,56,70,84,159,173,187],"0x4304":[42,56,70,84,99,114,130,144,159,173,187],"0x4305":[130,144,159,187],"0x4307":[42,56,70,84,173],"0x4308":[42,56,70,84,173],"0x430b":[42,56,70,84,173],"0x430c":[42,56,84,173],"0x430e":[42,56,173],"0x430f":84,"0x4310":84,"0x4311":84,"0x43600000":[36,64,153,181],"0x43601fff":[36,64],"0x43604000":[153,181],"0x43607fff":[153,181],"0x4360ffff":[36,64,153,181],"0x43701000":[36,50,64,153,167,181],"0x437013ff":[36,50,64,153,167,181],"0x43702000":[36,50,64,153,167,181],"0x43702fff":[36,50,64,153,167,181],"0x43935000":[36,50,64,153,167,181],"0x439350ff":[36,64,153,181],"0x43935fff":[50,167],"0x43936000":[36,50,64,153,167,181],"0x439360ff":[50,167],"0x43936fff":[36,64,153,181],"0x43a00000":[36,50,64,153,167,181],"0x43a00fff":[36,50,64,153,167,181],"0x43c0":161,"0x43c00000":[36,50,64,153,167,181],"0x43c2ffff":[36,50,64,153,167,181],"0x43c30000":[36,50,64,153,167,181],"0x43c3ffff":[36,50,64,153,167,181],"0x4400":[42,56,70,84,99,114,130,144,159,161,173,187],"0x4401":[42,56,70,99,114,161,173],"0x4402":[42,56,70,99,114,130,144,161,173],"0x4403":[42,56,70,84,161,173],"0x4404":[42,56,70,84,130,144,159,173,187],"0x44043000":32,"0x4405":[42,56,70,84,161,173],"0x4405f000":32,"0x4406":[42,56,70,84,173],"0x44060000":[78,205],"0x4406b000":32,"0x4407":[84,161],"0x44073fff":205,"0x44074000":205,"0x44076fff":205,"0x44077000":205,"0x44079fff":205,"0x4407bfff":78,"0x4407c000":[78,205],"0x4407ffff":[78,205],"0x4408":84,"0x44083000":32,"0x4409":84,"0x440a":161,"0x440b":[84,130,144,159,161,187],"0x440c":[70,84],"0x440e":[70,84],"0x440f":84,"0x4410":84,"0x44130000":124,"0x441307ff":124,"0x44234000":[36,50,64,78,93,108,124,138,153,167,181],"0x44234fff":[36,50,64,78,93,108,124,138,153,167,181],"0x44235000":[36,50,64,78,93,108,124,138,153,167,181],"0x44237fff":[36,50,64,78,93,108,124,138,153,167,181],"0x4423c000":[36,50,64,153,167,181],"0x4423cfff":[36,50,64,153,167,181],"0x4423d000":[36,50,64,153,167,181],"0x4423dfff":[36,50,64,153,167,181],"0x4440":161,"0x4441":161,"0x4442":161,"0x4443":161,"0x444a":161,"0x444b":161,"0x444d":161,"0x444f":161,"0x44800000":[36,50,64,153,167,181],"0x44801000":[36,50,64,153,167,181],"0x44801fff":[36,50,64,153,167,181],"0x44880000":[36,50,64,153,167,181],"0x44887fff":[36,50,64,153,167,181],"0x44914000":[36,50,64,153,167,181],"0x44915fff":[36,50,64,153,167,181],"0x44918000":[36,50,64,153,167,181],"0x44918fff":[36,50,64,153,167,181],"0x44940000":[36,50,64,153,167,181],"0x4494ffff":[36,50,64,153,167,181],"0x44960000":[36,50,64,153,167,181],"0x4496ffff":[36,50,64,153,167,181],"0x44ca":161,"0x44cd":161,"0x44ffffff":[36,50,64,153,167,181],"0x4500":[42,56,70,84,99,114,144,173],"0x45000000":[36,50,64,78,93,108,124,138,153,167,181,205],"0x4501":[42,56,70,173],"0x4502":[42,56,70,173],"0x4503":[99,114],"0x4504":[99,114],"0x4507":[99,114],"0x4508":[99,114,144],"0x450b":[99,114],"0x450c":[99,114],"0x450f":[99,114],"0x4510":[99,114],"0x4513":[99,114],"0x4514":[99,114],"0x4515":[99,114],"0x4516":[99,114],"0x45afffff":[36,50,64,78,167],"0x45b00000":[36,50,64,78,124,138,153,167,181],"0x45b08fff":78,"0x45b09000":78,"0x45b09fff":[36,50,64,167],"0x45b0a000":[36,50,64,167],"0x45b0b800":197,"0x45bfffff":[124,138,153,181],"0x45cfffff":[36,50,64,78,167],"0x45d00000":[36,50,64,78,93,108,124,138,153,167,181],"0x45dfffff":[36,50,64,78,93,108,124,138,153,167,181],"0x45e00000":[36,50,64,78,167],"0x45ffffff":[36,50,64,78,93,108,124,138,153,167,181,205],"0x4600":[42,56,70,99,114,130,144,159,173,187],"0x4601":[99,114],"0x4602":[99,114],"0x460a":144,"0x460c":[130,144,159,187],"0x460f":130,"0x4610":130,"0x4616":[130,144,159,187],"0x4618":[130,144,159,187],"0x461f":[130,159,187],"0x4622":[130,144,159,187],"0x4624":[130,144,159,187],"0x462e":[130,144,159,187],"0x4640":[159,187],"0x4642":189,"0x4643":189,"0x464e":189,"0x464f":189,"0x4661":189,"0x4662":189,"0x46c0":189,"0x4700":[70,99,114,130,144,159,187],"0x4701":[130,144],"0x4702":[130,144,159,187],"0x4703":[130,144,159,187],"0x4704":[130,144,159,187],"0x4707":[99,114],"0x4709":[130,144,159,187],"0x470a":130,"0x470c":[130,144,159,187],"0x471f":70,"0x4729":[130,144,159,187],"0x473f":[130,159,187],"0x4800":[99,114,144,159,187],"0x48100000":[36,50,64,78,167],"0x4811001f":[36,50,64,78,167],"0x48130000":[36,50,64,78,167],"0x481f":[99,114,144,159,187],"0x4820":[144,159,187],"0x482500ff":[36,50,64,78,167],"0x483f":144,"0x4840":144,"0x48400000":78,"0x48411fff":78,"0x48420000":[36,50,64,78,167],"0x48607fff":[36,50,64,78,167],"0x487f":144,"0x4880":144,"0x489f":144,"0x48ff":[159,187],"0x4900":[144,159,187],"0x49000000":78,"0x49013fff":78,"0x49074ea1":204,"0x4968b2e9":22,"0x49800000":[36,50,64,78,167],"0x49ff":[144,159,187],"0x4a00":[130,144,159,187],"0x4a07":[159,187],"0x4a40":[159,187],"0x4a4f":[159,187],"0x4a67ffff":[36,50,64,78,167],"0x4a811000":78,"0x4a812fff":78,"0x4aa18000":78,"0x4aa18fff":78,"0x4b8a0000":78,"0x4b8affff":78,"0x4b920000":78,"0x4b92ffff":78,"0x4c01ffff":[50,64,78,167],"0x4c41u":25,"0x4d000000":[36,50,64,78,167],"0x4d001fff":78,"0x4d004000":78,"0x4d005fff":78,"0x4d008000":78,"0x4d00bfff":78,"0x4d012000":78,"0x4d013fff":78,"0x4d016000":78,"0x4d017fff":78,"0x4d03a000":78,"0x4d04bfff":78,"0x4d8a":189,"0x4d8d":189,"0x4dca":189,"0x4dcd":189,"0x4e00":189,"0x4e000000":[36,50,167],"0x4e004000":[36,50,64,78,167],"0x4e013fff":[36,50,64,78,167],"0x4e01ffff":[36,50,167],"0x4e040000":[36,50,167],"0x4e0903ff":[36,50,167],"0x4e0b0000":[36,50,167],"0x4e0c001f":[36,50,167],"0x4e200000":[36,50,167],"0x4e2300ff":[36,50,167],"0x4e260000":[36,50,167],"0x4e2601ff":[36,50,167],"0x4e3fffff":[36,50,64,78,167],"0x4ec0":189,"0x4ec1":189,"0x4ec2":189,"0x4ec3":189,"0x4ec4":189,"0x4ec5":189,"0x4ec6":189,"0x4ec7":189,"0x4ec8":189,"0x4eca":189,"0x4ecb":189,"0x4fc0":189,"0x4fc1":189,"0x4fc2":189,"0x4fc3":189,"0x4fca":189,"0x4fcb":189,"0x4fcc":189,"0x4fcd":189,"0x4fce":189,"0x4fcf":189,"0x4fd0":189,"0x5":32,"0x50":7,"0x5000":[42,56,173],"0x501f":[42,56,173],"0x504a":189,"0x504d":189,"0x504f":189,"0x5050":189,"0x5051":189,"0x5052":189,"0x5053":189,"0x5054":189,"0x5100":[173,189],"0x511f":173,"0x5170":29,"0x5170u":25,"0x51c0":189,"0x5200":[173,189],"0x5201":189,"0x5202":189,"0x5203":189,"0x5205":189,"0x5207":189,"0x520a":189,"0x520b":189,"0x521f":173,"0x5240":189,"0x5241":189,"0x5242":189,"0x5243":189,"0x524a":189,"0x524b":189,"0x524d":189,"0x524f":189,"0x52ca":189,"0x52cd":189,"0x555555u":26,"0x5a":[17,23,29,204],"0x5aede0cd":204,"0x60":7,"0x6000":[99,114,130,144,159,187],"0x60000000":[93,108,124,138,153,181],"0x602d":[130,144,159,187],"0x602e":[130,144,159,187],"0x602f":[99,114,130,144,159,187],"0x608f":29,"0x6cffffff":[93,108,124,138,153,181],"0x6d000000":[93,108,124,138,153,181],"0x6dffffff":[93,108,124,138,153,181],"0x6e000000":[93,108,124,138,153,181],"0x6effffff":[93,108,124,138,153,181],"0x70":7,"0x7000":[99,114,130,144,159,187],"0x70000000":[93,108,124,138,153,181],"0x701c0000":[78,205],"0x701dffff":[78,205],"0x701e0000":205,"0x701fc000":[78,205],"0x701fcfff":205,"0x701fffff":[78,93,108,124,138,205],"0x703effff":153,"0x707effff":181,"0x707fff20":197,"0x71":7,"0x7100":[99,114,130,144,159,187],"0x7103":[99,114],"0x7106":[130,144,159,187],"0x7200":[99,114,130,144,159,187],"0x7203":[99,114],"0x7204":[99,114],"0x7207":[99,114,130,144,159,187],"0x7208":[99,114],"0x720b":[99,114],"0x720c":[99,114],"0x720e":[99,114],"0x720f":[99,114],"0x7211":[99,114],"0x7212":[99,114],"0x7300":[130,144,159,187],"0x7303":[130,144,159,187],"0x7400":[130,144,159,187],"0x7403":[130,144,159,187],"0x7500":[130,144,159,187],"0x7501":[130,144,159,187],"0x7502":[130,144,159,187],"0x7503":[130,144,159,187],"0x7504":[42,56,70,173],"0x750b":[42,56,70,173],"0x7b25u":25,"0x7bf1af4c":204,"0x7db145c8":204,"0x8":[99,114,130,144,159,187,197],"0x80":[7,29,40,54,68,157,171,185],"0x8000":11,"0x80b5ae71":22,"0x81":7,"0x8105u":26,"0x82":7,"0x8805u":26,"0x8d27":29,"0x8d27u":25,"0x90":7,"0x9000":[18,42,56,70,84,99,114,130,144,159,173,187],"0x9000u":18,"0x9001":[18,99,114],"0x9001u":18,"0x9002":[18,99,114],"0x9002u":18,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":21,"0x900cu":21,"0x9010":84,"0x9011":84,"0x9012":84,"0x9013":84,"0x9017":[42,56,70,173],"0x901c":84,"0x9021":21,"0x9021u":21,"0x9022":17,"0x9022u":17,"0x9023":17,"0x9023u":17,"0x9024":17,"0x9024u":17,"0x9025":17,"0x9025u":17,"0x9026":17,"0x9026u":17,"0x9029":15,"0x9029u":15,"0x9030":24,"0x9030u":24,"0x9031":19,"0x9031u":19,"0x9032":[20,201],"0x9032u":20,"0x9033":[20,201],"0x9033u":20,"0x9034":[20,201],"0x9034u":20,"0x9035":[20,201],"0x9035u":20,"0x9036":16,"0x9036u":16,"0x9037":16,"0x9037u":16,"0x9038":16,"0x9038u":16,"0x903b":130,"0x9051":[159,187],"0x908b":144,"0x9095":[99,114],"0xa000":[42,56,70,84,159,173,187],"0xa013":84,"0xa018":[56,173],"0xa01b":[42,70],"0xa01f":[159,187],"0xa5":[17,23],"0xa5c3u":25,"0xb100":[42,56,173],"0xb105":[42,56],"0xb11f":173,"0xb30fade":204,"0xb89194c8":204,"0xc000":[14,84,99,114,144,159,187,205],"0xc000u":14,"0xc001":[14,84,99,114,144,159,187,205],"0xc001u":14,"0xc005":[14,205],"0xc005u":14,"0xc100":[14,84,99,114,144,205],"0xc100u":14,"0xc101":[14,205],"0xc101u":14,"0xc108":[84,99,114,144],"0xc120":[14,205],"0xc120u":14,"0xc1d3u":25,"0xc200":[84,99,114,144],"0xc208":[84,99,114,144],"0xc300":[42,56,70,84,99,114,173],"0xc303":[42,56,70,84,173],"0xc304":[42,56,70,84,173],"0xc307":[42,56,70,84,173],"0xc308":[42,56,70,84,99,114,173],"0xc30b":[42,56,70,84,173],"0xc30c":[42,56,84,173],"0xc30e":[42,56,173],"0xc30f":84,"0xc310":84,"0xc311":84,"0xc400":[14,42,56,70,84,99,114,130,144,159,173,187,205],"0xc400u":14,"0xc401":[14,42,56,70,99,114,173,205],"0xc401u":14,"0xc402":[42,56,70,99,114,130,144,173],"0xc403":[42,56,70,84,173],"0xc404":[42,56,70,84,130,144,159,173,187],"0xc405":[42,56,70,84,173],"0xc406":[42,56,70,84,173],"0xc407":84,"0xc408":84,"0xc409":84,"0xc40b":[84,130,144,159,187],"0xc40c":[70,84],"0xc40e":[70,84],"0xc500":[42,56,70,84,99,114,144,173],"0xc501":[42,56,70,173],"0xc502":[42,56,70,173],"0xc503":[99,114],"0xc504":[99,114],"0xc507":[84,99,114],"0xc508":[99,114,144],"0xc50b":[99,114],"0xc50c":[99,114],"0xc50f":[99,114],"0xc510":[99,114],"0xc513":[99,114],"0xc514":[99,114],"0xc515":[99,114],"0xc516":[99,114],"0xc600":[42,56,70,130,144,159,173,187],"0xc607":[42,56,70,173],"0xc60a":144,"0xc60c":[130,144,159,187],"0xc60f":130,"0xc610":130,"0xc616":[130,144,159,187],"0xc618":[130,144,159,187],"0xc61f":[130,159,187],"0xc622":[130,144,159,187],"0xc624":[130,144,159,187],"0xc62e":[130,144,159,187],"0xc640":[159,187],"0xc647":[159,187],"0xc700":[70,130,144,159,187],"0xc701":[130,144],"0xc702":[130,144,159,187],"0xc703":[130,144,159,187],"0xc704":[130,144,159,187],"0xc709":[130,144,159,187],"0xc70a":130,"0xc70c":[130,144,159,187],"0xc71f":70,"0xc729":[130,144,159,187],"0xc73f":[130,159,187],"0xc800":[99,114,144,159,187],"0xc81f":[99,114,144,159,187],"0xc820":[144,159,187],"0xc83f":144,"0xc840":144,"0xc87f":144,"0xc880":144,"0xc89f":144,"0xc8ff":[159,187],"0xc900":[144,159,187],"0xc9ff":[144,159,187],"0xca00":[130,144,159,187],"0xca07":[130,144,159,187],"0xca40":[159,187],"0xca47":[159,187],"0xcbd422da":204,"0xcc":200,"0xd000":173,"0xd01f":173,"0xd100":173,"0xd11f":173,"0xd200":173,"0xd21f":173,"0xdd":200,"0xdead3a17":22,"0xdeadfa17":22,"0xe000":[99,114,130,144,159,187],"0xe02c":[130,144,159,187],"0xe02d":[130,144,159,187],"0xe02f":[99,114,130,144,159,187],"0xec01f2a5":204,"0xf000":[99,114,130,144,159,187],"0xf007":[99,114,130,144,159,187],"0xf100":[99,114,130,144,159,187],"0xf103":[99,114],"0xf106":[130,144,159,187],"0xf1ea":29,"0xf1eau":25,"0xf200":[99,114,130,144,159,187],"0xf203":[99,114],"0xf204":[99,114],"0xf207":[99,114,130,144,159,187],"0xf208":[99,114],"0xf20b":[99,114],"0xf20c":[99,114],"0xf20e":[99,114],"0xf20f":[99,114],"0xf211":[99,114],"0xf212":[99,114],"0xf300":[130,144,159,187],"0xf303":[130,144,159,187],"0xf3ff":[130,144,159,187],"0xf400":[130,144,159,187],"0xf500":[42,56,70,130,144,159,173,187],"0xf501":[130,144,159,187],"0xf503":[42,56,70,173],"0xff":7,"0xff82360":197,"0xffff":201,"0xffff0000":201,"0xffffffff":5,"0xfffffffffff":[36,50,64,78,93,108,124,138,153,167,181],"0xffffffu":26,"0xppppqqqq":204,"1000000000u":[39,53,67,81,127,141,156,170,184],"100000000u":[96,111],"1083801600u":141,"10b":[28,29],"1155000000u":[96,111],"1179648000u":141,"11b":28,"1200000000u":[39,53,141,170],"128u":29,"1500000000u":141,"15de4a0d4ee20fd61f6002b07cd9b0b7":204,"1600000000u":[67,81,156,184],"1700000000u":39,"1800000000u":[53,81,141,156,170,184],"1866000000u":141,"1866500000u":[39,53,170],"18u":25,"1mb":3,"2000000000u":[67,81,127,141,156,170,184],"2040000000u":[39,67],"2100000000u":[53,170],"2133330000u":[156,184],"2160000000u":[53,170],"2250000000u":39,"2359296000u":[127,156,184],"2380000000u":67,"2400000000u":[39,53,67,81,127,141,156,170,184],"2500000000u":[39,53,67,170,184],"250000000u":[96,111],"2600000000u":141,"2700000000u":141,"2750000000u":141,"2880000000u":[156,184],"2970000000u":[156,184],"2mb":3,"3000000000u":170,"300000000u":[96,111],"3200000000u":127,"32bit":14,"32u":[15,16],"333333333u":[96,111],"3rd":0,"400000000u":[96,111],"41c02100":23,"41u":[15,16],"48kb":205,"4kb":[32,197],"64k":3,"70000fff":23,"7000ffff":23,"760d7d98a18f189760dfd0f23e2b0cb1":204,"7fe9ad875195527dc89491b8edad0fb3":204,"800000000u":[96,111],"8c712e8d732b48c3e09ac6c0951013c":204,"960000000u":[39,53,67,81,96,111,127,141,156,170,184],"abstract":[0,23],"break":5,"byte":[2,3,12,13,15,16,22,23,26,28,194,197,198,200,201,203,204],"case":[2,3,5,14,17,18,23,28,92,104,107,119,123,134,137,148,152,163,180,191,193,197,202,204],"catch":[94,109],"char":3,"class":14,"default":[5,8,13,14,22,23,27,28,32,36,50,64,78,92,93,107,108,120,123,124,137,138,152,153,167,180,181,197,201],"enum":[19,20],"export":[27,29],"final":[23,201],"function":[0,2,3,5,13,14,22,24,27,28,29,33,45,47,59,61,73,75,88,90,103,105,118,121,133,135,147,149,150,162,164,176,178,190,193,194,195,201,202,205],"import":[3,14],"int":[5,23],"long":[5,11,13,14,23,32,198,203],"new":[5,14,18,23,26,32,198,204],"null":13,"public":[2,22,23,25,28,192,197,198,200,201,204],"return":[2,3,5,9,10,11,12,13,14,15,16,18,22,27,28,192,194,196,201],"short":[13,14,32],"static":[13,25],"switch":14,"true":[17,23,36,50,64,78,93,108,124,138,153,167,181,194,200,201,204],"try":[5,14,193],"void":5,"while":[2,5,21,22,25,32,192,201,202,204],AES:[0,192,194,198,200,203],AND:14,Adding:23,BUT:14,BXS:[154,182],Bus:28,But:5,CCS:204,For:[0,2,5,6,9,11,14,17,18,19,21,22,23,25,26,27,28,36,50,64,78,93,108,124,138,153,167,181,193,194,195,198,202,204],IAs:28,IDs:[2,5,6,12,13,14,23,25,28,29,33,36,44,45,47,50,58,59,61,64,72,73,75,78,86,88,90,93,101,103,105,108,116,118,121,124,132,133,135,138,146,147,150,153,161,162,164,167,175,176,178,181,189,190,197],IPs:5,IRs:28,Ids:5,Its:192,NOT:[2,12,13,14,193,195],Not:[14,26,38,52,66,80,95,110,126,140,155,169,183,197,202],OES:[9,13,32,95,110,126,140,155,183],OSes:0,One:[20,23,25,32,33,47,61,75,90,105,121,135,150,164,178,197],PEs:[44,45,58,59,72,73,86,88,101,103,116,118,132,133,146,147,161,162,175,176,189,190],QoS:[25,28,32],SMS:[0,14,39,53,67,170],SYS:26,Such:193,TIs:202,TRs:13,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,26,27,28,29,32,33,34,35,36,37,38,39,42,43,44,47,48,49,50,51,52,53,56,57,58,61,62,63,64,65,66,67,70,71,72,75,76,77,78,79,80,81,84,85,86,90,91,92,93,94,95,96,98,99,100,101,105,106,107,108,109,110,111,113,114,115,116,121,122,123,124,125,126,127,129,130,131,132,135,136,137,138,139,140,141,143,144,145,146,150,151,152,153,154,155,156,158,159,160,161,164,165,166,167,168,169,170,173,174,175,178,179,180,181,182,183,184,186,187,188,189,192,193,194,195,196,197,198,200,201,202,203,204,205],Then:[28,204],There:[5,14,18,22,23,25,28,33,47,61,75,90,105,121,135,150,164,178,194,196,198,205],These:[0,12,14,23,25,28,29,33,40,45,46,47,54,59,60,61,68,73,74,75,82,88,89,90,97,103,104,105,112,118,119,121,128,133,134,135,142,147,148,149,150,157,162,163,164,171,176,177,178,185,190,191,196,197,200],USE:[12,13],Use:[14,29,32,38,52,66,80,110,126,140,155,169,183,198,200,203,204],Used:[26,94,109,202],Useful:9,Uses:23,Using:[15,17,25,29,199,203,206],With:22,YES:23,Yes:[3,6,7,14,15,16,17,18,19,20,21,24,25,29,197,198,202],__clz:201,_boardcfg:28,_bootvect_lo:14,a14e0749da22d4cb:204,a53:[37,51,65,79,94,109,168],a53_0:[37,45,51,59,65,73,79,88,94,103,109,118,168,176],a53_1:[37,45,51,59,65,73,79,88,94,103,109,118,168,176],a53_2:[37,45,51,59,65,73,79,88,94,103,109,118,168,176],a53_3:[37,45,51,59,65,73,79,88,94,103,109,118,168,176],a53_4:[37,45,51,59,65,73,79,88,94,103,109,118,168,176],a53_5:[94,103,109,118],a53_6:[94,103,109,118],a53_7:[94,103,109,118],a53_cl0_c0:[97,112,204],a53_cl0_c1:[97,112,204],a53_cl1_c0:[97,112,204],a53_cl1_c1:[97,112,204],a53_non_secure_supervisor:[36,50,64,78,93,108,167],a53_secure_supervisor:[36,50,64,78,93,108,167],a53ss0_core_0:[40,54,68,82,171],a53ss0_core_1:[40,54,68,82,171],a53ss0_core_2:[40,54,68,171],a53ss0_core_3:[40,54,68,171],a5f201ec4caff17bcde0ed5ac845b17d:204,a72:[125,139,154,182],a72_0:[125,133,139,147,154,162,182,190],a72_1:[125,133,139,147,154,162,182,190],a72_2:[125,133,139,147,154,162,182,190],a72_3:[125,133,139,147,154,162,182,190],a72_4:[125,133,139,147,154,162,182,190],a72_5:[182,190],a72_6:[182,190],a72_7:[182,190],a72_non_secure_supervisor:[124,138,153,181],a72_secure_supervisor:[124,138,153,181],a72ss0_core0:[142,157,185],a72ss0_core0_0:128,a72ss0_core0_1:128,a72ss0_core1:[142,157,185],a72ss0_core2:185,a72ss0_core3:185,a72ss1_core0:185,a72ss1_core1:185,a72ss1_core2:185,a72ss1_core3:185,a87rb35w:[23,200,204],a93e069d2ccdac95420cca9c5f637a80:204,abi:[3,5,28,29],abi_major:3,abi_minor:3,abil:[2,32],abl:[2,13,28,32,92,107,123,137,152,180,204],abort:3,about:[0,3,5,7,14,23,26,32,198],abov:[0,2,3,6,27,28,29,32,192,193,194,197,198,200,203,204,205],absolut:193,acceler:[0,2,4,9,13,32,120,194,202],accept:[2,5,14,27,28,29],acces:29,access:[0,2,6,9,10,11,12,13,22,25,28,32,193,194,196,197,199,204,206],access_err:[95,110],accommod:196,accompani:23,accord:[9,13,23,27,28,192,204],account:[0,5,14],accumul:[27,28],accur:14,achiev:[5,6,14,104,119,134,148,163,191,193],acinactm:14,ack:[2,5,6,7,8,14,18,24,28,192],acp:14,acquir:29,acronym:0,across:[0,2,6,28,29,194,196,204],act:14,action:[2,5,192],action_flag:[23,200],activ:[5,14,21,22,23,27,28,193,197,198,200,203,204],actual:[2,3,5,6,7,14,15,16,23,25,40,54,68,82,97,112,128,142,157,171,185,200,204],acut:200,add:[9,23,32,193,194],addit:[2,5,6,8,13,14,18,23,28,29,32,36,50,64,78,93,108,124,138,153,167,181,192,193,194,196,197,198,202,205],addition:[5,36,50,64,78,93,108,124,138,153,167,181],addr:[32,197],addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,18,19,20,21,23,25,26,27,28,29,32,36,50,64,78,93,108,124,138,153,167,181,192,195,201,204,205],adjust:12,adpllljm_hsdiv_wrap_main_0:[96,111],adpllljm_hsdiv_wrap_main_2:[96,111],adpllljm_wrap_main_1:[96,111],adpllljm_wrap_main_3:[96,111],adpllljm_wrap_main_4:[96,111],adpllm_hsdiv_wrap_mcu_0:[96,111],adpllm_hsdiv_wrap_mcu_1:[96,111],adpllm_wrap_main_6:[96,111],adpllm_wrap_main_7:[96,111],advanc:[104,119,134,148,163,191],aes256:19,aesenc:200,aesenc_bmek:200,aesenc_bmpkh:200,aesenc_ext_otp:200,aesenc_smek:200,aesenc_smpkh:200,affect:14,aforement:32,after:[2,5,7,8,9,11,12,13,14,15,16,17,20,22,25,29,39,53,67,81,96,111,127,141,156,170,184,192,193,196,200,201],afterward:204,again:5,against:[12,23,32,192,194,201,204],agent:0,aggreg:[0,2,9,28,32,202],agnost:0,agre:192,aid:[92,107,123,137,152,180],aim:0,ainact:14,akin:2,albert:201,algorithm:200,align:[3,28],all:[0,2,6,10,14,17,22,23,25,26,27,28,29,32,94,109,192,194,196,198,200,201,202,204,205],alloc:[3,5,9,11,13,14,25,28,37,51,65,79,94,109,125,139,154,168,182],allow:[0,2,5,6,7,9,12,13,14,22,23,25,26,27,28,29,32,33,34,47,48,61,62,75,76,90,91,105,106,121,122,135,136,150,151,164,165,178,179,192,193,195,196,197,201,204,205],allow_debug_level_rsvd:29,allow_dkek_export_tisci:29,allow_jtag_unlock:[29,204],allow_wildcard_unlock:[29,204],allowed_atyp:28,allowed_orderid:28,allowed_prior:28,allowed_qo:28,allowed_sched_prior:28,along:[14,15,24,26,32,194,196,200,205],alongsid:[17,19],alphabet:[33,47,61,75,90,105,121,135,150,164,178],alreadi:[6,12,14,193],also:[0,2,5,6,9,14,21,22,23,26,28,29,33,35,37,47,49,51,61,63,65,75,77,79,90,92,94,105,107,109,121,123,125,135,137,139,150,152,154,164,166,168,178,180,182,196,197,198,200,201,203,204,205],alter:6,altern:[14,28,194,198,204],although:[3,5,6,8,14,25,27,28,29],altough:6,alwai:[2,3,6,14,23,25,32,194,196,204],am62:7,am62_main_sec_mmr_main_0:68,am62_wkup_sec_mmr_wkup_0:68,am62a:120,am62a_main_sec_mmr_main_0:40,am62a_mcu_sec_mmr_mcu_0:40,am62a_wkup_sec_mmr_wkup_0:40,am62ax:[0,8,14,17,32,41,196,202,206],am62ax_dev_a53_rs_bw_limiter0:[33,34,46],am62ax_dev_a53_ws_bw_limiter1:[33,34,46],am62ax_dev_a53ss0:[33,34,46],am62ax_dev_a53ss0_core_0:[33,34,46],am62ax_dev_a53ss0_core_1:[33,34,46],am62ax_dev_a53ss0_core_2:[33,34,46],am62ax_dev_a53ss0_core_3:[33,34,46],am62ax_dev_board0:[33,34,46],am62ax_dev_c7x256v0:[34,46],am62ax_dev_c7x256v0_c7xv_core_0:[33,34,46],am62ax_dev_c7x256v0_clec:[34,38,46],am62ax_dev_c7x256v0_clk:[33,34,46],am62ax_dev_c7x256v0_core0:[33,34,46],am62ax_dev_c7x256v0_debug:[34,46],am62ax_dev_c7x256v0_gicss:[34,46],am62ax_dev_c7x256v0_pbist:[34,46],am62ax_dev_c7xv_rsws_bs_limiter6:[33,34,46],am62ax_dev_clk_32k_rc_sel_dev_vd:[33,34,46],am62ax_dev_cmp_event_introuter0:[33,34,38,44,46],am62ax_dev_codec0:[33,34,46],am62ax_dev_codec_rs_bw_limiter2:[33,34,46],am62ax_dev_codec_ws_bw_limiter3:[33,34,46],am62ax_dev_compute_cluster0:[34,46],am62ax_dev_compute_cluster0_pbist_0:[34,46],am62ax_dev_cpsw0:[33,34,38,46],am62ax_dev_cpt2_aggr0:[33,34,46],am62ax_dev_cpt2_aggr1:[33,34,46],am62ax_dev_csi_rx_if0:[33,34,46],am62ax_dev_dbgsuspendrouter0:[33,34,46],am62ax_dev_dcc0:[33,34,46],am62ax_dev_dcc1:[33,34,46],am62ax_dev_dcc2:[33,34,46],am62ax_dev_dcc3:[33,34,46],am62ax_dev_dcc4:[33,34,46],am62ax_dev_dcc5:[33,34,46],am62ax_dev_dcc6:[33,34,46],am62ax_dev_ddpa0:[33,34,46],am62ax_dev_ddr32ss0:[33,34,46],am62ax_dev_debugss0:[33,34,46],am62ax_dev_debugss_wrap0:[33,34,46],am62ax_dev_dmass0:[34,42,46],am62ax_dev_dmass0_bcdma_0:[33,34,35,43,44,46],am62ax_dev_dmass0_cbass_0:[33,34,46],am62ax_dev_dmass0_intaggr_0:[33,34,38,44,46],am62ax_dev_dmass0_ipcss_0:[33,34,46],am62ax_dev_dmass0_pktdma_0:[33,34,35,43,44,46],am62ax_dev_dmass0_ringacc_0:[33,34,38,43,44],am62ax_dev_dmass1:[34,42,46],am62ax_dev_dmass1_bcdma_0:[33,34,35,43,44,46],am62ax_dev_dmass1_intaggr_0:[33,34,38,44,46],am62ax_dev_dphy_rx0:[33,34,46],am62ax_dev_dss0:[33,34,46],am62ax_dev_ecap0:[33,34,46],am62ax_dev_ecap1:[33,34,46],am62ax_dev_ecap2:[33,34,46],am62ax_dev_elm0:[33,34,46],am62ax_dev_emif_cfg_iso_vd:[34,46],am62ax_dev_emif_data_iso_vd:[34,46],am62ax_dev_epwm0:[33,34,38,46],am62ax_dev_epwm1:[33,34,46],am62ax_dev_epwm2:[33,34,46],am62ax_dev_eqep0:[33,34,46],am62ax_dev_eqep1:[33,34,46],am62ax_dev_eqep2:[33,34,46],am62ax_dev_esm0:[33,34,46],am62ax_dev_fss0:[34,46],am62ax_dev_fss0_fsas_0:[33,34,46],am62ax_dev_fss0_ospi_0:[33,34,46],am62ax_dev_gicss0:[33,34,38,46],am62ax_dev_gpio0:[33,34,38,46],am62ax_dev_gpio1:[33,34,38,46],am62ax_dev_gpmc0:[33,34,46],am62ax_dev_hsm0:[33,34,38,46],am62ax_dev_i2c0:[33,34,46],am62ax_dev_i2c1:[33,34,46],am62ax_dev_i2c2:[33,34,46],am62ax_dev_i2c3:[33,34,46],am62ax_dev_jpgenc0:[33,34,46],am62ax_dev_jpgenc_rs_bw_limiter4:[33,34,46],am62ax_dev_jpgenc_ws_bw_limiter5:[33,34,46],am62ax_dev_led0:[33,34,46],am62ax_dev_mailbox0:[34,46],am62ax_dev_main2mcu_vd:[34,46],am62ax_dev_main_gpiomux_introuter0:[33,34,38,44,46],am62ax_dev_main_usb0_iso_vd:[34,46],am62ax_dev_main_usb1_iso_vd:[34,46],am62ax_dev_mcan0:[33,34,46],am62ax_dev_mcasp0:[33,34,46],am62ax_dev_mcasp1:[33,34,46],am62ax_dev_mcasp2:[33,34,46],am62ax_dev_mcrc64_0:[33,34,46],am62ax_dev_mcspi0:[33,34,46],am62ax_dev_mcspi1:[33,34,46],am62ax_dev_mcspi2:[33,34,46],am62ax_dev_mcu_cpt2_aggr0:[33,34,46],am62ax_dev_mcu_dcc0:[33,34,46],am62ax_dev_mcu_dcc1:[33,34,46],am62ax_dev_mcu_gpio0:[33,34,38,46],am62ax_dev_mcu_i2c0:[33,34,46],am62ax_dev_mcu_mcan0:[33,34,46],am62ax_dev_mcu_mcan1:[33,34,46],am62ax_dev_mcu_mcrc64_0:[33,34,46],am62ax_dev_mcu_mcspi0:[33,34,46],am62ax_dev_mcu_mcspi1:[33,34,46],am62ax_dev_mcu_mcu_16ff0:[33,34,46],am62ax_dev_mcu_obsclk_mux_sel_dev_vd:[33,34,46],am62ax_dev_mcu_pbist0:[33,34,46],am62ax_dev_mcu_r5fss0:[34,46],am62ax_dev_mcu_r5fss0_core0:[33,34,38,46],am62ax_dev_mcu_rti0:[33,34,46],am62ax_dev_mcu_timer0:[33,34,46],am62ax_dev_mcu_timer1:[33,34,46],am62ax_dev_mcu_timer2:[33,34,46],am62ax_dev_mcu_timer3:[33,34,46],am62ax_dev_mcu_uart0:[33,34,46],am62ax_dev_mmcsd0:[33,34,46],am62ax_dev_mmcsd1:[33,34,46],am62ax_dev_mmcsd2:[33,34,46],am62ax_dev_obsclk0_mux_sel_dev_vd:[33,34,46],am62ax_dev_pbist0:[33,34,46],am62ax_dev_pbist3:[33,34,46],am62ax_dev_psc0:[33,34,46],am62ax_dev_psc0_fw_0:[33,34,46],am62ax_dev_pscss0:[34,46],am62ax_dev_rti0:[33,34,46],am62ax_dev_rti1:[33,34,46],am62ax_dev_rti2:[33,34,46],am62ax_dev_rti3:[33,34,46],am62ax_dev_rti4:[33,34,46],am62ax_dev_sms0:[34,46],am62ax_dev_spinlock0:[33,34,46],am62ax_dev_stm0:[33,34,46],am62ax_dev_timer0:[33,34,38,46],am62ax_dev_timer1:[33,34,38,46],am62ax_dev_timer2:[33,34,38,46],am62ax_dev_timer3:[33,34,38,46],am62ax_dev_timer4:[33,34,46],am62ax_dev_timer5:[33,34,46],am62ax_dev_timer6:[33,34,46],am62ax_dev_timer7:[33,34,46],am62ax_dev_timesync_event_router0:[33,34,38,44,46],am62ax_dev_uart0:[33,34,46],am62ax_dev_uart1:[33,34,46],am62ax_dev_uart2:[33,34,46],am62ax_dev_uart3:[33,34,46],am62ax_dev_uart4:[33,34,46],am62ax_dev_uart5:[33,34,46],am62ax_dev_uart6:[33,34,46],am62ax_dev_usb0:[33,34,46],am62ax_dev_usb1:[33,34,46],am62ax_dev_vpac0:[33,34,46],am62ax_dev_vpac_rsws_bw_limiter7:[33,34,46],am62ax_dev_vpac_rsws_bw_limiter8:[33,34,46],am62ax_dev_wkup_clkout_sel_dev_vd:[33,34,46],am62ax_dev_wkup_deepsleep_sources0:[33,34,46],am62ax_dev_wkup_esm0:[33,34,38,46],am62ax_dev_wkup_gtc0:[33,34,38,46],am62ax_dev_wkup_i2c0:[33,34,46],am62ax_dev_wkup_mcu_gpiomux_introuter0:[33,34,38,44,46],am62ax_dev_wkup_pbist0:[33,34,46],am62ax_dev_wkup_pbist1:[34,46],am62ax_dev_wkup_psc0:[33,34,46],am62ax_dev_wkup_r5fss0:[34,46],am62ax_dev_wkup_r5fss0_core0:[33,34,38,46],am62ax_dev_wkup_r5fss0_ss0:[34,46],am62ax_dev_wkup_rtcss0:[33,34,46],am62ax_dev_wkup_rti0:[33,34,46],am62ax_dev_wkup_timer0:[33,34,46],am62ax_dev_wkup_timer1:[33,34,46],am62ax_dev_wkup_uart0:[33,34,46],am62ax_dev_wkup_vtm0:[33,34,46],am62px:206,am62px_dev_a53_rs_bw_limiter0:[47,48,60],am62px_dev_a53_ws_bw_limiter1:[47,48,60],am62px_dev_a53ss0:[47,48,60],am62px_dev_a53ss0_core_0:[47,48,60],am62px_dev_a53ss0_core_1:[47,48,60],am62px_dev_a53ss0_core_2:[47,48,60],am62px_dev_a53ss0_core_3:[47,48,60],am62px_dev_board0:[47,48,60],am62px_dev_clk_32k_rc_sel_dev_vd:[47,48,60],am62px_dev_codec0:[47,48,60],am62px_dev_codec_rs_bw_limiter2:[47,48,60],am62px_dev_codec_ws_bw_limiter3:[47,48,60],am62px_dev_compute_cluster0:[48,60],am62px_dev_compute_cluster0_pbist_0:[48,60],am62px_dev_cpsw0:[47,48,52,60],am62px_dev_cpt2_aggr0:[47,48,60],am62px_dev_cpt2_aggr1:[47,48,60],am62px_dev_csi_rx_if0:[47,48,60],am62px_dev_dbgsuspendrouter0:[47,48,60],am62px_dev_dcc0:[47,48,60],am62px_dev_dcc1:[47,48,60],am62px_dev_dcc2:[47,48,60],am62px_dev_dcc3:[47,48,60],am62px_dev_dcc4:[47,48,60],am62px_dev_dcc5:[47,48,60],am62px_dev_dcc6:[47,48,60],am62px_dev_dcc7:[47,48,60],am62px_dev_dcc8:[47,48,60],am62px_dev_ddpa0:[47,48,60],am62px_dev_ddr32ss0:[47,48,60],am62px_dev_debugss0:[47,48,60],am62px_dev_debugss_wrap0:[47,48,60],am62px_dev_dmass0:[48,56,60],am62px_dev_dmass0_bcdma_0:[47,48,49,57,58,60],am62px_dev_dmass0_cbass_0:[47,48,60],am62px_dev_dmass0_intaggr_0:[47,48,52,58,60],am62px_dev_dmass0_ipcss_0:[47,48,60],am62px_dev_dmass0_pktdma_0:[47,48,49,57,58,60],am62px_dev_dmass0_ringacc_0:[47,48,52,57,58],am62px_dev_dmass1:[48,56,60],am62px_dev_dmass1_bcdma_0:[47,48,49,57,58,60],am62px_dev_dmass1_intaggr_0:[47,48,52,58,60],am62px_dev_dphy_rx0:[47,48,60],am62px_dev_dphy_tx0:[47,48,60],am62px_dev_dss0:[47,48,60],am62px_dev_dss1:[47,48,60],am62px_dev_dss1_dpi0_pclk_dev_vd:[47,48,60],am62px_dev_dss1_dpi0_pllsel_dev_vd:[47,48,60],am62px_dev_dss1_dpi1_pllsel_dev_vd:[47,48,60],am62px_dev_dss_dsi0:[47,48,60],am62px_dev_ecap0:[47,48,60],am62px_dev_ecap1:[47,48,60],am62px_dev_ecap2:[47,48,60],am62px_dev_elm0:[47,48,60],am62px_dev_epwm0:[47,48,52,60],am62px_dev_epwm1:[47,48,60],am62px_dev_epwm2:[47,48,60],am62px_dev_eqep0:[47,48,60],am62px_dev_eqep1:[47,48,60],am62px_dev_eqep2:[47,48,60],am62px_dev_esm0:[47,48,60],am62px_dev_fss0:[48,60],am62px_dev_fss0_fsas_0:[47,48,60],am62px_dev_fss0_ospi_0:[47,48,60],am62px_dev_gicss0:[47,48,52,60],am62px_dev_gpio0:[47,48,52,60],am62px_dev_gpio1:[47,48,52,60],am62px_dev_gpmc0:[47,48,60],am62px_dev_gpu0:[47,48,60],am62px_dev_gpu_rs_bw_limiter9:[47,48,60],am62px_dev_gpu_ws_bw_limiter10:[47,48,60],am62px_dev_hsm0:[47,48,52,60],am62px_dev_i2c0:[47,48,60],am62px_dev_i2c1:[47,48,60],am62px_dev_i2c2:[47,48,60],am62px_dev_i2c3:[47,48,60],am62px_dev_led0:[47,48,60],am62px_dev_mailbox0:[48,60],am62px_dev_main2mcu_vd:[48,60],am62px_dev_main_emif_cfg_iso_vd:[48,60],am62px_dev_main_emif_data_iso_vd:[48,60],am62px_dev_main_gpiomux_introuter0:[47,48,52,58,60],am62px_dev_main_usb0_iso_vd:[48,60],am62px_dev_main_usb2_iso_vd:[48,60],am62px_dev_mcan0:[47,48,60],am62px_dev_mcan1:[47,48,60],am62px_dev_mcasp0:[47,48,60],am62px_dev_mcasp1:[47,48,60],am62px_dev_mcasp2:[47,48,60],am62px_dev_mcrc64_0:[47,48,60],am62px_dev_mcspi0:[47,48,60],am62px_dev_mcspi1:[47,48,60],am62px_dev_mcspi2:[47,48,60],am62px_dev_mcu_cpt2_aggr0:[47,48,60],am62px_dev_mcu_dcc0:[47,48,60],am62px_dev_mcu_dcc1:[47,48,60],am62px_dev_mcu_gpio0:[47,48,52,60],am62px_dev_mcu_i2c0:[47,48,60],am62px_dev_mcu_mcan0:[47,48,60],am62px_dev_mcu_mcan1:[47,48,60],am62px_dev_mcu_mcrc64_0:[47,48,60],am62px_dev_mcu_mcspi0:[47,48,60],am62px_dev_mcu_mcspi1:[47,48,60],am62px_dev_mcu_mcu_16ff0:[47,48,60],am62px_dev_mcu_obsclk_mux_sel_dev_vd:[47,48,60],am62px_dev_mcu_pbist0:[47,48,60],am62px_dev_mcu_r5fss0:[48,60],am62px_dev_mcu_r5fss0_core0:[47,48,52,60],am62px_dev_mcu_rti0:[47,48,60],am62px_dev_mcu_timer0:[47,48,52,60],am62px_dev_mcu_timer1:[47,48,52,60],am62px_dev_mcu_timer2:[47,48,52,60],am62px_dev_mcu_timer3:[47,48,52,60],am62px_dev_mcu_uart0:[47,48,60],am62px_dev_mmcsd0:[47,48,60],am62px_dev_mmcsd1:[47,48,60],am62px_dev_mmcsd2:[47,48,60],am62px_dev_obsclk0_mux_sel_dev_vd:[47,48,60],am62px_dev_oldi_tx_core0:[47,48,60],am62px_dev_oldi_tx_core1:[47,48,60],am62px_dev_pbist0:[47,48,60],am62px_dev_pbist1:[47,48,60],am62px_dev_pbist3:[47,48,60],am62px_dev_psc0:[47,48,60],am62px_dev_psc0_fw_0:[47,48,60],am62px_dev_pscss0:[48,60],am62px_dev_rti0:[47,48,60],am62px_dev_rti15:[47,48,60],am62px_dev_rti1:[47,48,60],am62px_dev_rti2:[47,48,60],am62px_dev_rti3:[47,48,60],am62px_dev_sms0:[48,60],am62px_dev_spinlock0:[47,48,60],am62px_dev_stm0:[47,48,60],am62px_dev_timer0:[47,48,52,60],am62px_dev_timer1:[47,48,52,60],am62px_dev_timer2:[47,48,52,60],am62px_dev_timer3:[47,48,52,60],am62px_dev_timer4:[47,48,52,60],am62px_dev_timer5:[47,48,52,60],am62px_dev_timer6:[47,48,52,60],am62px_dev_timer7:[47,48,52,60],am62px_dev_timesync_event_introuter0:[47,48,52,58,60],am62px_dev_uart0:[47,48,60],am62px_dev_uart1:[47,48,60],am62px_dev_uart2:[47,48,60],am62px_dev_uart3:[47,48,60],am62px_dev_uart4:[47,48,60],am62px_dev_uart5:[47,48,60],am62px_dev_uart6:[47,48,60],am62px_dev_usb0:[47,48,60],am62px_dev_usb1:[47,48,60],am62px_dev_wkup_clkout_sel_dev_vd:[47,48,60],am62px_dev_wkup_deepsleep_sources0:[47,48,60],am62px_dev_wkup_esm0:[47,48,52,60],am62px_dev_wkup_gtc0:[47,48,52,60],am62px_dev_wkup_i2c0:[47,48,60],am62px_dev_wkup_mcu_gpiomux_introuter0:[47,48,52,58,60],am62px_dev_wkup_pbist0:[47,48,60],am62px_dev_wkup_pbist1:[48,60],am62px_dev_wkup_psc0:[47,48,60],am62px_dev_wkup_r5fss0:[48,60],am62px_dev_wkup_r5fss0_core0:[47,48,52,60],am62px_dev_wkup_r5fss0_ss0:[48,60],am62px_dev_wkup_rtcss0:[47,48,60],am62px_dev_wkup_rti0:[47,48,60],am62px_dev_wkup_timer0:[47,48,52,60],am62px_dev_wkup_timer1:[47,48,52,60],am62px_dev_wkup_uart0:[47,48,60],am62px_dev_wkup_vtm0:[47,48,60],am62x:[0,8,14,17,32,196,202,206],am62x_dev_a53_rs_bw_limiter0:[61,62,74],am62x_dev_a53_ws_bw_limiter1:[61,62,74],am62x_dev_a53ss0:[61,62,74],am62x_dev_a53ss0_core_0:[61,62,74],am62x_dev_a53ss0_core_1:[61,62,74],am62x_dev_a53ss0_core_2:[61,62,74],am62x_dev_a53ss0_core_3:[61,62,74],am62x_dev_board0:[61,62,74],am62x_dev_clk_32k_rc_sel_dev_vd:[61,62,74],am62x_dev_cmp_event_introuter0:[61,62,66,72,74],am62x_dev_compute_cluster0:[62,74],am62x_dev_compute_cluster0_pbist_0:[62,74],am62x_dev_cpsw0:[61,62,66,74],am62x_dev_cpt2_aggr0:[61,62,74],am62x_dev_cpt2_aggr1:[61,62,74],am62x_dev_csi_rx_if0:[61,62,74],am62x_dev_dbgsuspendrouter0:[61,62,74],am62x_dev_dcc0:[61,62,74],am62x_dev_dcc1:[61,62,74],am62x_dev_dcc2:[61,62,74],am62x_dev_dcc3:[61,62,74],am62x_dev_dcc4:[61,62,74],am62x_dev_dcc5:[61,62,74],am62x_dev_dcc6:[61,62,74],am62x_dev_ddpa0:[61,62,74],am62x_dev_ddr16ss0:[61,62,74],am62x_dev_debugss0:[61,62,74],am62x_dev_debugss_wrap0:[61,62,74],am62x_dev_dmass0:[62,70,74],am62x_dev_dmass0_bcdma_0:[61,62,63,71,72,74],am62x_dev_dmass0_cbass_0:[61,62,74],am62x_dev_dmass0_intaggr_0:[61,62,66,72,74],am62x_dev_dmass0_ipcss_0:[61,62,74],am62x_dev_dmass0_pktdma_0:[61,62,63,71,72,74],am62x_dev_dmass0_ringacc_0:[61,62,66,71,72],am62x_dev_dphy_rx0:[61,62,74],am62x_dev_dss0:[61,62,74],am62x_dev_ecap0:[61,62,74],am62x_dev_ecap1:[61,62,74],am62x_dev_ecap2:[61,62,74],am62x_dev_elm0:[61,62,74],am62x_dev_emif_cfg_iso_vd:[62,74],am62x_dev_emif_data_iso_vd:[62,74],am62x_dev_epwm0:[61,62,66,74],am62x_dev_epwm1:[61,62,74],am62x_dev_epwm2:[61,62,74],am62x_dev_eqep0:[61,62,74],am62x_dev_eqep1:[61,62,74],am62x_dev_eqep2:[61,62,74],am62x_dev_esm0:[61,62,74],am62x_dev_fss0:[62,74],am62x_dev_fss0_fsas_0:[61,62,74],am62x_dev_fss0_ospi_0:[61,62,74],am62x_dev_gicss0:[61,62,66,74],am62x_dev_gpio0:[61,62,66,74],am62x_dev_gpio1:[61,62,66,74],am62x_dev_gpmc0:[61,62,74],am62x_dev_gpu0:[61,62,74],am62x_dev_gpu_rs_bw_limiter2:[61,62,74],am62x_dev_gpu_ws_bw_limiter3:[61,62,74],am62x_dev_hsm0:[61,62,66,74],am62x_dev_i2c0:[61,62,74],am62x_dev_i2c1:[61,62,74],am62x_dev_i2c2:[61,62,74],am62x_dev_i2c3:[61,62,74],am62x_dev_icssm0:[61,62,66,74],am62x_dev_led0:[61,62,74],am62x_dev_mailbox0:[62,74],am62x_dev_main2mcu_vd:[62,74],am62x_dev_main_gpiomux_introuter0:[61,62,66,72,74],am62x_dev_main_usb0_iso_vd:[62,74],am62x_dev_main_usb1_iso_vd:[62,74],am62x_dev_mcan0:[61,62,74],am62x_dev_mcasp0:[61,62,74],am62x_dev_mcasp1:[61,62,74],am62x_dev_mcasp2:[61,62,74],am62x_dev_mcrc64_0:[61,62,74],am62x_dev_mcspi0:[61,62,74],am62x_dev_mcspi1:[61,62,74],am62x_dev_mcspi2:[61,62,74],am62x_dev_mcu2main_vd:[62,74],am62x_dev_mcu_dcc0:[61,62,74],am62x_dev_mcu_gpio0:[61,62,66,74],am62x_dev_mcu_i2c0:[61,62,74],am62x_dev_mcu_m4fss0:[62,74],am62x_dev_mcu_m4fss0_cbass_0:[61,62,74],am62x_dev_mcu_m4fss0_core0:[61,62,66,74],am62x_dev_mcu_mcan0:[61,62,74],am62x_dev_mcu_mcan1:[61,62,74],am62x_dev_mcu_mcrc64_0:[61,62,74],am62x_dev_mcu_mcspi0:[61,62,74],am62x_dev_mcu_mcspi1:[61,62,74],am62x_dev_mcu_mcu_16ff0:[61,62,74],am62x_dev_mcu_obsclk_mux_sel_dev_vd:[61,62,74],am62x_dev_mcu_rti0:[61,62,74],am62x_dev_mcu_timer0:[61,62,74],am62x_dev_mcu_timer1:[61,62,74],am62x_dev_mcu_timer2:[61,62,74],am62x_dev_mcu_timer3:[61,62,74],am62x_dev_mcu_uart0:[61,62,74],am62x_dev_mmcsd0:[61,62,74],am62x_dev_mmcsd1:[61,62,74],am62x_dev_mmcsd2:[61,62,74],am62x_dev_pbist0:[61,62,74],am62x_dev_pbist1:[61,62,74],am62x_dev_psc0:[61,62,74],am62x_dev_psc0_fw_0:[61,62,74],am62x_dev_pscss0:[62,74],am62x_dev_rti0:[61,62,74],am62x_dev_rti15:[61,62,74],am62x_dev_rti1:[61,62,74],am62x_dev_rti2:[61,62,74],am62x_dev_rti3:[61,62,74],am62x_dev_sms0:[62,74],am62x_dev_spinlock0:[61,62,74],am62x_dev_stm0:[61,62,74],am62x_dev_timer0:[61,62,66,74],am62x_dev_timer1:[61,62,66,74],am62x_dev_timer2:[61,62,66,74],am62x_dev_timer3:[61,62,66,74],am62x_dev_timer4:[61,62,74],am62x_dev_timer5:[61,62,74],am62x_dev_timer6:[61,62,74],am62x_dev_timer7:[61,62,74],am62x_dev_timesync_event_router0:[61,62,66,72,74],am62x_dev_uart0:[61,62,74],am62x_dev_uart1:[61,62,74],am62x_dev_uart2:[61,62,74],am62x_dev_uart3:[61,62,74],am62x_dev_uart4:[61,62,74],am62x_dev_uart5:[61,62,74],am62x_dev_uart6:[61,62,74],am62x_dev_usb0:[61,62,74],am62x_dev_usb1:[61,62,74],am62x_dev_wkup_deepsleep_sources0:[61,62,74],am62x_dev_wkup_esm0:[61,62,66,74],am62x_dev_wkup_gtc0:[61,62,66,74],am62x_dev_wkup_i2c0:[61,62,74],am62x_dev_wkup_mcu_gpiomux_introuter0:[61,62,66,72,74],am62x_dev_wkup_pbist0:[61,62,74],am62x_dev_wkup_psc0:[61,62,74],am62x_dev_wkup_r5fss0:[62,74],am62x_dev_wkup_r5fss0_core0:[61,62,66,74],am62x_dev_wkup_r5fss0_ss0:[62,74],am62x_dev_wkup_rtcss0:[61,62,74],am62x_dev_wkup_rti0:[61,62,74],am62x_dev_wkup_timer0:[61,62,74],am62x_dev_wkup_timer1:[61,62,74],am62x_dev_wkup_uart0:[61,62,74],am62x_dev_wkup_vtm0:[61,62,74],am64:[26,29,205],am64_main_sec_mmr_main_0:82,am64x:[0,8,17,32,196,202,206],am64x_dev_a53ss0:[75,76,89],am64x_dev_a53ss0_core_0:[75,76,89],am64x_dev_a53ss0_core_1:[75,76,89],am64x_dev_adc0:[75,76,89],am64x_dev_board0:[75,76,89],am64x_dev_cmp_event_introuter0:[75,76,80,86,89],am64x_dev_compute_cluster0:[76,89],am64x_dev_compute_cluster0_pbist_0:[76,89],am64x_dev_cpsw0:[75,76,80,89],am64x_dev_cpt2_aggr0:[75,76,89],am64x_dev_cpts0:[75,76,80,89],am64x_dev_dbgsuspendrouter0:[75,76,89],am64x_dev_dcc0:[75,76,89],am64x_dev_dcc1:[75,76,89],am64x_dev_dcc2:[75,76,89],am64x_dev_dcc3:[75,76,89],am64x_dev_dcc4:[75,76,89],am64x_dev_dcc5:[75,76,89],am64x_dev_ddpa0:[75,76,89],am64x_dev_ddr16ss0:[75,76,89],am64x_dev_debugss_wrap0:[75,76,89],am64x_dev_dmass0:[76,84,89],am64x_dev_dmass0_bcdma_0:[75,76,77,85,86,89],am64x_dev_dmass0_cbass_0:[75,76,89],am64x_dev_dmass0_intaggr_0:[75,76,80,86,89],am64x_dev_dmass0_ipcss_0:[75,76,89],am64x_dev_dmass0_pktdma_0:[75,76,77,85,86,89],am64x_dev_dmass0_ringacc_0:[75,76,80,85,86],am64x_dev_dmsc0:[76,89],am64x_dev_ecap0:[75,76,89],am64x_dev_ecap1:[75,76,89],am64x_dev_ecap2:[75,76,89],am64x_dev_elm0:[75,76,89],am64x_dev_emif_data_0_vd:[76,89],am64x_dev_epwm0:[75,76,80,89],am64x_dev_epwm1:[75,76,89],am64x_dev_epwm2:[75,76,89],am64x_dev_epwm3:[75,76,80,89],am64x_dev_epwm4:[75,76,89],am64x_dev_epwm5:[75,76,89],am64x_dev_epwm6:[75,76,80,89],am64x_dev_epwm7:[75,76,89],am64x_dev_epwm8:[75,76,89],am64x_dev_eqep0:[75,76,89],am64x_dev_eqep1:[75,76,89],am64x_dev_eqep2:[75,76,89],am64x_dev_esm0:[75,76,89],am64x_dev_fsirx0:[75,76,89],am64x_dev_fsirx1:[75,76,89],am64x_dev_fsirx2:[75,76,89],am64x_dev_fsirx3:[75,76,89],am64x_dev_fsirx4:[75,76,89],am64x_dev_fsirx5:[75,76,89],am64x_dev_fsitx0:[75,76,89],am64x_dev_fsitx1:[75,76,89],am64x_dev_fss0:[76,89],am64x_dev_fss0_fsas_0:[75,76,89],am64x_dev_fss0_ospi_0:[75,76,89],am64x_dev_gicss0:[75,76,80,89],am64x_dev_gpio0:[75,76,80,89],am64x_dev_gpio1:[75,76,80,89],am64x_dev_gpmc0:[75,76,89],am64x_dev_gtc0:[75,76,80,89],am64x_dev_i2c0:[75,76,89],am64x_dev_i2c1:[75,76,89],am64x_dev_i2c2:[75,76,89],am64x_dev_i2c3:[75,76,89],am64x_dev_led0:[75,76,89],am64x_dev_mailbox0:[76,89],am64x_dev_main2mcu_vd:[76,89],am64x_dev_main_gpiomux_introuter0:[75,76,80,86,89],am64x_dev_mcan0:[75,76,89],am64x_dev_mcan1:[75,76,89],am64x_dev_mcspi0:[75,76,89],am64x_dev_mcspi1:[75,76,89],am64x_dev_mcspi2:[75,76,89],am64x_dev_mcspi3:[75,76,89],am64x_dev_mcspi4:[75,76,89],am64x_dev_mcu2main_vd:[76,89],am64x_dev_mcu_dcc0:[75,76,89],am64x_dev_mcu_esm0:[75,76,80,89],am64x_dev_mcu_gpio0:[75,76,80,89],am64x_dev_mcu_i2c0:[75,76,89],am64x_dev_mcu_i2c1:[75,76,89],am64x_dev_mcu_m4fss0:[76,89],am64x_dev_mcu_m4fss0_cbass_0:[75,76,89],am64x_dev_mcu_m4fss0_core0:[75,76,80,89],am64x_dev_mcu_mcrc64_0:[75,76,89],am64x_dev_mcu_mcspi0:[75,76,89],am64x_dev_mcu_mcspi1:[75,76,89],am64x_dev_mcu_mcu_gpiomux_introuter0:[75,76,80,86,89],am64x_dev_mcu_psc0:[75,76,89],am64x_dev_mcu_rti0:[75,76,89],am64x_dev_mcu_timer0:[75,76,89],am64x_dev_mcu_timer1:[75,76,89],am64x_dev_mcu_timer2:[75,76,89],am64x_dev_mcu_timer3:[75,76,89],am64x_dev_mcu_uart0:[75,76,89],am64x_dev_mcu_uart1:[75,76,89],am64x_dev_mmcsd0:[75,76,89],am64x_dev_mmcsd1:[75,76,89],am64x_dev_pbist0:[75,76,89],am64x_dev_pbist1:[75,76,89],am64x_dev_pbist2:[75,76,89],am64x_dev_pbist3:[75,76,89],am64x_dev_pcie0:[75,76,80,89],am64x_dev_pru_icssg0:[75,76,80,89],am64x_dev_pru_icssg1:[75,76,80,89],am64x_dev_psc0:[75,76,89],am64x_dev_r5fss0:[76,89],am64x_dev_r5fss0_core0:[75,76,80,89],am64x_dev_r5fss0_core1:[75,76,80,89],am64x_dev_r5fss1:[76,89],am64x_dev_r5fss1_core0:[75,76,80,89],am64x_dev_r5fss1_core1:[75,76,80,89],am64x_dev_rti0:[75,76,89],am64x_dev_rti10:[75,76,89],am64x_dev_rti11:[75,76,89],am64x_dev_rti1:[75,76,89],am64x_dev_rti8:[75,76,89],am64x_dev_rti9:[75,76,89],am64x_dev_sa2_ul0:[75,76,89,202],am64x_dev_serdes_10g0:[75,76,89],am64x_dev_spinlock0:[75,76,89],am64x_dev_stm0:[75,76,89],am64x_dev_timer0:[75,76,80,89],am64x_dev_timer10:[75,76,89],am64x_dev_timer11:[75,76,89],am64x_dev_timer1:[75,76,80,89],am64x_dev_timer2:[75,76,80,89],am64x_dev_timer3:[75,76,80,89],am64x_dev_timer4:[75,76,89],am64x_dev_timer5:[75,76,89],am64x_dev_timer6:[75,76,89],am64x_dev_timer7:[75,76,89],am64x_dev_timer8:[75,76,89],am64x_dev_timer9:[75,76,89],am64x_dev_timermgr0:[75,76,89],am64x_dev_timesync_event_introuter0:[75,76,80,86,89],am64x_dev_uart0:[75,76,89],am64x_dev_uart1:[75,76,89],am64x_dev_uart2:[75,76,89],am64x_dev_uart3:[75,76,89],am64x_dev_uart4:[75,76,89],am64x_dev_uart5:[75,76,89],am64x_dev_uart6:[75,76,89],am64x_dev_usb0:[75,76,89],am64x_dev_vtm0:[75,76,89],am65x:[0,32,94,109,196,197,198,201,202,204,206],am65x_sr1:[5,27,120],am65x_sr2:[28,120,198],am65xx:2,am67_main_sec_mmr_main_0:[54,171],am67_mcu_sec_mmr_mcu_0:[54,171],am67_wkup_sec_mmr_wkup_0:[54,171],am6:[14,28,91,92,95,97,98,99,100,101,102,103,104,106,112,117,118,119,120],am6_dev_board0:[90,91,104,105,106,119],am6_dev_cal0:[90,91,95,104,105,106,110,119],am6_dev_cbass0:[90,91,95,104,105,106,110,119],am6_dev_cbass_debug0:[90,91,95,104,105,106,110,119],am6_dev_cbass_fw0:[90,91,95,104,105,106,110,119],am6_dev_cbass_infra0:[90,91,95,104,105,106,110,119],am6_dev_ccdebugss0:[90,91,95,104,105,106,110,119],am6_dev_cmpevent_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_compute_cluster_a53_0:[90,91,104,105,106,119],am6_dev_compute_cluster_a53_1:[90,91,104,105,106,119],am6_dev_compute_cluster_a53_2:[90,91,104,105,106,119],am6_dev_compute_cluster_a53_3:[90,91,104,105,106,119],am6_dev_compute_cluster_cpac0:[90,91,104,106,119],am6_dev_compute_cluster_cpac1:[90,91,104,106,119],am6_dev_compute_cluster_cpac_pbist0:[91,104,106,119],am6_dev_compute_cluster_cpac_pbist1:[91,104,106,119],am6_dev_compute_cluster_msmc0:[90,91,104,105,106,119],am6_dev_compute_cluster_pbist0:[91,104,105,106,119],am6_dev_cpt2_aggr0:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_cal0_0:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_dss_2:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[90,91,104,105,106,119],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[90,91,104,105,106,119],am6_dev_ctrl_mmr0:[90,91,95,104,105,106,110,119],am6_dev_dcc0:[90,91,95,104,105,106,110,119],am6_dev_dcc1:[90,91,95,104,105,106,110,119],am6_dev_dcc2:[90,91,95,104,105,106,110,119],am6_dev_dcc3:[90,91,95,104,105,106,110,119],am6_dev_dcc4:[90,91,95,104,105,106,110,119],am6_dev_dcc5:[90,91,95,104,105,106,110,119],am6_dev_dcc6:[90,91,95,104,105,106,110,119],am6_dev_dcc7:[90,91,95,104,105,106,110,119],am6_dev_ddrss0:[90,91,95,104,105,106,110,119],am6_dev_debugss0:[90,91,95,104,105,106,110,119],am6_dev_debugss_wrap0:[90,91,104,105,106,119],am6_dev_debugsuspendrtr0:[90,91,104,105,106,119],am6_dev_dftss0:[90,91,104,105,106,119],am6_dev_dss0:[90,91,95,104,105,106,110,119],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_dmsc_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_emif_data_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_main2mcu_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_mcu2main_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[91,104,106,119],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[91,104,106,119],am6_dev_ecap0:[90,91,95,104,105,106,110,119],am6_dev_ecc_aggr0:[90,91,104,105,106,119],am6_dev_ecc_aggr1:[90,91,104,105,106,119],am6_dev_ecc_aggr2:[90,91,104,105,106,119],am6_dev_efuse0:[90,91,104,105,106,119],am6_dev_ehrpwm0:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm1:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm2:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm3:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm4:[90,91,95,104,105,106,110,119],am6_dev_ehrpwm5:[90,91,95,104,105,106,110,119],am6_dev_elm0:[90,91,95,104,105,106,110,119],am6_dev_eqep0:[90,91,95,104,105,106,110,119],am6_dev_eqep1:[90,91,95,104,105,106,110,119],am6_dev_eqep2:[90,91,95,104,105,106,110,119],am6_dev_esm0:[90,91,95,104,105,106,110,119],am6_dev_fss_mcu_0:[106,119],am6_dev_gic0:[90,91,95,104,105,106,110,119],am6_dev_gpio0:[90,91,95,104,105,106,110,119],am6_dev_gpio1:[90,91,95,104,105,106,110,119],am6_dev_gpiomux_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_gpmc0:[90,91,95,104,105,106,110,119],am6_dev_gpu0:[90,91,95,104,105,106,110,119],am6_dev_gs80prg_mcu_wrap_wkup_0:[90,91,104,105,106,119],am6_dev_gs80prg_soc_wrap_wkup_0:[90,91,104,105,106,119],am6_dev_gtc0:[90,91,95,104,105,106,110,119],am6_dev_i2c0:[90,91,95,104,105,106,110,119],am6_dev_i2c1:[90,91,95,104,105,106,110,119],am6_dev_i2c2:[90,91,95,104,105,106,110,119],am6_dev_i2c3:[90,91,95,104,105,106,110,119],am6_dev_icemelter_wkup_0:[91,104,106,119],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[90,91,104,105,106,119],am6_dev_k3_led_main_0:[91,104,106,119],am6_dev_main2mcu_lvl_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_main2mcu_pls_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_mcasp0:[90,91,95,104,105,106,110,119],am6_dev_mcasp1:[90,91,95,104,105,106,110,119],am6_dev_mcasp2:[90,91,95,104,105,106,110,119],am6_dev_mcspi0:[90,91,95,104,105,106,110,119],am6_dev_mcspi1:[90,91,95,104,105,106,110,119],am6_dev_mcspi2:[90,91,95,104,105,106,110,119],am6_dev_mcspi3:[90,91,95,104,105,106,110,119],am6_dev_mcspi4:[90,91,104,105,106,119],am6_dev_mcu_adc0:[90,91,104,105,106,119],am6_dev_mcu_adc1:[90,91,104,105,106,119],am6_dev_mcu_armss0:[90,91,104,106,119],am6_dev_mcu_armss0_cpu0:[90,91,95,104,105,106,110,119],am6_dev_mcu_armss0_cpu1:[90,91,95,104,105,106,110,119],am6_dev_mcu_cbass0:[90,91,104,105,106,119],am6_dev_mcu_cbass_debug0:[90,91,104,105,106,119],am6_dev_mcu_cbass_fw0:[90,91,104,105,106,119],am6_dev_mcu_cpsw0:[90,91,95,104,105,106,110,119],am6_dev_mcu_cpt2_aggr0:[90,91,104,105,106,119],am6_dev_mcu_ctrl_mmr0:[90,91,104,105,106,119],am6_dev_mcu_dcc0:[90,91,104,105,106,119],am6_dev_mcu_dcc1:[90,91,104,105,106,119],am6_dev_mcu_dcc2:[90,91,104,105,106,119],am6_dev_mcu_debugss0:[90,91,104,105,106,119],am6_dev_mcu_ecc_aggr0:[90,91,104,105,106,119],am6_dev_mcu_ecc_aggr1:[90,91,104,105,106,119],am6_dev_mcu_efuse0:[90,91,104,105,106,119],am6_dev_mcu_esm0:[90,91,104,105,106,119],am6_dev_mcu_fss0_fsas_0:[91,104,106,119],am6_dev_mcu_fss0_hyperbus0:[90,91,104,105,106,119],am6_dev_mcu_fss0_ospi_0:[90,91,104,105,106,119],am6_dev_mcu_fss0_ospi_1:[90,91,104,105,106,119],am6_dev_mcu_i2c0:[90,91,104,105,106,119],am6_dev_mcu_mcan0:[90,91,104,105,106,119],am6_dev_mcu_mcan1:[90,91,104,105,106,119],am6_dev_mcu_mcspi0:[90,91,104,105,106,119],am6_dev_mcu_mcspi1:[90,91,104,105,106,119],am6_dev_mcu_mcspi2:[90,91,104,105,106,119],am6_dev_mcu_msram0:[90,91,104,105,106,119],am6_dev_mcu_navss0:[90,91,99,104,105,106,114,119],am6_dev_mcu_navss0_intr_aggr_0:[91,95,101,104,106,110,116,119],am6_dev_mcu_navss0_intr_router_0:[91,95,101,104,106,110,116,119],am6_dev_mcu_navss0_mcrc0:[91,95,104,106,110,119],am6_dev_mcu_navss0_proxy0:[91,98,101,104,106,113,116,119],am6_dev_mcu_navss0_ringacc0:[91,95,100,101,104,106,110,115,116,119],am6_dev_mcu_navss0_udmap0:[91,92,95,101,104,106,107,110,116,119],am6_dev_mcu_pbist0:[90,91,104,105,106,119],am6_dev_mcu_pdma0:[90,91,104,105,106,119],am6_dev_mcu_pdma1:[90,91,104,105,106,119],am6_dev_mcu_pll_mmr0:[90,91,104,105,106,119],am6_dev_mcu_psram0:[90,91,104,105,106,119],am6_dev_mcu_rom0:[90,91,104,105,106,119],am6_dev_mcu_rti0:[90,91,104,105,106,119],am6_dev_mcu_rti1:[90,91,104,105,106,119],am6_dev_mcu_sec_mmr0:[90,91,104,105,106,119],am6_dev_mcu_timer0:[90,91,104,105,106,119],am6_dev_mcu_timer1:[90,91,104,105,106,119],am6_dev_mcu_timer2:[90,91,104,105,106,119],am6_dev_mcu_timer3:[90,91,104,105,106,119],am6_dev_mcu_uart0:[90,91,104,105,106,119],am6_dev_mmcsd0:[90,91,95,104,105,106,110,119],am6_dev_mmcsd1:[90,91,95,104,105,106,110,119],am6_dev_mx_efuse_main_chain_main_0:[90,91,104,106,119],am6_dev_mx_efuse_mcu_chain_mcu_0:[90,91,104,106,119],am6_dev_mx_wakeup_reset_sync_wkup_0:[91,104,106,119],am6_dev_navss0:[90,91,95,99,104,105,106,110,114,119],am6_dev_navss0_cpts0:[91,95,104,106,110,119],am6_dev_navss0_intr_router_0:[91,95,101,104,106,110,116,119],am6_dev_navss0_mailbox0_cluster0:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster10:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster11:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster1:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster2:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster3:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster4:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster5:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster6:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster7:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster8:[91,95,104,106,110,119],am6_dev_navss0_mailbox0_cluster9:[91,95,104,106,110,119],am6_dev_navss0_mcrc0:[91,95,104,106,110,119],am6_dev_navss0_modss_inta0:[91,95,101,104,106,110,116,119],am6_dev_navss0_modss_inta1:[91,95,101,104,106,110,116,119],am6_dev_navss0_proxy0:[91,98,101,104,106,113,116,119],am6_dev_navss0_pvu0:[91,95,104,106,110,119],am6_dev_navss0_pvu1:[91,95,104,106,110,119],am6_dev_navss0_ringacc0:[91,95,100,101,104,106,110,115,116,119],am6_dev_navss0_timer_mgr0:[91,104,106,119],am6_dev_navss0_timer_mgr1:[91,104,106,119],am6_dev_navss0_udmap0:[91,92,95,101,104,106,107,110,116,119],am6_dev_navss0_udmass_inta0:[91,95,101,104,106,110,116,119],am6_dev_oldi_tx_core_main_0:[90,91,104,105,106,119],am6_dev_pbist0:[90,91,104,105,106,119],am6_dev_pbist1:[90,91,104,105,106,119],am6_dev_pcie0:[90,91,95,104,105,106,110,119],am6_dev_pcie1:[90,91,95,104,105,106,110,119],am6_dev_pdma0:[90,91,104,105,106,119],am6_dev_pdma1:[90,91,95,104,105,106,110,119],am6_dev_pdma_debug0:[90,91,104,105,106,119],am6_dev_pll_mmr0:[90,91,104,105,106,119],am6_dev_pllctrl0:[90,91,104,105,106,119],am6_dev_pru_icssg0:[90,91,95,104,105,106,110,119],am6_dev_pru_icssg1:[90,91,95,104,105,106,110,119],am6_dev_pru_icssg2:[90,91,95,104,105,106,110,119],am6_dev_psc0:[90,91,104,105,106,119],am6_dev_psramecc0:[90,91,104,105,106,119],am6_dev_rti0:[90,91,104,105,106,119],am6_dev_rti1:[90,91,104,105,106,119],am6_dev_rti2:[90,91,104,105,106,119],am6_dev_rti3:[90,91,104,105,106,119],am6_dev_sa2_ul0:[90,91,95,104,105,106,110,119,202],am6_dev_serdes0:[90,91,104,105,106,119],am6_dev_serdes1:[90,91,104,105,106,119],am6_dev_stm0:[90,91,104,105,106,119],am6_dev_timer0:[90,91,95,104,105,106,110,119],am6_dev_timer10:[90,91,95,104,105,106,110,119],am6_dev_timer11:[90,91,95,104,105,106,110,119],am6_dev_timer1:[90,91,95,104,105,106,110,119],am6_dev_timer2:[90,91,95,104,105,106,110,119],am6_dev_timer3:[90,91,95,104,105,106,110,119],am6_dev_timer4:[90,91,95,104,105,106,110,119],am6_dev_timer5:[90,91,95,104,105,106,110,119],am6_dev_timer6:[90,91,95,104,105,106,110,119],am6_dev_timer7:[90,91,95,104,105,106,110,119],am6_dev_timer8:[90,91,95,104,105,106,110,119],am6_dev_timer9:[90,91,95,104,105,106,110,119],am6_dev_timesync_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_uart0:[90,91,95,104,105,106,110,119],am6_dev_uart1:[90,91,95,104,105,106,110,119],am6_dev_uart2:[90,91,95,104,105,106,110,119],am6_dev_usb3ss0:[90,91,95,104,105,106,110,119],am6_dev_usb3ss1:[90,91,95,104,105,106,110,119],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[91,104,106,119],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[91,104,106,119],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[91,104,106,119],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[91,104,106,119],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[91,104,106,119],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[91,104,106,119],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[91,104,106,119],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[91,104,106,119],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[91,104,106,119],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[91,104,106,119],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[91,104,106,119],am6_dev_wkup_cbass0:[90,91,104,105,106,119],am6_dev_wkup_cbass_fw0:[90,91,104,105,106,119],am6_dev_wkup_ctrl_mmr0:[90,91,104,105,106,119],am6_dev_wkup_dmsc0:[90,91,104,106,119],am6_dev_wkup_dmsc0_cortex_m3_0:[91,95,104,106,110,119],am6_dev_wkup_ecc_aggr0:[90,91,104,105,106,119],am6_dev_wkup_esm0:[90,91,95,104,105,106,110,119],am6_dev_wkup_gpio0:[90,91,95,104,105,106,110,119],am6_dev_wkup_gpiomux_intrtr0:[90,91,95,101,104,105,106,110,116,119],am6_dev_wkup_i2c0:[90,91,104,105,106,119],am6_dev_wkup_pllctrl0:[90,91,104,105,106,119],am6_dev_wkup_psc0:[90,91,104,105,106,119],am6_dev_wkup_uart0:[90,91,104,105,106,119],am6_dev_wkup_vtm0:[90,91,104,105,106,119],am6x:[2,201],among:[5,205],amount:[23,32],ani:[0,2,5,6,9,11,12,13,14,15,16,19,23,26,27,28,29,32,36,41,50,55,64,69,78,83,93,108,124,138,153,167,172,181,192,193,194,196,202,204,205],anoth:[2,5,6,13,14,15,16,18,24,28,32,42,56,70,84,92,99,107,114,123,130,137,144,152,159,173,180,187,192,196,197],anti:23,anyon:7,api:[0,1,2,4,9,10,11,12,13,22,23,26,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,197,198,199,200,201,202,203,205,206],appdata:204,append:[5,19,23,28,198,203],appic:14,appli:[5,13,14,17,22,23,192,197,203,204],applic:[0,3,5,7,9,11,12,13,14,18,21,22,25,26,27,28,35,37,39,49,51,53,63,65,67,77,79,81,92,94,96,107,109,111,123,125,127,137,139,141,152,154,156,166,168,170,180,182,184,192,193,194,198,201,204,205],approach:[0,198],appropri:[5,6,14,26,203],aqcmpintr_level:[95,110],arbitrari:32,arch32:14,architectur:[9,25,28,193],area:[29,196],argument:[8,28,197,204,205],arm0:[39,53,67,81,170],arm:[0,32,96,111,127,141,156,184],arrai:[13,15,16,17,19,23,25,26,28,35,38,43,49,52,57,63,66,71,77,80,85,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,196,200,201,204],ascend:28,asel:12,asn1:[23,200,201,204],asn:23,assert:[6,14,22],assign:[10,12,13,18,25,32,35,37,38,43,49,51,52,57,63,65,66,71,77,79,80,85,92,94,95,98,100,107,109,110,113,115,120,123,125,126,129,131,137,139,140,143,145,152,154,155,158,160,166,168,169,174,180,182,183,186,188,196],associ:[18,22,25,27,33,47,61,75,90,105,121,135,150,164,178],assum:[10,12,13,28,194,204,205],assur:28,asymmetr:[21,198],atcm:14,atcm_en:14,attack:14,attempt:[5,6,12,14,22,23,28,32,192,193,197],attribut:[23,28,194,197],atyp:[28,32],audio:[127,141,156,184],auth_in_plac:23,auth_resource_own:29,auth_typ:23,authent:[0,2,7,23,26,27,29,32,198,199,202,206],authenticate_and_start_imag:14,authinplac:23,author:[23,26,197,204],automat:[3,5,22,26,197],avabl:202,avail:[0,2,3,5,13,14,15,16,17,18,20,21,22,24,26,27,28,29,32,194,200,205],availabler:202,avial:[14,15,17,18,20,21,24],avoid:[14,204,205],back:[2,3,10,11,12,17,25,26,37,51,65,79,94,109,125,139,154,168,182,197,202],backup:200,backward:[5,8,27,28,149,195],bad:32,bad_devic:32,base:[0,3,5,6,9,11,12,13,14,18,22,23,25,26,27,32,35,39,42,43,49,53,56,57,63,67,70,71,77,81,84,85,92,96,98,99,100,107,111,113,114,115,123,127,129,130,131,137,141,143,144,145,152,156,158,159,160,166,170,173,174,180,184,186,187,188,194,196,197,200,202,204],baseport:[8,25],basi:28,basic:[0,14,23],basicconstraint:[23,200,201,204],bc_lvl:[95,110],bcdma:[0,2,13],bcdma_cfg:[42,56,173],bcdma_chan_data_complet:[38,52,66,80,169],bcdma_chan_error:[38,52,66,80,169],bcdma_chan_ring_complet:[38,52,66,80,169],bcdma_rx:[42,56,70,84,159,173,187],bcdma_rx_chan_data_complet:[38,52,66,80,155,169,183],bcdma_rx_chan_error:[38,52,66,80,155,169,183],bcdma_rx_chan_ring_complet:[38,52,66,80,155,169,183],bcdma_tx:[42,56,70,84,159,173,187],bcdma_tx_chan_data_complet:[38,52,66,80,155,169,183],bcdma_tx_chan_error:[38,52,66,80,155,169,183],bcdma_tx_chan_ring_complet:[38,52,66,80,155,169,183],bcfg:23,bcfg_hash:23,becaus:[12,22,28,193],becom:[195,196,201],been:[2,5,17,22,28,32,196,205],beenabl:202,befor:[2,5,7,11,14,19,22,23,25,28,29,32,197,198,200,201,203,204],begin:[3,7,23,26],behav:[0,149],behavior:[3,6,8,28],behaviour:197,behind:[28,202],being:[2,5,6,9,13,14,23,25,27,29,35,44,49,58,63,72,77,86,92,101,107,116,123,132,137,146,152,161,166,175,180,189,193,194,197,201,204],belong:[5,23,32],below:[0,2,5,6,14,15,16,18,20,22,23,24,25,26,27,28,29,32,36,37,50,51,64,65,78,79,93,94,108,109,124,125,138,139,153,154,167,168,181,182,192,194,196,197,198,203,204,205],ber:23,best:5,better:[5,14],between:[2,6,9,12,14,22,28],beyond:[2,13,28],big:23,bin:23,binari:[0,14,19,23,26,28,192,194,197,198,199,200,201,206],binary_fil:28,bit:[2,3,5,6,7,9,10,11,12,13,14,17,18,19,20,22,23,25,26,27,28,29,32,44,58,72,86,101,116,132,146,161,175,189,193,194,195,196,197,200,201,204],bit_count:201,bitfield:[6,9,10,11,12,13,26,28,193,195],blob:[2,7,23,25,26,28,198],block:[0,2,5,6,13,23,28,35,49,63,77,166,200,204],block_copy_chan:[35,43,49,57,63,71,77,85,166,174],block_everyon:[36,50,64,78,93,108,124,138,153,167,181],bmek:[19,200],bmpk:[19,200,201,204],bmpkh:[19,200],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,31,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,170,171,172,173,174,176,177,178,179,180,181,182,183,184,185,186,187,188,190,191,192,193,194,195,196,197,199,200,201,202,203,206],boardcfg:[0,20,23,26,27,28,29,32,36,50,64,78,93,108,124,138,153,167,181,198],boardcfg_abi_maj:25,boardcfg_abi_min:25,boardcfg_abi_rev:[25,29],boardcfg_cfg:25,boardcfg_control_magic_num:25,boardcfg_dbg_cfg:32,boardcfg_dbg_cfg_magic_num:25,boardcfg_desc_t:26,boardcfg_devgrp:25,boardcfg_dkek_cfg_magic_num:25,boardcfg_host_hierarchy_magic_num:25,boardcfg_max_main_host_count:25,boardcfg_max_mcu_host_count:25,boardcfg_msmc:3,boardcfg_msmc_magic_num:25,boardcfg_otp_cfg_magic_num:25,boardcfg_pm_devgrp:27,boardcfg_pm_siz:27,boardcfg_pmp_high:27,boardcfg_pmp_low:27,boardcfg_proc_acl_magic_num:25,boardcfg_rm_devgrp:28,boardcfg_rm_host_cfg:25,boardcfg_rm_host_cfg_magic_num:25,boardcfg_rm_resasg:25,boardcfg_rm_resasg_magic_num:25,boardcfg_rm_siz:28,boardcfg_rmp_high:28,boardcfg_rmp_low:28,boardcfg_sec:29,boardcfg_secproxy_magic_num:25,boardcfg_security_devgrp:29,boardcfg_security_s:29,boardcfg_securityp_high:29,boardcfg_securityp_low:29,boardcfg_siz:25,boardcfg_subhdr:25,boardcfghash:[23,198],boardcfgp_high:25,boardcfgp_low:25,boardconfig:[32,193,200,201],bodi:198,boot:[0,3,4,7,21,25,27,28,29,32,36,37,39,46,50,51,53,60,64,65,67,74,78,79,81,89,93,94,96,104,108,109,111,119,124,125,127,134,138,139,141,148,153,154,156,163,167,168,170,177,181,182,184,191,192,193,196,199,200,202,204,205,206],boot_cor:26,boot_seq:23,bootabl:23,bootcor:23,bootcoreopts_clr:23,bootcoreopts_set:23,bootload:[0,3,23,26,39,53,67,81,96,111,127,141,156,170,184,193],bootpin:[39,53,67,81,96,111,127,141,156,170,184],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,23,25,26,27,28,29,197,198,200,204,205],boundari:[28,197],bp_init_complet:32,brdcfg:[200,201],brddat:204,bring:[8,193,203],broadcast:28,btcm:14,btcm_en:14,buffer:[13,23,25],build:[26,32,87,102,117],built:[27,32],burnt:194,burst:[13,32],bus:[12,13,14,28],bus_intr_64:[103,118],bus_intr_65:[103,118],bus_intr_66:[103,118],bus_intr_67:[103,118],bus_spi_64:[103,118],bus_spi_65:[103,118],bus_spi_66:[103,118],bus_spi_67:[103,118],bus_spi_68:[103,118],bus_spi_69:[103,118],bus_spi_70:[103,118],bus_spi_71:[103,118],bus_spi_72:[103,118],bus_spi_73:[103,118],bus_spi_74:[103,118],bus_spi_75:[103,118],bus_spi_76:[103,118],bus_spi_77:[103,118],bus_spi_78:[103,118],bus_spi_79:[103,118],c47d9ca8d1aae57b8e8784a12f636b2b:204,c66:[14,141],c66_event_in_sync:140,c66_event_in_sync_4:147,c66_event_in_sync_5:147,c66_event_in_sync_6:147,c66_event_in_sync_7:147,c66ss0_core0:[142,147],c66ss1_core0:[142,147],c6x_0:139,c6x_0_0:[139,147],c6x_0_1:[139,147],c6x_1:139,c6x_1_0:[139,147],c6x_1_1:[139,147],c71ss0:142,c7x256v0_c7xv_core_0:[40,171],c7x256v0_clec:[45,176],c7x256v1_c7xv_core_0:171,c7x256v1_clec:176,c7x:[39,139,141,156,170,184],c7x_0:[37,139,147,154,168,182],c7x_0_0:[37,45,154,162,168,176,182,190],c7x_0_1:[154,162,182,190],c7x_1:[139,147,154,168,182],c7x_1_0:[154,162,168,176,182,190],c7x_1_1:[154,162,182,190],c7x_2:182,c7x_2_0:[182,190],c7x_2_1:[182,190],c7x_3:182,c7x_3_0:[182,190],c7x_3_1:[182,190],c89491b8edad0fb3:204,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:204,cach:[3,25,36,50,64,78,93,108,124,138,153,167,181,197],cacheabl:197,cal0_rx:[99,114],calc_val:2,calcul:[12,21,198,203],call:[5,7,8,9,14,26,27,192,193,194,195,198,205],caller:23,can:[0,2,5,6,7,8,9,11,12,13,14,18,19,20,22,23,24,25,26,27,28,29,32,33,34,36,37,39,47,48,50,51,53,61,62,64,65,67,75,76,78,79,81,90,91,92,93,94,96,105,106,107,108,109,111,121,122,123,124,125,127,135,136,137,138,139,141,150,151,152,153,154,156,164,165,167,168,170,178,179,180,181,182,184,192,193,194,195,196,200,201,202,204,205],can_io:7,cannot:[12,13,14,22,28,29,35,38,42,43,49,52,56,57,63,66,70,71,77,80,84,85,92,94,95,98,99,100,107,109,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,197,202,204],canon:23,capabl:[0,3,5,9,11,27,28,29,193],captur:[26,27,28],card:204,care:[6,27,193,198],carefulli:6,carri:[194,196],carveout:7,cast:204,categori:[196,197],caus:[3,28,197,200],cba:0,cba_permission_0:[36,50,64,78,93,108,124,138,153,167,181],cba_permission_1:[36,50,64,78,93,108,124,138,153,167,181],cba_permission_2:[36,50,64,78,93,108,124,138,153,167,181],cba_permission_x:[36,50,64,78,93,108,124,138,153,167,181],cbc:[23,192,198,203],ccboard0:204,cccccccccccccccccccccccccccccccc:204,ccdc_intr_pend:140,ccs1010:204,ccs:204,ccs_base:204,ccs_version:204,center:3,cer:23,ceritif:201,cert_addr_hi:20,cert_addr_lo:20,certain:[2,3,5,6,8,24,26,200],certif:[4,14,19,20,21,22,26,29,32,200,203],certifc:200,certifi:194,certificate_address_hi:14,certificate_address_lo:14,certtyp:26,cfg:[12,13,14,19,28,29],chain:192,challeng:0,chanc:[200,201],chang:[5,9,13,32,198,201,203],channel:[2,9,10,11,12,18,25,28,32,37,51,65,79,94,95,109,110,125,126,139,140,154,155,168,182,183,197],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,21,24,26,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,197,206],charact:204,character:27,characterist:194,chart:5,check:[5,12,13,14,22,23,25,28,29,37,51,65,79,94,109,125,139,154,168,182,192,193,194,197,200,204],checkout:[18,36,50,64,78,93,108,124,138,153,167,181],chip:198,choic:[0,25],choos:[2,5,28,33,47,61,75,90,105,121,135,150,164,178,193,198,200,202,203,204],chose:2,chosen:[2,6,8,23,198,203],claim:[6,14,197,202],clarifi:14,cleanup:14,clear:[6,9,11,13,14,22,23,27,32,205],clk32:5,clk:[5,32],clk_gate:14,clk_id:5,clk_stop:14,clkout:[39,53,67,81,96,111,127,141,156,170,184],clock:[0,4,14,32,39,53,67,81,96,111,120,127,141,156,170,184],clock_dis:32,clock_en:32,clock_set_par:32,clock_set_r:32,clockstatu:5,close:[5,22,200,204],closest:5,clstr_cfg:14,club:[23,201],cluster:[14,40,54,68,82,97,112,128,142,157,171,185,204],cmac:194,cnt:[12,200,201],code:[2,5,14,27,28,32,201,204,205],coher:[14,25,28],cold:196,collect:0,column:[37,51,65,79,94,109,125,139,154,168,182],com:[23,28,200,201,204],combin:[0,3,9,12,19,22,23,27,28,30,36,50,64,78,93,108,124,138,153,167,181,198,200,204,206],come:[32,37,51,65,79,94,109,125,139,154,168,182,198],command:[4,5,14,21,26,204],comment:201,common:[13,17,18,21,26,28,32,92,107,123,137,152,180,204],commun:[0,3,22,27,37,45,51,59,65,73,79,88,94,103,109,118,125,133,139,147,154,162,168,176,182,190,193,204],comp:26,comp_opt:26,comp_siz:26,comp_typ:26,compact:[25,32],compait:149,compani:204,compar:[23,192,193,196,198,204],comparison:[13,14,32],compat:[0,8,23,25,27,28,195],compatibl:2,compil:201,complet:[2,6,7,9,12,13,14,22,25,27,28,29,32,39,53,67,81,96,111,127,141,156,170,184,193,194,203,205],complex:[0,203],complianc:6,complic:14,compon:[0,3,26],component1:26,component2:26,component3:26,component4:26,component5:26,compos:204,comprehend:32,comptyp:26,compulsorili:205,comput:[194,200],compute_cluster0_c71ss0_0:157,compute_cluster0_c71ss0_core0:185,compute_cluster0_c71ss1_0:157,compute_cluster0_c71ss1_core0:185,compute_cluster0_c71ss2_core0:185,compute_cluster0_c71ss3_core0:185,compute_cluster0_clec:[147,162,190],compute_cluster0_gic500ss:[133,147,162,190],compute_cluster0_msmc_1mb:133,compute_cluster0_msmc_en:133,compute_cluster_j7ae_main_0_dmsc_wrap_0:157,compute_cluster_j7ahp_main_0_dmsc_wrap_0:185,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:142,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:128,compute_cluster_msmc0:[97,112,204],concaten:[201,204],concept:[0,14,193,197],concern:193,condit:[0,14],confidenti:192,config:[3,11,14,18,20,23,26,32,193,200,201,204],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[87,102,117],configflags_clr:23,configflags_set:23,configur:[0,1,2,3,4,8,9,15,16,17,19,20,21,22,24,31,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,59,60,61,62,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,102,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,133,134,135,136,137,138,139,140,141,142,143,144,145,147,148,149,150,151,152,153,154,155,156,157,158,159,160,162,163,164,165,166,167,168,169,170,171,172,173,174,176,177,178,179,180,181,182,183,184,185,186,187,188,190,191,193,194,195,199,201,202,203,206],configutaion:26,confirm:[5,14,202],confirugr:[87,102,117],conform:[28,197],confus:[40,54,68,82,97,112,128,142,157,171,185,193],conjunct:[6,14],connect:[5,7,9,27,39,53,67,81,95,96,111,127,141,156,170,184,204],consecut:14,consid:[2,3,10,12,13,14,27,28],consider:32,consist:[3,5,6,8,14,25,27,28,29],consol:[28,32],constant:13,constraint:[7,14,28],consum:28,contact:196,contain:[0,2,3,5,6,8,14,15,16,19,21,22,23,25,26,27,28,29,41,55,69,83,172,192,194,195,196,204],content:[0,3,18,23,28,32,200,204],context:[2,6,7,15,16,37,51,65,79,94,109,125,139,154,168,182,194,196],context_loss_count:6,contigu:[13,28,200],continu:[14,28,192,205],control0:23,control1:23,control:[0,4,9,10,13,18,22,23,25,28,29,33,37,46,47,51,60,61,65,74,75,79,89,90,94,104,105,109,119,121,125,134,135,139,148,150,154,163,164,168,177,178,182,191,193,194,197,202,205,206],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[193,204],convent:[32,204],convert:[12,200],copi:[5,13,23,28,35,49,63,77,166,192,201],copy_as_host:23,core:[0,2,3,7,14,23,24,26,29,32,37,51,65,79,94,109,125,139,154,168,182,194,195,196,197,203,204,205],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[23,204],coredbgsecen:[23,204],corepac:14,coresecdbgen:204,correct:[13,14,37,51,65,79,94,109,125,139,154,168,182,192,200],correctli:[2,29,205],correl:194,correspond:[2,5,9,10,12,13,14,23,26,33,36,47,50,61,64,75,78,90,93,105,108,121,124,135,138,150,153,164,167,178,181,193,195,197,198,200,204,205],corrupt:[25,200,201],cortex:[37,51,65,79,94,109,125,139,154,168,182],could:[8,14,25,28,193,196,201],count:[11,12,13,19,27,32,196,197,200,201],count_leading_zero:201,counter:[6,12,194,198],cover:[10,11,12,202],cpsw2_rx:[42,56,70,84,173],cpsw2_tx:[42,56,70,84,173],cpsw:[96,111,127,141,156,184],cpsw_rx_chan:[35,43,49,57,63,71,77,85,166,174],cpsw_tx_chan:[35,43,49,57,63,71,77,85,166,174],cpts0_comp:[95,110,126,140,155,183],cpts0_genf0:[95,110,126,140,155,183],cpts0_genf1:[95,110,126,140,155,183],cpts0_genf2:[95,110,126,140,155,183],cpts0_genf3:[95,110,126,140,155,183],cpts0_genf4:[95,110,126,140,155,183],cpts0_genf5:[95,110,126,140,155,183],cpts0_hw1_push:[95,110,126,140,155,183],cpts0_hw2_push:[95,110,126,140,155,183],cpts0_hw3_push:[95,110,126,140,155,183],cpts0_hw4_push:[95,110,126,140,155,183],cpts0_hw5_push:[95,110,126,140,155,183],cpts0_hw6_push:[95,110,126,140,155,183],cpts0_hw7_push:[95,110,126,140,155,183],cpts0_hw8_push:[95,110,126,140,155,183],cpts0_sync:[95,110,126,140,155,183],cpts_comp:[38,66,80,95,110,126,140,155,183],cpts_genf0:[38,52,66,80,95,110,126,140,155,169,183],cpts_genf1:[38,52,66,80,95,110,126,140,155,169,183],cpts_genf2:80,cpts_genf3:80,cpts_genf4:80,cpts_genf5:80,cpts_hw1_push:[38,52,66,80,126,140,169,183],cpts_hw2_push:[38,52,66,80,126,140,169,183],cpts_hw3_push:[38,52,66,80,95,110,126,140,155,169,183],cpts_hw4_push:[38,52,66,80,95,110,126,140,155,169,183],cpts_hw5_push:[38,52,66,80,126,140,169,183],cpts_hw6_push:[38,52,66,80,126,140,169,183],cpts_hw7_push:[38,52,66,80,126,140,169,183],cpts_hw8_push:[38,52,66,80,126,140,169,183],cpts_sync:[38,52,66,80,95,110,126,140,155,169,183],cpu0_intr:[38,52,169],cpu1:14,cpu:[0,14,194],creat:[3,5,6,8,14,25,27,28,29,194,198,200],credenti:[12,29],credit:[11,13,25,32],criteria:28,critic:[0,2,3,14,104,119,134,148,163,191,192,193],cross:197,crypto:[0,2,202],cryptograph:202,cryptographi:192,crystal:[39,53,67,81,96,111,127,141,156,170,184],cs_dap:204,cs_dap_0:204,csi_err_irq:[140,155,183],csi_interrupt:[140,155,183],csi_irq:[140,155,183],csi_level:[140,155,183],csi_rx0_rx:173,csi_rx0_tx:173,csi_rx1_rx:173,csi_rx1_tx:173,csi_rx:[42,56,70],csi_tx0_rx:173,csi_tx0_tx:173,csi_tx:70,csl_efail:5,ctm_level:[95,110],ctrl:27,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[27,28],current:[3,5,6,14,17,18,20,23,25,27,28,29,32,44,58,72,86,101,116,132,146,161,175,189,192,197,200,201,204],current_st:[5,6],custmpk:204,custom:[0,5,19,22,23,25,28,192,196,200,204],cycl:7,dalla:201,dat:204,data0_v:12,data1_v:12,data:[0,2,10,12,14,19,23,192,193,194,196,197,200,201,202,204,206],databas:194,datatrack:192,dbg:204,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:204,ddr:[7,39,53,67,81,96,111,127,141,156,170,184],ddrss_control:[126,140,155,183],ddrss_hs_phy_global_error:[126,140,155,183],ddrss_pll_freq_change_req:[126,140,155,183],ddrss_v2a_other_err_lvl:[126,140,155,183],ddrss_v2h_other_err_lvl:[95,110],deal:[193,196],deassert:14,debug:[0,3,4,7,14,19,22,36,50,64,78,93,108,124,138,153,167,181,193,199,206],debug_cert_addr:21,debug_cfg:25,debug_core_sel:23,debug_dis:23,debug_flag:7,debug_ful:[23,204],debug_preserv:23,debug_priv_level:[23,204],debug_publ:[23,204],debug_public_us:[23,204],debug_respons:19,debug_secure_us:[23,204],debug_unlock_cert:204,debugctrl:23,debugg:[22,204],debugss:22,debugtyp:204,debuguid:[23,204],decid:7,decis:[23,200,204],decod:[20,23,32,200],decoupl:12,decrypt:[2,7,19,23,26,194,196,198,199,202,203,206],dedic:[0,25,202],deep:3,def:26,defer:[29,32],defin:[0,2,7,8,9,10,11,12,13,18,23,25,26,27,28,29,32,33,34,47,48,61,62,75,76,87,90,91,94,102,105,106,109,117,121,122,135,136,149,150,151,164,165,178,179,192,193,194,195,197,198],definit:[2,8,25,28,192,204],deiniti:8,delai:[14,22],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[92,107,123,137,152,180],delegated_host:13,deliveri:196,demand:25,demonstr:23,denot:195,dep:32,depend:[6,8,9,14,22,23,26,27,28,29,32,193,196,204],deprec:[197,198],depth:[13,193],der:[23,200,204],deriv:[0,4,25,27,199,202,206],desc:26,describ:[0,2,3,5,6,7,8,9,12,13,14,21,22,23,25,26,28,29,32,33,35,38,42,43,47,49,52,56,57,61,63,66,70,71,75,77,80,84,85,90,92,95,98,99,100,105,107,110,113,114,115,121,123,126,129,130,131,135,137,140,143,144,145,150,152,155,158,159,160,164,166,169,173,174,178,180,183,186,187,188,192,194,196,197,198,200,202,203,204,205],descript:[2,3,4,5,6,7,8,22,23,25,26,27,28,29,33,47,61,75,90,105,120,121,135,150,164,178,192,193,194,195,196,197,200,201,202,204,205],descriptor:[13,26,32],desear:7,design:[3,5,29,32,205],desir:[2,5,6,9,14,29,193,194,197,198,205],desrib:0,dest_addr:26,destaddr:23,destin:[2,3,9,11,13,23,26,32,192,197],detail:[2,14,23,26,32,36,50,64,78,93,108,124,138,153,167,181,192,193,196,200,201,202],detect:[28,35,38,43,49,52,57,63,66,71,77,80,85,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,193],determin:[5,6,11,23,39,53,67,81,96,111,127,141,156,170,184,203,204],determinist:194,dev:[28,32],dev_a53_rs_bw_limiter0_clk_clk:[33,47,61,164],dev_a53_ws_bw_limiter1_clk_clk:[33,47,61,164],dev_a53ss0_a53_divh_clk4_obsclk_out_clk:[33,47,61,164],dev_a53ss0_core_0_a53_core0_arm_clk_clk:[33,47,61,75,164],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[33,47,61,75,164],dev_a53ss0_core_2_a53_core2_arm_clk_clk:[33,47,61,164],dev_a53ss0_core_3_a53_core3_arm_clk_clk:[33,47,61,164],dev_a53ss0_corepac_arm_clk_clk:[33,47,61,75,164],dev_a53ss0_pll_ctrl_clk:[33,47,61,75,164],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:150,dev_a72ss0_arm0_clk_clk:178,dev_a72ss0_arm0_divh_clk8_obsclk_out_clk:178,dev_a72ss0_arm0_msmc_clk_clk:178,dev_a72ss0_arm0_pll_ctrl_clk_clk:178,dev_a72ss0_arm_clk_clk:[135,150],dev_a72ss0_core0_0_arm_clk_clk:121,dev_a72ss0_core0_1_arm_clk_clk:121,dev_a72ss0_core0_arm0_clk_clk:178,dev_a72ss0_core0_arm_clk_clk:[121,135,150],dev_a72ss0_core0_msmc_clk:121,dev_a72ss0_core0_pll_ctrl_clk:121,dev_a72ss0_core1_arm0_clk_clk:178,dev_a72ss0_core1_arm_clk_clk:[135,150],dev_a72ss0_core2_arm0_clk_clk:178,dev_a72ss0_core3_arm0_clk_clk:178,dev_a72ss0_msmc_clk:[135,150],dev_a72ss0_pll_ctrl_clk:[135,150],dev_a72ss1_arm1_clk_clk:178,dev_a72ss1_arm1_divh_clk8_obsclk_out_clk:178,dev_a72ss1_arm1_pll_ctrl_clk_clk:178,dev_a72ss1_core0_arm1_clk_clk:178,dev_a72ss1_core1_arm1_clk_clk:178,dev_a72ss1_core2_arm1_clk_clk:178,dev_a72ss1_core3_arm1_clk_clk:178,dev_aasrc0_rx0_sync:135,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx1_sync:135,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx2_sync:135,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_rx3_sync:135,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_sys_clk:135,dev_aasrc0_tx0_sync:135,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx1_sync:135,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx2_sync:135,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_tx3_sync:135,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:135,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:135,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:135,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:135,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:135,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:135,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:135,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:135,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:135,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:135,dev_aasrc0_vbusp_clk:135,dev_acspcie_buffer0_clkin0:[135,150,178],dev_acspcie_buffer0_clkin0_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[150,178],dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:135,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct2_main_0_ref_der_out_clk:150,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct2_main_0_ref_out_clk:150,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_0_ref_der_out_clk:178,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_0_ref_out_clk:178,dev_acspcie_buffer0_clkin0_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:178,dev_acspcie_buffer0_clkin1:[135,150,178],dev_acspcie_buffer0_clkin1_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[150,178],dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:135,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct2_main_0_ref_der_out_clk:150,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct2_main_0_ref_out_clk:150,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_0_ref_der_out_clk:178,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_0_ref_out_clk:178,dev_acspcie_buffer0_clkin1_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:178,dev_acspcie_buffer0_clkout0_n:135,dev_acspcie_buffer0_clkout0_p:135,dev_acspcie_buffer0_clkout1_n:135,dev_acspcie_buffer0_clkout1_p:135,dev_acspcie_buffer0_pad0_m:[150,178],dev_acspcie_buffer0_pad0_p:[150,178],dev_acspcie_buffer0_pad1_m:[150,178],dev_acspcie_buffer0_pad1_p:[150,178],dev_acspcie_buffer1_clkin0:[135,178],dev_acspcie_buffer1_clkin0_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:178,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:135,dev_acspcie_buffer1_clkin0_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:178,dev_acspcie_buffer1_clkin0_parent_wiz16b8m4ct3_main_1_ref_out_clk:178,dev_acspcie_buffer1_clkin1:[135,178],dev_acspcie_buffer1_clkin1_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:178,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:135,dev_acspcie_buffer1_clkin1_parent_wiz16b8m4ct3_main_1_ref_der_out_clk:178,dev_acspcie_buffer1_clkin1_parent_wiz16b8m4ct3_main_1_ref_out_clk:178,dev_acspcie_buffer1_clkout0_n:135,dev_acspcie_buffer1_clkout0_p:135,dev_acspcie_buffer1_clkout1_n:135,dev_acspcie_buffer1_clkout1_p:135,dev_acspcie_buffer1_pad0_m:178,dev_acspcie_buffer1_pad0_p:178,dev_acspcie_buffer1_pad1_m:178,dev_acspcie_buffer1_pad1_p:178,dev_adc0_adc_clk:75,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:75,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:75,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:75,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:75,dev_adc0_sys_clk:75,dev_adc0_vbus_clk:75,dev_aggr_atb0_dbg_clk:[150,178],dev_atl0_atl_clk:[121,135,150,164,178],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[121,135,150,164,178],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,164,178],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[121,150,178],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:164,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:135,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:135,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_atl0_atl_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:121,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[135,150,178],dev_atl0_atl_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:164,dev_atl0_atl_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_atl0_atl_io_port_atclk_out:[121,135,150,164,178],dev_atl0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_atl0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_atl0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_atl0_atl_io_port_aw:[150,164,178],dev_atl0_atl_io_port_aws_1:[150,164,178],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_1_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2:[150,164,178],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_2_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3:[150,164,178],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_3_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp0_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp1_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp2_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp3_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_aws_parent_board_0_mcasp4_afsx_out_dup0:164,dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[150,178],dev_atl0_atl_io_port_bw:[150,164,178],dev_atl0_atl_io_port_bws_1:[150,164,178],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_1_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2:[150,164,178],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_2_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3:[150,164,178],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_3_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk2_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp0_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp0_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp1_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp1_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp2_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp2_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp3_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp3_afsx_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp4_afsr_out:164,dev_atl0_atl_io_port_bws_parent_board_0_mcasp4_afsx_out:164,dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:[150,178],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:[150,178],dev_atl0_vbus_clk:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:135,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47,61,164],dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47,61,164],dev_board0_audio_ext_refclk0_out:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:135,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,150,164,178],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47,61,164],dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47,61,164],dev_board0_audio_ext_refclk1_out:[33,47,61,121,135,150,164,178],dev_board0_audio_ext_refclk2_in:[47,135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:[135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:[135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:[135,164],dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:[135,164],dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:135,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[135,164],dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk2_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_board0_audio_ext_refclk2_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_board0_audio_ext_refclk2_out:[47,135,164],dev_board0_audio_ext_refclk3_in:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:135,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:135,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:135,dev_board0_audio_ext_refclk3_out:135,dev_board0_bus_ccdc0_pclk_out:[90,105],dev_board0_bus_cpts_rft_clk_out:[90,105],dev_board0_bus_dss0extpclkin_out:[90,105],dev_board0_bus_dss0pclk_in:[90,105],dev_board0_bus_ext_refclk1_out:[90,105],dev_board0_bus_gpmcclk_out:[90,105],dev_board0_bus_mcasp0aclkr_out:[90,105],dev_board0_bus_mcasp0aclkx_out:[90,105],dev_board0_bus_mcasp0ahclkr_out:[90,105],dev_board0_bus_mcasp0ahclkx_out:[90,105],dev_board0_bus_mcasp1aclkr_out:[90,105],dev_board0_bus_mcasp1aclkx_out:[90,105],dev_board0_bus_mcasp1ahclkr_out:[90,105],dev_board0_bus_mcasp1ahclkx_out:[90,105],dev_board0_bus_mcasp2aclkr_out:[90,105],dev_board0_bus_mcasp2aclkx_out:[90,105],dev_board0_bus_mcasp2ahclkr_out:[90,105],dev_board0_bus_mcasp2ahclkx_out:[90,105],dev_board0_bus_mcu_clkout_in:[90,105],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[90,105],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[90,105],dev_board0_bus_mcu_cpts_rft_clk_out:[90,105],dev_board0_bus_mcu_ext_refclk0_out:[90,105],dev_board0_bus_mcu_hyperbus_clk_in:90,dev_board0_bus_mcu_hyperbus_nclk_in:90,dev_board0_bus_mcu_obsclk_in:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_board0_bus_mcu_ospi0clk_in:[90,105],dev_board0_bus_mcu_ospi0dqs_out:[90,105],dev_board0_bus_mcu_ospi0lbclko_in:[90,105],dev_board0_bus_mcu_ospi1clk_in:[90,105],dev_board0_bus_mcu_ospi1dqs_out:[90,105],dev_board0_bus_mcu_ospi1lbclko_in:[90,105],dev_board0_bus_mcu_rgmii1_rclk_out:[90,105],dev_board0_bus_mcu_rgmii1_tclk_out:[90,105],dev_board0_bus_mcu_rmii1_refclk_out:[90,105],dev_board0_bus_mcu_scl0_in:90,dev_board0_bus_mcu_spi0clk_out:[90,105],dev_board0_bus_mcu_spi1clk_out:[90,105],dev_board0_bus_mcu_sysclkout_in:[90,105],dev_board0_bus_obsclk_in:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[90,105],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[90,105],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:90,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:90,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:90,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:90,dev_board0_bus_pcie1refclkm_out:90,dev_board0_bus_pcie1refclkp_out:90,dev_board0_bus_prg0_rgmii1_rclk_out:[90,105],dev_board0_bus_prg0_rgmii1_tclk_in:90,dev_board0_bus_prg0_rgmii1_tclk_out:105,dev_board0_bus_prg0_rgmii2_rclk_out:[90,105],dev_board0_bus_prg0_rgmii2_tclk_in:90,dev_board0_bus_prg0_rgmii2_tclk_out:105,dev_board0_bus_prg1_rgmii1_rclk_out:[90,105],dev_board0_bus_prg1_rgmii1_tclk_in:90,dev_board0_bus_prg1_rgmii1_tclk_out:105,dev_board0_bus_prg1_rgmii2_rclk_out:[90,105],dev_board0_bus_prg1_rgmii2_tclk_out:105,dev_board0_bus_prg2_rgmii1_rclk_out:[90,105],dev_board0_bus_prg2_rgmii1_tclk_in:90,dev_board0_bus_prg2_rgmii1_tclk_out:105,dev_board0_bus_prg2_rgmii2_rclk_out:[90,105],dev_board0_bus_prg2_rgmii2_tclk_in:90,dev_board0_bus_prg2_rgmii2_tclk_out:105,dev_board0_bus_refclk0m_in:90,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:90,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:90,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:90,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:90,dev_board0_bus_refclk0p_in:[90,105],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[90,105],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_refclk1m_in:90,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:90,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:90,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:90,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:90,dev_board0_bus_refclk1p_in:[90,105],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[90,105],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_board0_bus_scl0_in:90,dev_board0_bus_scl1_in:90,dev_board0_bus_scl2_in:90,dev_board0_bus_scl3_in:90,dev_board0_bus_spi0clk_out:[90,105],dev_board0_bus_spi1clk_out:[90,105],dev_board0_bus_spi2clk_out:[90,105],dev_board0_bus_spi3clk_out:[90,105],dev_board0_bus_sysclkout_in:[90,105],dev_board0_bus_usb0refclkm_out:90,dev_board0_bus_usb0refclkp_out:90,dev_board0_bus_wkup_scl0_in:90,dev_board0_bus_wkup_tck_out:[90,105],dev_board0_clkout0_in:[33,47,61,75,164],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:75,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:75,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:[33,47,61,164],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:[33,47,61,164],dev_board0_clkout_in:[121,135],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[121,135],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[121,135],dev_board0_cp_gemac_cpts0_rft_clk_out:[33,47,61,75,164],dev_board0_cpts0_rft_clk_out:[75,121,135,150,178],dev_board0_csi0_rxclkn_out:[150,164,178],dev_board0_csi0_rxclkp_out:[150,164,178],dev_board0_csi0_txclkn_in:[150,178],dev_board0_csi0_txclkp_in:[150,178],dev_board0_csi1_rxclkn_out:[150,164,178],dev_board0_csi1_rxclkp_out:[150,164,178],dev_board0_csi1_txclkn_in:[150,178],dev_board0_csi1_txclkp_in:[150,178],dev_board0_csi2_rxclkn_out:[164,178],dev_board0_csi2_rxclkp_out:[164,178],dev_board0_csi3_rxclkn_out:164,dev_board0_csi3_rxclkp_out:164,dev_board0_ddr0_ck0_in:[33,47,61,135,164],dev_board0_ddr0_ck0_n_in:[33,61,135],dev_board0_ddr0_ck0_out:[33,61],dev_board0_dsi0_txclkn_in:[150,178],dev_board0_dsi0_txclkp_in:[150,178],dev_board0_dsi1_txclkn_in:[150,178],dev_board0_dsi1_txclkp_in:[150,178],dev_board0_dsi_txclkn_in:135,dev_board0_dsi_txclkp_in:135,dev_board0_ext_refclk1_out:[33,47,61,75,121,135,150,164,178],dev_board0_fsi_rx0_clk_out:75,dev_board0_fsi_rx1_clk_out:75,dev_board0_fsi_rx2_clk_out:75,dev_board0_fsi_rx3_clk_out:75,dev_board0_fsi_rx4_clk_out:75,dev_board0_fsi_rx5_clk_out:75,dev_board0_fsi_tx0_clk_in:75,dev_board0_fsi_tx1_clk_in:75,dev_board0_gpmc0_clk_in:[33,47,61,75,121,135,164],dev_board0_gpmc0_clk_out:[121,135,150,178],dev_board0_gpmc0_clklb_in:[33,47,61,75,164],dev_board0_gpmc0_clklb_out:[33,47,61,75,164],dev_board0_gpmc0_clkout_in:[121,150,178],dev_board0_gpmc0_fclk_mux_in:[33,47,61,75,121,135,150,164,178],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[33,61,75],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[33,61,75],dev_board0_hfosc1_clk_out:[90,105,121,135,150,178],dev_board0_hyp0_rxflclk_in:[150,178],dev_board0_hyp0_rxpmclk_out:[150,178],dev_board0_hyp0_txflclk_out:[150,178],dev_board0_hyp0_txpmclk_in:[150,178],dev_board0_hyp1_rxflclk_in:[150,178],dev_board0_hyp1_rxpmclk_out:[150,178],dev_board0_hyp1_txflclk_out:[150,178],dev_board0_hyp1_txpmclk_in:[150,178],dev_board0_i2c0_scl_in:[33,47,61,75,150,164,178],dev_board0_i2c0_scl_out:[33,47,61,75,121,135,150,164,178],dev_board0_i2c1_scl_in:[33,47,61,75,150,164,178],dev_board0_i2c1_scl_out:[33,47,61,75,121,135,150,164,178],dev_board0_i2c2_scl_in:[33,47,61,75,150,164,178],dev_board0_i2c2_scl_out:[33,47,61,75,121,135,150,164,178],dev_board0_i2c3_scl_in:[33,47,61,75,150,164,178],dev_board0_i2c3_scl_out:[33,47,61,75,121,135,150,164,178],dev_board0_i2c4_scl_in:[150,164,178],dev_board0_i2c4_scl_out:[121,135,150,164,178],dev_board0_i2c5_scl_in:[150,178],dev_board0_i2c5_scl_out:[121,135,150,178],dev_board0_i2c6_scl_in:[150,178],dev_board0_i2c6_scl_out:[121,135,150,178],dev_board0_i3c0_scl_in:[121,135],dev_board0_i3c0_scl_out:[121,135],dev_board0_led_clk_out:[75,121,135,150,178],dev_board0_mcan0_rx_out:[150,178],dev_board0_mcan10_rx_out:[150,178],dev_board0_mcan11_rx_out:[150,178],dev_board0_mcan12_rx_out:[150,178],dev_board0_mcan13_rx_out:[150,178],dev_board0_mcan14_rx_out:[150,178],dev_board0_mcan15_rx_out:[150,178],dev_board0_mcan16_rx_out:[150,178],dev_board0_mcan17_rx_out:[150,178],dev_board0_mcan1_rx_out:[150,178],dev_board0_mcan2_rx_out:[150,178],dev_board0_mcan3_rx_out:[150,178],dev_board0_mcan4_rx_out:[150,178],dev_board0_mcan5_rx_out:[150,178],dev_board0_mcan6_rx_out:[150,178],dev_board0_mcan7_rx_out:[150,178],dev_board0_mcan8_rx_out:[150,178],dev_board0_mcan9_rx_out:[150,178],dev_board0_mcasp0_aclkr_in:[33,47,61,121,135,150,164,178],dev_board0_mcasp0_aclkr_out:[33,47,61,121,135,150,164,178],dev_board0_mcasp0_aclkx_in:[33,47,61,121,135,150,164,178],dev_board0_mcasp0_aclkx_out:[33,47,61,121,135,150,164,178],dev_board0_mcasp0_afsr_in:[33,47,61,164],dev_board0_mcasp0_afsr_out:[47,135,150,164,178],dev_board0_mcasp0_afsx_in:[33,47,61,164],dev_board0_mcasp0_afsx_out:[47,135,150,164,178],dev_board0_mcasp10_aclkr_in:135,dev_board0_mcasp10_aclkr_out:135,dev_board0_mcasp10_aclkx_in:135,dev_board0_mcasp10_aclkx_out:135,dev_board0_mcasp10_afsr_out:135,dev_board0_mcasp10_afsx_out:135,dev_board0_mcasp11_aclkr_in:135,dev_board0_mcasp11_aclkr_out:135,dev_board0_mcasp11_aclkx_in:135,dev_board0_mcasp11_aclkx_out:135,dev_board0_mcasp11_afsr_out:135,dev_board0_mcasp11_afsx_out:135,dev_board0_mcasp1_aclkr_in:[33,47,61,121,135,150,164,178],dev_board0_mcasp1_aclkr_out:[33,47,61,121,135,150,164,178],dev_board0_mcasp1_aclkx_in:[33,47,61,121,135,150,164,178],dev_board0_mcasp1_aclkx_out:[33,47,61,121,135,150,164,178],dev_board0_mcasp1_afsr_in:[33,47,61,164],dev_board0_mcasp1_afsr_out:[47,135,150,164,178],dev_board0_mcasp1_afsx_in:[33,47,61,164],dev_board0_mcasp1_afsx_out:[47,135,150,164,178],dev_board0_mcasp2_aclkr_in:[33,47,61,121,135,150,164,178],dev_board0_mcasp2_aclkr_out:[33,47,61,121,135,150,164,178],dev_board0_mcasp2_aclkx_in:[33,47,61,121,135,150,164,178],dev_board0_mcasp2_aclkx_out:[33,47,61,121,135,150,164,178],dev_board0_mcasp2_afsr_in:[33,47,61,164],dev_board0_mcasp2_afsr_out:[47,135,150,164,178],dev_board0_mcasp2_afsx_in:[33,47,61,164],dev_board0_mcasp2_afsx_out:[47,135,150,164,178],dev_board0_mcasp3_aclkr_in:[135,150,164,178],dev_board0_mcasp3_aclkr_out:[47,135,150,164,178],dev_board0_mcasp3_aclkx_in:[135,150,164,178],dev_board0_mcasp3_aclkx_out:[47,135,150,164,178],dev_board0_mcasp3_afsr_in:164,dev_board0_mcasp3_afsr_out:[135,150,164,178],dev_board0_mcasp3_afsx_in:164,dev_board0_mcasp3_afsx_out:[135,150,164,178],dev_board0_mcasp4_aclkr_in:[135,150,164,178],dev_board0_mcasp4_aclkr_out:[47,135,150,164,178],dev_board0_mcasp4_aclkx_in:[135,150,164,178],dev_board0_mcasp4_aclkx_out:[47,135,150,164,178],dev_board0_mcasp4_afsr_in:164,dev_board0_mcasp4_afsr_out:[135,150,164,178],dev_board0_mcasp4_afsx_in:164,dev_board0_mcasp4_afsx_out:[135,150,164,178],dev_board0_mcasp5_aclkr_in:135,dev_board0_mcasp5_aclkr_out:135,dev_board0_mcasp5_aclkx_in:135,dev_board0_mcasp5_aclkx_out:135,dev_board0_mcasp5_afsr_out:135,dev_board0_mcasp5_afsx_out:135,dev_board0_mcasp6_aclkr_in:135,dev_board0_mcasp6_aclkr_out:135,dev_board0_mcasp6_aclkx_in:135,dev_board0_mcasp6_aclkx_out:135,dev_board0_mcasp6_afsr_out:135,dev_board0_mcasp6_afsx_out:135,dev_board0_mcasp7_aclkr_in:135,dev_board0_mcasp7_aclkr_out:135,dev_board0_mcasp7_aclkx_in:135,dev_board0_mcasp7_aclkx_out:135,dev_board0_mcasp7_afsr_out:135,dev_board0_mcasp7_afsx_out:135,dev_board0_mcasp8_aclkr_in:135,dev_board0_mcasp8_aclkr_out:135,dev_board0_mcasp8_aclkx_in:135,dev_board0_mcasp8_aclkx_out:135,dev_board0_mcasp8_afsr_out:135,dev_board0_mcasp8_afsx_out:135,dev_board0_mcasp9_aclkr_in:135,dev_board0_mcasp9_aclkr_out:135,dev_board0_mcasp9_aclkx_in:135,dev_board0_mcasp9_aclkx_out:135,dev_board0_mcasp9_afsr_out:135,dev_board0_mcasp9_afsx_out:135,dev_board0_mcu_clkout0_in:[121,135,150,178],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[121,135,150,178],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[121,135,150,178],dev_board0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_board0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_hyperbus0_ck_in:[121,135,150,178],dev_board0_mcu_hyperbus0_ckn_in:[121,135,150,178],dev_board0_mcu_i2c0_scl_in:[61,75,121,135,150,178],dev_board0_mcu_i2c0_scl_out:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_i2c1_scl_in:[75,150,178],dev_board0_mcu_i2c1_scl_out:[75,121,135,150,178],dev_board0_mcu_i3c0_scl_in:[121,135,150,178],dev_board0_mcu_i3c0_scl_out:[121,135,150,178],dev_board0_mcu_i3c0_sda_out:[150,178],dev_board0_mcu_i3c1_scl_in:135,dev_board0_mcu_i3c1_scl_out:135,dev_board0_mcu_mcan0_rx_out:[150,178],dev_board0_mcu_mcan1_rx_out:[150,178],dev_board0_mcu_mdio0_mdc_in:[121,135,150,178],dev_board0_mcu_obsclk0_in:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_ospi0_clk_in:[121,135,150,178],dev_board0_mcu_ospi0_dqs_out:[121,135,150,178],dev_board0_mcu_ospi0_lbclko_in:[121,135,150,178],dev_board0_mcu_ospi0_lbclko_out:[150,178],dev_board0_mcu_ospi1_clk_in:[135,178],dev_board0_mcu_ospi1_dqs_out:[135,150,178],dev_board0_mcu_ospi1_lbclko_in:[135,150,178],dev_board0_mcu_ospi1_lbclko_out:[150,178],dev_board0_mcu_rgmii1_rxc_out:[121,135,150,178],dev_board0_mcu_rgmii1_txc_in:[121,135,150,178],dev_board0_mcu_rgmii1_txc_out:135,dev_board0_mcu_rmii1_ref_clk_out:[121,135,150,178],dev_board0_mcu_spi0_clk_in:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_spi0_clk_out:[33,47,61,75,150,164,178],dev_board0_mcu_spi1_clk_in:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_spi1_clk_out:[33,47,61,75,150,164,178],dev_board0_mcu_sysclkout0_in:[33,47,61,75,121,135,150,164,178],dev_board0_mcu_timer_io0_in:[33,47,61,75,164],dev_board0_mcu_timer_io1_in:[33,47,61,75,164],dev_board0_mcu_timer_io2_in:[33,47,61,75,164],dev_board0_mcu_timer_io3_in:[33,47,61,75,164],dev_board0_mdio0_mdc_in:[33,47,61,121,135,164,178],dev_board0_mdio1_mdc_in:[150,178],dev_board0_mlb0_mlbclk_out:135,dev_board0_mlb0_mlbcp_out:135,dev_board0_mmc0_clk_in:[33,135],dev_board0_mmc0_clk_out:[33,61],dev_board0_mmc0_clklb_in:[33,61],dev_board0_mmc0_clklb_out:[33,61],dev_board0_mmc1_clk_in:[33,47,61,75,121,135,150,164,178],dev_board0_mmc1_clk_out:[33,47,61,150,164,178],dev_board0_mmc1_clklb_in:[33,47,61,150,164,178],dev_board0_mmc1_clklb_out:[33,47,61,75,150,164,178],dev_board0_mmc2_clk_in:[33,47,61,135,164],dev_board0_mmc2_clk_out:[33,47,61,164],dev_board0_mmc2_clklb_in:[33,47,61,164],dev_board0_mmc2_clklb_out:[33,47,61,164],dev_board0_obsclk0_in:[33,47,61,75,121,135,150,164,178],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:121,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:61,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[61,75],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:75,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[61,75],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[61,75,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:61,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:61,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:178,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:178,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:75,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[61,75],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[75,121,135],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[135,150,178],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:135,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[61,75,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[61,75,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[61,75,121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[61,75,121,135],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[121,135,150,178],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:61,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:75,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:75,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:75,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:61,dev_board0_obsclk0_in_parent_main_obsclk_div_out0:[33,47,164],dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:121,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:135,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[121,135,150,178],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:61,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:61,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:178,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:178,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:178,dev_board0_obsclk1_in:[33,47,121,135,150,164,178],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:[150,178],dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:[150,164,178],dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:178,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:178,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:135,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:135,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:135,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,178],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[150,178],dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_board0_obsclk1_in_parent_main_obsclk_div_out0:164,dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_board0_obsclk1_in_parent_obsclk1_mux_out0:[150,178],dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:178,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:178,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:178,dev_board0_obsclk2_in:121,dev_board0_ospi0_clk_in:[47,164],dev_board0_ospi0_dqs_out:[33,47,61,75,164],dev_board0_ospi0_lbclko_in:[33,47,61,75,164],dev_board0_ospi0_lbclko_out:[33,47,61,75,164],dev_board0_pcie_refclk0_n_out_in:178,dev_board0_pcie_refclk0_p_out_in:178,dev_board0_pcie_refclk0n_in:135,dev_board0_pcie_refclk0n_out:135,dev_board0_pcie_refclk0n_out_in:135,dev_board0_pcie_refclk0p_in:135,dev_board0_pcie_refclk0p_out:135,dev_board0_pcie_refclk0p_out_in:135,dev_board0_pcie_refclk1_n_out_in:[150,178],dev_board0_pcie_refclk1_p_out_in:[150,178],dev_board0_pcie_refclk1n_in:135,dev_board0_pcie_refclk1n_out:135,dev_board0_pcie_refclk1n_out_in:135,dev_board0_pcie_refclk1p_in:135,dev_board0_pcie_refclk1p_out:135,dev_board0_pcie_refclk1p_out_in:135,dev_board0_pcie_refclk2_n_out_in:178,dev_board0_pcie_refclk2_p_out_in:178,dev_board0_pcie_refclk2n_in:135,dev_board0_pcie_refclk2n_out:135,dev_board0_pcie_refclk2p_in:135,dev_board0_pcie_refclk2p_out:135,dev_board0_pcie_refclk3_n_out_in:[150,178],dev_board0_pcie_refclk3_p_out_in:[150,178],dev_board0_pcie_refclk3n_in:135,dev_board0_pcie_refclk3n_out:135,dev_board0_pcie_refclk3p_in:135,dev_board0_pcie_refclk3p_out:135,dev_board0_prg0_mdio0_mdc_in:[75,135],dev_board0_prg0_rgmii1_rxc_out:[75,135],dev_board0_prg0_rgmii1_txc_in:[75,135],dev_board0_prg0_rgmii1_txc_out:[75,135],dev_board0_prg0_rgmii2_rxc_out:[75,135],dev_board0_prg0_rgmii2_txc_in:[75,135],dev_board0_prg0_rgmii2_txc_out:[75,135],dev_board0_prg1_mdio0_mdc_in:[75,135],dev_board0_prg1_rgmii1_rxc_out:[75,135],dev_board0_prg1_rgmii1_txc_in:[75,135],dev_board0_prg1_rgmii1_txc_out:[75,135],dev_board0_prg1_rgmii2_rxc_out:[75,135],dev_board0_prg1_rgmii2_txc_in:[75,135],dev_board0_prg1_rgmii2_txc_out:[75,135],dev_board0_rgmii1_rxc_out:[33,47,61,75,121,150,164,178],dev_board0_rgmii1_txc_in:[33,61,75,121,150,178],dev_board0_rgmii1_txc_out:[33,61,75],dev_board0_rgmii2_rxc_out:[33,47,61,75,121,164],dev_board0_rgmii2_txc_in:[33,61,75,121],dev_board0_rgmii2_txc_out:[33,61,75],dev_board0_rgmii3_rxc_out:[121,135],dev_board0_rgmii3_txc_in:121,dev_board0_rgmii4_rxc_out:[121,135],dev_board0_rgmii4_txc_in:121,dev_board0_rgmii5_rxc_out:135,dev_board0_rgmii6_rxc_out:135,dev_board0_rgmii7_rxc_out:135,dev_board0_rgmii8_rxc_out:135,dev_board0_rmii1_ref_clk_out:[33,47,61,164],dev_board0_rmii2_ref_clk_out:[33,47,61,164],dev_board0_rmii_ref_clk_out:[75,121,135,150,178],dev_board0_serdes0_refclk_n_in:[150,178],dev_board0_serdes0_refclk_n_out:[150,178],dev_board0_serdes0_refclk_p_in:[150,178],dev_board0_serdes0_refclk_p_out:[150,178],dev_board0_serdes1_refclk_n_in:178,dev_board0_serdes1_refclk_n_out:178,dev_board0_serdes1_refclk_p_in:178,dev_board0_serdes1_refclk_p_out:178,dev_board0_serdes2_refclk_n_in:178,dev_board0_serdes2_refclk_n_out:178,dev_board0_serdes2_refclk_p_in:178,dev_board0_serdes2_refclk_p_out:178,dev_board0_serdes4_refclk_n_in:178,dev_board0_serdes4_refclk_n_out:178,dev_board0_serdes4_refclk_p_in:178,dev_board0_serdes4_refclk_p_out:178,dev_board0_spi0_clk_in:[33,47,61,75,121,135,150,164,178],dev_board0_spi0_clk_out:[33,47,61,75,150,164,178],dev_board0_spi1_clk_in:[33,47,61,75,121,135,150,164,178],dev_board0_spi1_clk_out:[33,47,61,75,150,164,178],dev_board0_spi2_clk_in:[33,47,61,75,121,135,150,164,178],dev_board0_spi2_clk_out:[33,47,61,75,150,164,178],dev_board0_spi3_clk_in:[75,121,135,150,178],dev_board0_spi3_clk_out:[75,150,178],dev_board0_spi4_clk_in:75,dev_board0_spi4_clk_out:75,dev_board0_spi5_clk_in:[121,135,150,178],dev_board0_spi5_clk_out:[150,178],dev_board0_spi6_clk_in:[121,135,150,178],dev_board0_spi6_clk_out:[150,178],dev_board0_spi7_clk_in:[121,135,150,178],dev_board0_spi7_clk_out:[150,178],dev_board0_sysclkout0_in:[33,47,61,75,121,135,150,164,178],dev_board0_tck_out:[33,47,61,75,121,135,150,164,178],dev_board0_timer_io0_in:[33,47,61,75,164],dev_board0_timer_io10_in:75,dev_board0_timer_io11_in:75,dev_board0_timer_io1_in:[33,47,61,75,164],dev_board0_timer_io2_in:[33,47,61,75,164],dev_board0_timer_io3_in:[33,47,61,75,164],dev_board0_timer_io4_in:[33,47,61,75,164],dev_board0_timer_io5_in:[33,47,61,75,164],dev_board0_timer_io6_in:[33,47,61,75,164],dev_board0_timer_io7_in:[33,47,61,75,164],dev_board0_timer_io8_in:75,dev_board0_timer_io9_in:75,dev_board0_trc_clk_in:[33,47,61,121,135,150,164,178],dev_board0_ufs0_ref_clk_in:[135,178],dev_board0_vout0_extpclkin_out:[33,47,61,150,164,178],dev_board0_vout0_pclk_in:[33,47,61,150,164,178],dev_board0_vout0_pclk_in_parent_k3_dss_ul_main_0_dpi_1_out_clk:164,dev_board0_vout0_pclk_in_parent_k3_dss_ul_main_1_dpi_0_out_clk:164,dev_board0_vout0_pclk_in_parent_k3_dss_ul_main_1_dpi_1_out_clk:164,dev_board0_vout1_extpclkin_out:135,dev_board0_vout1_pclk_in:135,dev_board0_vout2_extpclkin_out:135,dev_board0_vout2_pclk_in:135,dev_board0_vpfe0_pclk_out:135,dev_board0_wkup_clkout0_in:[33,47,61,164],dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:61,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:[33,47,61,164],dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:61,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:61,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:61,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:61,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:61,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:61,dev_board0_wkup_clkout0_in_parent_wkup_clkout_sel_out0:[33,47,164],dev_board0_wkup_i2c0_scl_in:[121,135,150,178],dev_board0_wkup_i2c0_scl_out:[47,121,135,150,164,178],dev_board0_wkup_lf_clkin_out:121,dev_c66ss0_core0_gem_clk2_out_clk:135,dev_c66ss0_core0_gem_clkin_clk:135,dev_c66ss0_core0_gem_pbist_rom_clk:135,dev_c66ss0_core0_gem_trc_clk:135,dev_c66ss0_introuter0_intr_clk:135,dev_c66ss1_core0_gem_clk2_out_clk:135,dev_c66ss1_core0_gem_clkin_clk:135,dev_c66ss1_core0_gem_pbist_rom_clk:135,dev_c66ss1_core0_gem_trc_clk:135,dev_c66ss1_introuter0_intr_clk:135,dev_c71ss0_c7x_clk:135,dev_c71ss0_mma_mma_clk:135,dev_c71ss0_mma_pll_ctrl_clk:135,dev_c71ss0_pll_ctrl_clk:135,dev_c7x256v0_c7xv_core_0_c7xv_clk:[33,164],dev_c7x256v0_clk_c7xv_clk:[33,164],dev_c7x256v0_clk_c7xv_divh_clk4_obsclk_out_clk:[33,164],dev_c7x256v0_clk_divh_clk2_soc_gclk:[33,164],dev_c7x256v0_clk_divh_clk4_gclk:[33,164],dev_c7x256v0_clk_divh_clk4_soc_gclk:[33,164],dev_c7x256v0_clk_divp_clk1_gclk:[33,164],dev_c7x256v0_clk_divp_clk1_soc_gclk:[33,164],dev_c7x256v0_clk_pll_ctrl_clk:[33,164],dev_c7x256v0_core0_divh_clk2_soc_gclk:[33,164],dev_c7x256v0_core0_divh_clk4_gclk:[33,164],dev_c7x256v0_core0_divh_clk4_soc_gclk:[33,164],dev_c7x256v0_core0_divp_clk1_gclk:[33,164],dev_c7x256v0_core0_divp_clk1_soc_gclk:[33,164],dev_c7x256v1_c7xv_core_0_c7xv_clk:164,dev_c7x256v1_clk_c7xv_clk:164,dev_c7x256v1_clk_c7xv_divh_clk4_obsclk_out_clk:164,dev_c7x256v1_clk_divh_clk2_soc_gclk:164,dev_c7x256v1_clk_divh_clk4_gclk:164,dev_c7x256v1_clk_divh_clk4_soc_gclk:164,dev_c7x256v1_clk_divp_clk1_gclk:164,dev_c7x256v1_clk_divp_clk1_soc_gclk:164,dev_c7x256v1_clk_pll_ctrl_clk:164,dev_c7x256v1_core0_divh_clk2_soc_gclk:164,dev_c7x256v1_core0_divh_clk4_gclk:164,dev_c7x256v1_core0_divh_clk4_soc_gclk:164,dev_c7x256v1_core0_divp_clk1_gclk:164,dev_c7x256v1_core0_divp_clk1_soc_gclk:164,dev_c7xv_rsws_bs_limiter11_clk_clk:164,dev_c7xv_rsws_bs_limiter6_clk_clk:[33,164],dev_cal0_bus_clk:[90,105],dev_cal0_bus_cp_c_clk:[90,105],dev_cbass0_bus_main_sysclk0_2_clk:[90,105],dev_cbass0_bus_main_sysclk0_4_clk:[90,105],dev_cbass_debug0_bus_main_sysclk0_2_clk:[90,105],dev_cbass_debug0_bus_main_sysclk0_4_clk:[90,105],dev_cbass_fw0_bus_main_sysclk0_2_clk:[90,105],dev_cbass_fw0_bus_main_sysclk0_4_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_cbass_infra0_bus_main_sysclk0_2_clk:[90,105],dev_cbass_infra0_bus_main_sysclk0_4_clk:[90,105],dev_ccdebugss0_bus_atb0_clk:[90,105],dev_ccdebugss0_bus_atb1_clk:[90,105],dev_ccdebugss0_bus_cfg_clk:[90,105],dev_ccdebugss0_bus_dbg_clk:[90,105],dev_ccdebugss0_bus_sys_clk:[90,105],dev_clk_32k_rc_sel_dev_vd_clk:[33,47,61,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:61,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[33,47,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[33,47,61,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,61,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3_dup0:[33,47,164],dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_cmp_event_introuter0_intr_clk:[33,61,75],dev_cmpevent_intrtr0_bus_intr_clk:[90,105],dev_cmpevent_intrtr0_intr_clk:[121,135,150,178],dev_codec0_vpu_aclk_clk:[33,47,150,164,178],dev_codec0_vpu_bclk_clk:[33,47,150,164,178],dev_codec0_vpu_cclk_clk:[33,47,150,164,178],dev_codec0_vpu_pclk_clk:[33,47,150,164,178],dev_codec1_vpu_aclk_clk:178,dev_codec1_vpu_bclk_clk:178,dev_codec1_vpu_cclk_clk:178,dev_codec1_vpu_pclk_clk:178,dev_codec_rs_bw_limiter2_clk_clk:[33,47,164],dev_codec_ws_bw_limiter3_clk_clk:[33,47,164],dev_compute_cluster0_c71ss0_0_c7x_clk:150,dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:150,dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:150,dev_compute_cluster0_c71ss0_c7x_clk:178,dev_compute_cluster0_c71ss0_c7x_divh_clk4_obsclk_out_clk:178,dev_compute_cluster0_c71ss0_core0_c7x_clk:178,dev_compute_cluster0_c71ss0_core0_pll_ctrl_clk_clk:178,dev_compute_cluster0_c71ss1_0_c7x_clk:150,dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:150,dev_compute_cluster0_c71ss1_c7x_clk:178,dev_compute_cluster0_c71ss1_core0_c7x_clk:178,dev_compute_cluster0_c71ss1_core0_pll_ctrl_clk_clk:178,dev_compute_cluster0_c71ss2_c7x_clk:178,dev_compute_cluster0_c71ss2_core0_c7x_clk:178,dev_compute_cluster0_c71ss3_c7x_clk:178,dev_compute_cluster0_c71ss3_core0_c7x_clk:178,dev_compute_cluster0_cfg_wrap_clk4_clk:135,dev_compute_cluster0_clec_clk1_clk:[135,150],dev_compute_cluster0_clec_clk4_clk:135,dev_compute_cluster0_clkdiv_0_divh_clk4_clk_clk:164,dev_compute_cluster0_clkdiv_0_divp_clk1_clk_clk:164,dev_compute_cluster0_clkdiv_0_func_clkin_clk:164,dev_compute_cluster0_core_core_clk1_clk:[135,150],dev_compute_cluster0_core_core_psil_leaf_clk:[135,150,178],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:121,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:135,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:135,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:121,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:[150,178],dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:[150,178],dev_compute_cluster0_debug_wrap_clk1_clk_clk:135,dev_compute_cluster0_debug_wrap_clk2_clk_clk:135,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:135,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:150,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:135,dev_compute_cluster0_gic500ss_vclk_clk:[135,150,178],dev_compute_cluster0_pbist_0_divh_clk4_clk_clk:164,dev_compute_cluster0_pbist_0_divp_clk1_clk_clk:164,dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:150,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:150,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:135,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[121,135],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:135,dev_compute_cluster0_tb_soc_gic_clk:121,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:121,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:121,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:121,dev_compute_cluster_a53_0_bus_arm0_clk:[90,105],dev_compute_cluster_a53_1_bus_arm0_clk:[90,105],dev_compute_cluster_a53_2_bus_arm1_clk:[90,105],dev_compute_cluster_a53_3_bus_arm1_clk:[90,105],dev_compute_cluster_cpac0_bus_arm0_clk:90,dev_compute_cluster_cpac1_bus_arm1_clk:90,dev_compute_cluster_msmc0_bus_msmc_clk:[90,105],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:90,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:90,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:90,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:90,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:105,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:105,dev_cpsw0_cppi_clk_clk:[33,47,61,75,121,135,164],dev_cpsw0_cpts_genf0:[33,47,61,75,121,135,164],dev_cpsw0_cpts_genf1:[33,47,61,75,164],dev_cpsw0_cpts_rft_clk:[33,47,61,75,121,135,164],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61,75,164],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[33,47,61,75,121,135,164],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,164],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[75,121,135],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[33,47,61,75,164],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[33,47,61,75,164],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[33,47,61,164],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[33,61],dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:75,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_1_ip1_ln0_txmclk:164,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_cpsw0_gmii1_mr_clk:[33,47,61,75,121,135,164],dev_cpsw0_gmii1_mt_clk:[33,47,61,75,121,135,164],dev_cpsw0_gmii2_mr_clk:[33,47,61,75,121,135,164],dev_cpsw0_gmii2_mt_clk:[33,47,61,75,121,135,164],dev_cpsw0_gmii3_mr_clk:[121,135],dev_cpsw0_gmii3_mt_clk:[121,135],dev_cpsw0_gmii4_mr_clk:[121,135],dev_cpsw0_gmii4_mt_clk:[121,135],dev_cpsw0_gmii5_mr_clk:135,dev_cpsw0_gmii5_mt_clk:135,dev_cpsw0_gmii6_mr_clk:135,dev_cpsw0_gmii6_mt_clk:135,dev_cpsw0_gmii7_mr_clk:135,dev_cpsw0_gmii7_mt_clk:135,dev_cpsw0_gmii8_mr_clk:135,dev_cpsw0_gmii8_mt_clk:135,dev_cpsw0_gmii_rft_clk:[33,47,61,75,121,135,164],dev_cpsw0_mdio_mdclk_o:[33,47,61,121,135,164],dev_cpsw0_pre_rgmii1_tclk:121,dev_cpsw0_pre_rgmii2_tclk:121,dev_cpsw0_pre_rgmii3_tclk:121,dev_cpsw0_pre_rgmii4_tclk:121,dev_cpsw0_rgmii1_rxc_i:[33,61,75,121],dev_cpsw0_rgmii1_txc_i:[33,61,75],dev_cpsw0_rgmii1_txc_o:[33,61,75],dev_cpsw0_rgmii2_rxc_i:[33,61,75,121],dev_cpsw0_rgmii2_txc_i:[33,61,75],dev_cpsw0_rgmii2_txc_o:[33,61,75],dev_cpsw0_rgmii3_rxc_i:121,dev_cpsw0_rgmii4_rxc_i:121,dev_cpsw0_rgmii_mhz_250_clk:[33,47,61,75,121,135,164],dev_cpsw0_rgmii_mhz_50_clk:[33,47,61,75,121,135,164],dev_cpsw0_rgmii_mhz_5_clk:[33,47,61,75,121,135,164],dev_cpsw0_rmii1_mhz_50_clk:[33,47,61,164],dev_cpsw0_rmii2_mhz_50_clk:[33,47,61,164],dev_cpsw0_rmii_mhz_50_clk:[75,121,135],dev_cpsw0_serdes1_refclk:[121,135,164],dev_cpsw0_serdes1_rxclk:[121,135,164],dev_cpsw0_serdes1_rxfclk:[121,135,164],dev_cpsw0_serdes1_txclk:[121,135,164],dev_cpsw0_serdes1_txfclk:[121,135,164],dev_cpsw0_serdes1_txmclk:[121,135,164],dev_cpsw0_serdes2_refclk:[121,135,164],dev_cpsw0_serdes2_rxclk:[121,135,164],dev_cpsw0_serdes2_rxfclk:[121,135,164],dev_cpsw0_serdes2_txclk:[121,135,164],dev_cpsw0_serdes2_txfclk:[121,135,164],dev_cpsw0_serdes2_txmclk:[121,135,164],dev_cpsw0_serdes3_refclk:[121,135],dev_cpsw0_serdes3_rxclk:[121,135],dev_cpsw0_serdes3_rxfclk:[121,135],dev_cpsw0_serdes3_txclk:[121,135],dev_cpsw0_serdes3_txfclk:[121,135],dev_cpsw0_serdes3_txmclk:[121,135],dev_cpsw0_serdes4_refclk:[121,135],dev_cpsw0_serdes4_rxclk:[121,135],dev_cpsw0_serdes4_rxfclk:[121,135],dev_cpsw0_serdes4_txclk:[121,135],dev_cpsw0_serdes4_txfclk:[121,135],dev_cpsw0_serdes4_txmclk:[121,135],dev_cpsw0_serdes5_refclk:135,dev_cpsw0_serdes5_rxclk:135,dev_cpsw0_serdes5_rxfclk:135,dev_cpsw0_serdes5_txclk:135,dev_cpsw0_serdes5_txfclk:135,dev_cpsw0_serdes5_txmclk:135,dev_cpsw0_serdes6_refclk:135,dev_cpsw0_serdes6_rxclk:135,dev_cpsw0_serdes6_rxfclk:135,dev_cpsw0_serdes6_txclk:135,dev_cpsw0_serdes6_txfclk:135,dev_cpsw0_serdes6_txmclk:135,dev_cpsw0_serdes7_refclk:135,dev_cpsw0_serdes7_rxclk:135,dev_cpsw0_serdes7_rxfclk:135,dev_cpsw0_serdes7_txclk:135,dev_cpsw0_serdes7_txfclk:135,dev_cpsw0_serdes7_txmclk:135,dev_cpsw0_serdes8_refclk:135,dev_cpsw0_serdes8_rxclk:135,dev_cpsw0_serdes8_rxfclk:135,dev_cpsw0_serdes8_txclk:135,dev_cpsw0_serdes8_txfclk:135,dev_cpsw0_serdes8_txmclk:135,dev_cpsw1_cppi_clk_clk:[150,178],dev_cpsw1_cpts_genf0:[150,178],dev_cpsw1_cpts_rft_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[150,178],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[150,178],dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_cpsw1_gmii1_mr_clk:[150,178],dev_cpsw1_gmii1_mt_clk:[150,178],dev_cpsw1_gmii_rft_clk:[150,178],dev_cpsw1_mdio_mdclk_o:[150,178],dev_cpsw1_rgmii1_rxc_i:[150,178],dev_cpsw1_rgmii1_txc_o:[150,178],dev_cpsw1_rgmii_mhz_250_clk:[150,178],dev_cpsw1_rgmii_mhz_50_clk:[150,178],dev_cpsw1_rgmii_mhz_5_clk:[150,178],dev_cpsw1_rmii_mhz_50_clk:[150,178],dev_cpsw_9xuss_j7am0_cppi_clk_clk:178,dev_cpsw_9xuss_j7am0_cpts_genf0:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_ext_refclk1_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_cpsw_9xuss_j7am0_gmii1_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii1_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii2_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii2_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii3_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii3_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii4_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii4_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii5_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii5_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii6_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii6_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii7_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii7_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii8_mr_clk:178,dev_cpsw_9xuss_j7am0_gmii8_mt_clk:178,dev_cpsw_9xuss_j7am0_gmii_rft_clk:178,dev_cpsw_9xuss_j7am0_mdio_mdclk_o:178,dev_cpsw_9xuss_j7am0_rgmii_mhz_250_clk:178,dev_cpsw_9xuss_j7am0_rgmii_mhz_50_clk:178,dev_cpsw_9xuss_j7am0_rgmii_mhz_5_clk:178,dev_cpsw_9xuss_j7am0_rmii_mhz_50_clk:178,dev_cpsw_9xuss_j7am0_serdes1_refclk:178,dev_cpsw_9xuss_j7am0_serdes1_rxclk:178,dev_cpsw_9xuss_j7am0_serdes1_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes1_txclk:178,dev_cpsw_9xuss_j7am0_serdes1_txfclk:178,dev_cpsw_9xuss_j7am0_serdes1_txmclk:178,dev_cpsw_9xuss_j7am0_serdes2_refclk:178,dev_cpsw_9xuss_j7am0_serdes2_rxclk:178,dev_cpsw_9xuss_j7am0_serdes2_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes2_txclk:178,dev_cpsw_9xuss_j7am0_serdes2_txfclk:178,dev_cpsw_9xuss_j7am0_serdes2_txmclk:178,dev_cpsw_9xuss_j7am0_serdes3_refclk:178,dev_cpsw_9xuss_j7am0_serdes3_rxclk:178,dev_cpsw_9xuss_j7am0_serdes3_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes3_txclk:178,dev_cpsw_9xuss_j7am0_serdes3_txfclk:178,dev_cpsw_9xuss_j7am0_serdes3_txmclk:178,dev_cpsw_9xuss_j7am0_serdes4_refclk:178,dev_cpsw_9xuss_j7am0_serdes4_rxclk:178,dev_cpsw_9xuss_j7am0_serdes4_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes4_txclk:178,dev_cpsw_9xuss_j7am0_serdes4_txfclk:178,dev_cpsw_9xuss_j7am0_serdes4_txmclk:178,dev_cpsw_9xuss_j7am0_serdes5_refclk:178,dev_cpsw_9xuss_j7am0_serdes5_rxclk:178,dev_cpsw_9xuss_j7am0_serdes5_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes5_txclk:178,dev_cpsw_9xuss_j7am0_serdes5_txfclk:178,dev_cpsw_9xuss_j7am0_serdes5_txmclk:178,dev_cpsw_9xuss_j7am0_serdes6_refclk:178,dev_cpsw_9xuss_j7am0_serdes6_rxclk:178,dev_cpsw_9xuss_j7am0_serdes6_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes6_txclk:178,dev_cpsw_9xuss_j7am0_serdes6_txfclk:178,dev_cpsw_9xuss_j7am0_serdes6_txmclk:178,dev_cpsw_9xuss_j7am0_serdes7_refclk:178,dev_cpsw_9xuss_j7am0_serdes7_rxclk:178,dev_cpsw_9xuss_j7am0_serdes7_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes7_txclk:178,dev_cpsw_9xuss_j7am0_serdes7_txfclk:178,dev_cpsw_9xuss_j7am0_serdes7_txmclk:178,dev_cpsw_9xuss_j7am0_serdes8_refclk:178,dev_cpsw_9xuss_j7am0_serdes8_rxclk:178,dev_cpsw_9xuss_j7am0_serdes8_rxfclk:178,dev_cpsw_9xuss_j7am0_serdes8_txclk:178,dev_cpsw_9xuss_j7am0_serdes8_txfclk:178,dev_cpsw_9xuss_j7am0_serdes8_txmclk:178,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:121,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:121,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:121,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:121,dev_cpt2_aggr0_bus_vclk_clk:[90,105],dev_cpt2_aggr0_vclk_clk:[33,47,61,75,121,135,150,164,178],dev_cpt2_aggr1_vclk_clk:[33,47,61,121,135,150,164,178],dev_cpt2_aggr2_vclk_clk:[121,135,150,178],dev_cpt2_aggr3_vclk_clk:[121,150,178],dev_cpt2_aggr4_vclk_clk:[150,178],dev_cpt2_aggr5_vclk_clk:[150,178],dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[90,105],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[90,105],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[90,105],dev_cpts0_cpts_genf1:75,dev_cpts0_cpts_genf2:75,dev_cpts0_cpts_genf3:75,dev_cpts0_cpts_genf4:75,dev_cpts0_cpts_rft_clk:75,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:75,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:75,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:75,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:75,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:75,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:75,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:75,dev_cpts0_vbusp_clk:75,dev_csi_psilss0_main_clk:[135,150,178],dev_csi_rx_if0_main_clk_clk:[33,47,61,135,150,164,178],dev_csi_rx_if0_ppi_d_rx_ulps_esc:[150,178],dev_csi_rx_if0_ppi_rx_byte_clk:[33,47,61,135,150,164,178],dev_csi_rx_if0_vbus_clk_clk:[33,47,61,135,150,164,178],dev_csi_rx_if0_vp_clk_clk:[33,47,61,135,150,164,178],dev_csi_rx_if1_main_clk_clk:[135,150,164,178],dev_csi_rx_if1_ppi_d_rx_ulps_esc:[150,178],dev_csi_rx_if1_ppi_rx_byte_clk:[135,150,164,178],dev_csi_rx_if1_vbus_clk_clk:[135,150,164,178],dev_csi_rx_if1_vp_clk_clk:[135,150,164,178],dev_csi_rx_if2_main_clk_clk:[164,178],dev_csi_rx_if2_ppi_d_rx_ulps_esc:178,dev_csi_rx_if2_ppi_rx_byte_clk:[164,178],dev_csi_rx_if2_vbus_clk_clk:[164,178],dev_csi_rx_if2_vp_clk_clk:[164,178],dev_csi_rx_if3_main_clk_clk:164,dev_csi_rx_if3_ppi_rx_byte_clk:164,dev_csi_rx_if3_vbus_clk_clk:164,dev_csi_rx_if3_vp_clk_clk:164,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:[135,164,178],dev_csi_tx_if0_esc_clk_clk:[135,164,178],dev_csi_tx_if0_main_clk_clk:[135,164,178],dev_csi_tx_if0_vbus_clk_clk:[135,164,178],dev_csi_tx_if1_dphy_txbyteclkhs_cl_clk:178,dev_csi_tx_if1_esc_clk_clk:178,dev_csi_tx_if1_main_clk_clk:178,dev_csi_tx_if1_vbus_clk_clk:178,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if_v2_0_esc_clk_clk:150,dev_csi_tx_if_v2_0_main_clk_clk:150,dev_csi_tx_if_v2_0_vbus_clk_clk:150,dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:150,dev_csi_tx_if_v2_1_esc_clk_clk:150,dev_csi_tx_if_v2_1_main_clk_clk:150,dev_csi_tx_if_v2_1_vbus_clk_clk:150,dev_cti0_dbg_clk:164,dev_cti1_dbg_clk:164,dev_ctrl_mmr0_bus_vbusp_clk:[90,105],dev_dbgsuspendrouter0_intr_clk:[33,47,61,75,164],dev_dcc0_bus_dcc_clksrc0_clk:[90,105],dev_dcc0_bus_dcc_clksrc1_clk:[90,105],dev_dcc0_bus_dcc_clksrc2_clk:[90,105],dev_dcc0_bus_dcc_clksrc3_clk:[90,105],dev_dcc0_bus_dcc_clksrc4_clk:[90,105],dev_dcc0_bus_dcc_clksrc5_clk:[90,105],dev_dcc0_bus_dcc_clksrc6_clk:[90,105],dev_dcc0_bus_dcc_input00_clk:[90,105],dev_dcc0_bus_dcc_input01_clk:[90,105],dev_dcc0_bus_dcc_input02_clk:[90,105],dev_dcc0_bus_dcc_input10_clk:[90,105],dev_dcc0_bus_vbus_clk:[90,105],dev_dcc0_dcc_clksrc0_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc1_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc2_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc3_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc4_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc5_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc6_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_clksrc7_clk:[33,47,61,75,135,150,164,178],dev_dcc0_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_dcc0_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_dcc10_dcc_clksrc0_clk:135,dev_dcc10_dcc_clksrc1_clk:135,dev_dcc10_dcc_clksrc2_clk:135,dev_dcc10_dcc_clksrc3_clk:135,dev_dcc10_dcc_clksrc4_clk:135,dev_dcc10_dcc_clksrc5_clk:135,dev_dcc10_dcc_clksrc6_clk:135,dev_dcc10_dcc_clksrc7_clk:135,dev_dcc10_dcc_input00_clk:135,dev_dcc10_dcc_input01_clk:135,dev_dcc10_dcc_input02_clk:135,dev_dcc10_dcc_input10_clk:135,dev_dcc10_vbus_clk:135,dev_dcc11_dcc_clksrc0_clk:135,dev_dcc11_dcc_clksrc1_clk:135,dev_dcc11_dcc_clksrc2_clk:135,dev_dcc11_dcc_clksrc3_clk:135,dev_dcc11_dcc_clksrc4_clk:135,dev_dcc11_dcc_clksrc5_clk:135,dev_dcc11_dcc_clksrc6_clk:135,dev_dcc11_dcc_clksrc7_clk:135,dev_dcc11_dcc_input00_clk:135,dev_dcc11_dcc_input01_clk:135,dev_dcc11_dcc_input02_clk:135,dev_dcc11_dcc_input10_clk:135,dev_dcc11_vbus_clk:135,dev_dcc12_dcc_clksrc0_clk:135,dev_dcc12_dcc_clksrc1_clk:135,dev_dcc12_dcc_clksrc2_clk:135,dev_dcc12_dcc_clksrc3_clk:135,dev_dcc12_dcc_clksrc4_clk:135,dev_dcc12_dcc_clksrc5_clk:135,dev_dcc12_dcc_clksrc6_clk:135,dev_dcc12_dcc_clksrc7_clk:135,dev_dcc12_dcc_input00_clk:135,dev_dcc12_dcc_input01_clk:135,dev_dcc12_dcc_input02_clk:135,dev_dcc12_dcc_input10_clk:135,dev_dcc12_vbus_clk:135,dev_dcc1_bus_dcc_clksrc0_clk:[90,105],dev_dcc1_bus_dcc_clksrc1_clk:[90,105],dev_dcc1_bus_dcc_clksrc2_clk:[90,105],dev_dcc1_bus_dcc_clksrc3_clk:[90,105],dev_dcc1_bus_dcc_clksrc4_clk:[90,105],dev_dcc1_bus_dcc_clksrc5_clk:[90,105],dev_dcc1_bus_dcc_clksrc6_clk:[90,105],dev_dcc1_bus_dcc_clksrc7_clk:[90,105],dev_dcc1_bus_dcc_input00_clk:[90,105],dev_dcc1_bus_dcc_input01_clk:[90,105],dev_dcc1_bus_dcc_input02_clk:[90,105],dev_dcc1_bus_dcc_input10_clk:[90,105],dev_dcc1_bus_vbus_clk:[90,105],dev_dcc1_dcc_clksrc0_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc1_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc2_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc3_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc4_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc5_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc6_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_clksrc7_clk:[33,47,61,75,135,150,164,178],dev_dcc1_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_dcc1_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_bus_dcc_clksrc0_clk:[90,105],dev_dcc2_bus_dcc_clksrc1_clk:[90,105],dev_dcc2_bus_dcc_clksrc2_clk:[90,105],dev_dcc2_bus_dcc_clksrc3_clk:[90,105],dev_dcc2_bus_dcc_clksrc4_clk:[90,105],dev_dcc2_bus_dcc_clksrc5_clk:[90,105],dev_dcc2_bus_dcc_clksrc6_clk:[90,105],dev_dcc2_bus_dcc_clksrc7_clk:[90,105],dev_dcc2_bus_dcc_input00_clk:[90,105],dev_dcc2_bus_dcc_input01_clk:[90,105],dev_dcc2_bus_dcc_input02_clk:[90,105],dev_dcc2_bus_dcc_input10_clk:[90,105],dev_dcc2_bus_vbus_clk:[90,105],dev_dcc2_dcc_clksrc0_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_clksrc1_clk:[33,47,61,75,135,150,164,178],dev_dcc2_dcc_clksrc2_clk:[33,47,61,75,121,135,164],dev_dcc2_dcc_clksrc3_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_clksrc4_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_clksrc5_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_clksrc6_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_clksrc7_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_dcc2_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_bus_dcc_clksrc0_clk:[90,105],dev_dcc3_bus_dcc_clksrc1_clk:[90,105],dev_dcc3_bus_dcc_clksrc2_clk:[90,105],dev_dcc3_bus_dcc_clksrc3_clk:[90,105],dev_dcc3_bus_dcc_clksrc4_clk:[90,105],dev_dcc3_bus_dcc_clksrc5_clk:[90,105],dev_dcc3_bus_dcc_clksrc7_clk:[90,105],dev_dcc3_bus_dcc_input00_clk:[90,105],dev_dcc3_bus_dcc_input01_clk:[90,105],dev_dcc3_bus_dcc_input02_clk:[90,105],dev_dcc3_bus_dcc_input10_clk:[90,105],dev_dcc3_bus_vbus_clk:[90,105],dev_dcc3_dcc_clksrc0_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_clksrc1_clk:[33,47,61,75,135,150,164,178],dev_dcc3_dcc_clksrc2_clk:[33,75,121,135,150,164,178],dev_dcc3_dcc_clksrc3_clk:[33,47,61,75,121,135,164,178],dev_dcc3_dcc_clksrc4_clk:[33,47,61,75,121,135,164],dev_dcc3_dcc_clksrc5_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_clksrc6_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_clksrc7_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_dcc3_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_bus_dcc_clksrc0_clk:[90,105],dev_dcc4_bus_dcc_clksrc2_clk:[90,105],dev_dcc4_bus_dcc_clksrc3_clk:[90,105],dev_dcc4_bus_dcc_clksrc4_clk:[90,105],dev_dcc4_bus_dcc_clksrc5_clk:[90,105],dev_dcc4_bus_dcc_clksrc6_clk:[90,105],dev_dcc4_bus_dcc_clksrc7_clk:[90,105],dev_dcc4_bus_dcc_input00_clk:[90,105],dev_dcc4_bus_dcc_input01_clk:[90,105],dev_dcc4_bus_dcc_input02_clk:[90,105],dev_dcc4_bus_dcc_input10_clk:[90,105],dev_dcc4_bus_vbus_clk:[90,105],dev_dcc4_dcc_clksrc0_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:75,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:75,dev_dcc4_dcc_clksrc1_clk:[33,47,61,75,121,135,164,178],dev_dcc4_dcc_clksrc2_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_clksrc3_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_clksrc4_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_clksrc5_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_clksrc6_clk:[33,47,61,75,121,135,164,178],dev_dcc4_dcc_clksrc7_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_dcc4_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_bus_dcc_clksrc0_clk:[90,105],dev_dcc5_bus_dcc_clksrc1_clk:[90,105],dev_dcc5_bus_dcc_clksrc2_clk:[90,105],dev_dcc5_bus_dcc_clksrc3_clk:[90,105],dev_dcc5_bus_dcc_clksrc4_clk:[90,105],dev_dcc5_bus_dcc_clksrc5_clk:[90,105],dev_dcc5_bus_dcc_clksrc6_clk:[90,105],dev_dcc5_bus_dcc_clksrc7_clk:[90,105],dev_dcc5_bus_dcc_input00_clk:[90,105],dev_dcc5_bus_dcc_input01_clk:[90,105],dev_dcc5_bus_dcc_input02_clk:[90,105],dev_dcc5_bus_dcc_input10_clk:[90,105],dev_dcc5_bus_vbus_clk:[90,105],dev_dcc5_dcc_clksrc0_clk:[33,47,61,75,121,135,164],dev_dcc5_dcc_clksrc1_clk:[47,61,75,121,135,150,164,178],dev_dcc5_dcc_clksrc2_clk:[33,47,61,75,135,150,164,178],dev_dcc5_dcc_clksrc3_clk:[33,47,61,75,135,150,164,178],dev_dcc5_dcc_clksrc4_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_dcc_clksrc5_clk:[33,47,61,75,135,164],dev_dcc5_dcc_clksrc6_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_dcc_clksrc7_clk:[33,47,61,75,135,150,164,178],dev_dcc5_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_dcc5_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_dcc6_bus_dcc_clksrc0_clk:[90,105],dev_dcc6_bus_dcc_clksrc1_clk:[90,105],dev_dcc6_bus_dcc_clksrc2_clk:[90,105],dev_dcc6_bus_dcc_clksrc3_clk:[90,105],dev_dcc6_bus_dcc_clksrc4_clk:[90,105],dev_dcc6_bus_dcc_clksrc5_clk:[90,105],dev_dcc6_bus_dcc_clksrc6_clk:[90,105],dev_dcc6_bus_dcc_clksrc7_clk:[90,105],dev_dcc6_bus_dcc_input00_clk:[90,105],dev_dcc6_bus_dcc_input01_clk:[90,105],dev_dcc6_bus_dcc_input02_clk:[90,105],dev_dcc6_bus_dcc_input10_clk:[90,105],dev_dcc6_bus_vbus_clk:[90,105],dev_dcc6_dcc_clksrc0_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc1_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc2_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc3_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc4_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc5_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc6_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_clksrc7_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_input00_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_input01_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_input02_clk:[33,47,61,121,135,150,164,178],dev_dcc6_dcc_input10_clk:[33,47,61,121,135,150,164,178],dev_dcc6_vbus_clk:[33,47,61,121,135,150,164,178],dev_dcc7_bus_dcc_clksrc0_clk:[90,105],dev_dcc7_bus_dcc_clksrc1_clk:[90,105],dev_dcc7_bus_dcc_clksrc2_clk:[90,105],dev_dcc7_bus_dcc_clksrc3_clk:[90,105],dev_dcc7_bus_dcc_clksrc4_clk:[90,105],dev_dcc7_bus_dcc_clksrc5_clk:[90,105],dev_dcc7_bus_dcc_clksrc6_clk:[90,105],dev_dcc7_bus_dcc_clksrc7_clk:[90,105],dev_dcc7_bus_dcc_input00_clk:[90,105],dev_dcc7_bus_dcc_input01_clk:[90,105],dev_dcc7_bus_dcc_input02_clk:[90,105],dev_dcc7_bus_dcc_input10_clk:[90,105],dev_dcc7_bus_vbus_clk:[90,105],dev_dcc7_dcc_clksrc0_clk:[47,135,150,164,178],dev_dcc7_dcc_clksrc1_clk:[47,135,150,164,178],dev_dcc7_dcc_clksrc2_clk:[47,135,150,164,178],dev_dcc7_dcc_clksrc3_clk:[135,164],dev_dcc7_dcc_clksrc4_clk:[135,164],dev_dcc7_dcc_clksrc5_clk:[47,135,150,164,178],dev_dcc7_dcc_clksrc6_clk:[47,135,150,164,178],dev_dcc7_dcc_clksrc7_clk:[47,135,150,164,178],dev_dcc7_dcc_input00_clk:[47,135,150,164,178],dev_dcc7_dcc_input01_clk:[47,135,150,164,178],dev_dcc7_dcc_input02_clk:[47,135,150,164,178],dev_dcc7_dcc_input10_clk:[47,135,150,164,178],dev_dcc7_vbus_clk:[47,135,150,164,178],dev_dcc8_dcc_clksrc0_clk:[47,135,150,164,178],dev_dcc8_dcc_clksrc1_clk:[47,135,150,164,178],dev_dcc8_dcc_clksrc2_clk:[135,150,164,178],dev_dcc8_dcc_clksrc3_clk:[135,150,164,178],dev_dcc8_dcc_clksrc4_clk:[47,135,150,164,178],dev_dcc8_dcc_clksrc5_clk:[47,135,164,178],dev_dcc8_dcc_clksrc6_clk:[47,135,150,164,178],dev_dcc8_dcc_clksrc7_clk:[47,135,150,164,178],dev_dcc8_dcc_input00_clk:[47,135,150,164,178],dev_dcc8_dcc_input01_clk:[47,135,150,164,178],dev_dcc8_dcc_input02_clk:[47,135,150,164,178],dev_dcc8_dcc_input10_clk:[47,135,150,164,178],dev_dcc8_vbus_clk:[47,135,150,164,178],dev_dcc9_dcc_clksrc0_clk:[135,150,178],dev_dcc9_dcc_clksrc1_clk:[135,150,178],dev_dcc9_dcc_clksrc2_clk:[135,150,178],dev_dcc9_dcc_clksrc3_clk:[135,150,178],dev_dcc9_dcc_clksrc4_clk:[135,150,178],dev_dcc9_dcc_clksrc5_clk:[135,150,178],dev_dcc9_dcc_clksrc6_clk:[135,150,178],dev_dcc9_dcc_clksrc7_clk:135,dev_dcc9_dcc_input00_clk:[135,150,178],dev_dcc9_dcc_input01_clk:[135,150,178],dev_dcc9_dcc_input02_clk:[135,150,178],dev_dcc9_dcc_input10_clk:[135,150,178],dev_dcc9_vbus_clk:[135,150,178],dev_ddpa0_ddpa_clk:[33,47,61,75,164],dev_ddr0_ddrss_cfg_clk:[135,150,178],dev_ddr0_ddrss_ddr_pll_clk:[121,135,150,178],dev_ddr0_ddrss_io_ck:135,dev_ddr0_ddrss_io_ck_n:135,dev_ddr0_ddrss_vbus_clk:[135,150,178],dev_ddr0_pll_ctrl_clk:[121,135,150,178],dev_ddr16ss0_ddrss_ddr_pll_clk:[61,75],dev_ddr16ss0_ddrss_tck:61,dev_ddr16ss0_pll_ctrl_clk:[61,75],dev_ddr1_ddrss_cfg_clk:[150,178],dev_ddr1_ddrss_ddr_pll_clk:[150,178],dev_ddr1_ddrss_vbus_clk:[150,178],dev_ddr1_pll_ctrl_clk:[150,178],dev_ddr2_ddrss_cfg_clk:178,dev_ddr2_ddrss_ddr_pll_clk:178,dev_ddr2_ddrss_vbus_clk:178,dev_ddr2_pll_ctrl_clk:178,dev_ddr32ss0_ddr_pll_divh_clk4_obsclk_out_clk:[33,47,164],dev_ddr32ss0_ddrss_ddr_pll_clk:[33,47,164],dev_ddr32ss0_ddrss_tck:[33,47,164],dev_ddr32ss0_pll_ctrl_clk:[33,47,164],dev_ddr3_ddrss_cfg_clk:178,dev_ddr3_ddrss_ddr_pll_clk:178,dev_ddr3_ddrss_vbus_clk:178,dev_ddr3_pll_ctrl_clk:178,dev_ddrss0_bus_ddrss_byp_4x_clk:[90,105],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_cfg_clk:[90,105],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[90,105],dev_ddrss0_bus_ddrss_tclk:[90,105],dev_ddrss0_bus_ddrss_vbus_clk:[90,105],dev_debugss0_bus_atb0_clk:[90,105],dev_debugss0_bus_atb1_clk:[90,105],dev_debugss0_bus_atb2_clk:[90,105],dev_debugss0_bus_atb3_clk:[90,105],dev_debugss0_bus_atb4_clk:[90,105],dev_debugss0_bus_atb5_clk:[90,105],dev_debugss0_bus_cfg_clk:[90,105],dev_debugss0_bus_dbg_clk:[90,105],dev_debugss0_bus_sys_clk:[90,105],dev_debugss0_cfg_clk:[33,47,61,164],dev_debugss0_dbg_clk:[33,47,61,164],dev_debugss0_sys_clk:[33,47,61,164],dev_debugss_wrap0_atb_clk:[33,47,61,75,121,135,150,164,178],dev_debugss_wrap0_bus_atb_clk:[90,105],dev_debugss_wrap0_bus_core_clk:[90,105],dev_debugss_wrap0_bus_jtag_tck:[90,105],dev_debugss_wrap0_bus_trexpt_clk:[90,105],dev_debugss_wrap0_core_clk:[33,47,61,75,121,135,150,164,178],dev_debugss_wrap0_cstpiu_traceclk:[33,47,61,121,135,150,164,178],dev_debugss_wrap0_jtag_tck:[33,47,61,75,121,135,150,164,178],dev_debugss_wrap0_p1500_wrck:[33,47,164],dev_debugss_wrap0_trexpt_clk:[33,47,61,75,121,135,150,164,178],dev_debugsuspendrtr0_bus_intr_clk:[90,105],dev_debugsuspendrtr0_intr_clk:[150,178],dev_decoder0_sys_clk:135,dev_dftss0_bus_vbusp_clk_clk:[90,105],dev_dmass0_bcdma_0_clk:[33,47,61,75,164],dev_dmass0_cbass_0_clk:[33,47,61,75,164],dev_dmass0_intaggr_0_clk:[33,47,61,75,164],dev_dmass0_ipcss_0_clk:[33,47,61,75,164],dev_dmass0_pktdma_0_clk:[33,47,61,75,164],dev_dmass0_ringacc_0_clk:[33,47,61,75,164],dev_dmass1_bcdma_0_clk:[33,47,164],dev_dmass1_intaggr_0_clk:[33,47,164],dev_dmpac0_clk:[135,150,178],dev_dmpac0_dmpac_pll_clk:164,dev_dmpac0_pll_ctrl_clk:164,dev_dmpac0_pll_dco_clk:135,dev_dmpac0_sde_0_clk:[135,150,178],dev_dmpac0_utc_0_psil_leaf_clk:[150,178],dev_dmpac_vpac_psilss0_main_clk:[150,178],dev_dphy_rx0_io_rx_cl_l_m:[33,47,61,150,164,178],dev_dphy_rx0_io_rx_cl_l_p:[33,47,61,150,164,178],dev_dphy_rx0_jtag_tck:[33,47,61,150,164,178],dev_dphy_rx0_main_clk_clk:[33,47,61,135,150,164,178],dev_dphy_rx0_ppi_d_rx_ulps_esc:[150,178],dev_dphy_rx0_ppi_rx_byte_clk:[33,47,61,135,150,164,178],dev_dphy_rx1_io_rx_cl_l_m:[150,164,178],dev_dphy_rx1_io_rx_cl_l_p:[150,164,178],dev_dphy_rx1_jtag_tck:[150,164,178],dev_dphy_rx1_main_clk_clk:[135,150,164,178],dev_dphy_rx1_ppi_d_rx_ulps_esc:[150,178],dev_dphy_rx1_ppi_rx_byte_clk:[135,150,164,178],dev_dphy_rx2_io_rx_cl_l_m:[164,178],dev_dphy_rx2_io_rx_cl_l_p:[164,178],dev_dphy_rx2_jtag_tck:[164,178],dev_dphy_rx2_main_clk_clk:[164,178],dev_dphy_rx2_ppi_d_rx_ulps_esc:178,dev_dphy_rx2_ppi_rx_byte_clk:[164,178],dev_dphy_rx3_io_rx_cl_l_m:164,dev_dphy_rx3_io_rx_cl_l_p:164,dev_dphy_rx3_jtag_tck:164,dev_dphy_rx3_main_clk_clk:164,dev_dphy_rx3_ppi_rx_byte_clk:164,dev_dphy_tx0_ck_m:[135,150,178],dev_dphy_tx0_ck_p:[135,150,178],dev_dphy_tx0_clk:[47,135,150,164,178],dev_dphy_tx0_dphy_ref_clk:[47,135,150,164,178],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[47,135,150,164,178],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[135,150,178],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,150,178],dev_dphy_tx0_dphy_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:[47,164],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[47,135,150,164,178],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[47,135,150,164,178],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[47,135,150,164,178],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:[47,150,164,178],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[135,150,164,178],dev_dphy_tx0_ip3_ppi_m_txclkesc_clk:[47,164],dev_dphy_tx0_ip4_ppi_m_txclkesc_clk:[47,164],dev_dphy_tx0_psm_clk:[47,135,150,164,178],dev_dphy_tx0_tap_tck:[47,150,164,178],dev_dphy_tx1_ck_m:[150,178],dev_dphy_tx1_ck_p:[150,178],dev_dphy_tx1_clk:[150,178],dev_dphy_tx1_dphy_ref_clk:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[150,178],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[150,178],dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:[150,178],dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:[150,178],dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:[150,178],dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:[150,178],dev_dphy_tx1_psm_clk:[150,178],dev_dphy_tx1_tap_tck:[150,178],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:90,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:105,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:90,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:105,dev_dss0_bus_dpi_1_in_clk:[90,105],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[90,105],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:90,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:90,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:105,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:105,dev_dss0_bus_dpi_1_out_clk:[90,105],dev_dss0_bus_dss_func_clk:[90,105],dev_dss0_dpi0_ext_clksel:135,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:135,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:135,dev_dss0_dpi1_ext_clksel:135,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:135,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:135,dev_dss0_dpi_0_in_clk:[33,47,61,164],dev_dss0_dpi_1_in_clk:[33,47,61,164],dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[33,47,61,164],dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[33,47,61,164],dev_dss0_dpi_1_out_clk:[33,47,61,164],dev_dss0_dss_func_clk:[33,47,61,135,150,164,178],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_0_in_clk:[150,178],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_0_out_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:135,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_1_out_clk:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[135,150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,178],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:135,dev_dss0_dss_inst0_dpi_2_in_clk:[150,178],dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:[150,178],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[150,178],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[150,178],dev_dss0_dss_inst0_dpi_2_out_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:135,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[135,150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:[150,178],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:135,dev_dss0_dss_inst0_dpi_3_out_clk:[135,150,178],dev_dss0_dss_inst0_para_1_out_clk:[150,178],dev_dss0_dss_inst0_para_3_out_clk:[150,178],dev_dss1_dpi0_pclk_dev_vd_clk:47,dev_dss1_dpi0_pclk_dev_vd_clk_parent_board_0_vout0_extpclkin_out:47,dev_dss1_dpi0_pclk_dev_vd_clk_parent_main_dss1_dpi1__pllsel_out0:47,dev_dss1_dpi0_pllsel_dev_vd_clk:[47,164],dev_dss1_dpi0_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[47,164],dev_dss1_dpi0_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:[47,164],dev_dss1_dpi1_pllsel_dev_vd_clk:[47,164],dev_dss1_dpi1_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[47,164],dev_dss1_dpi1_pllsel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:[47,164],dev_dss1_dpi_0_in_clk:[47,164],dev_dss1_dpi_0_in_clk_parent_board_0_vout0_extpclkin_out:164,dev_dss1_dpi_0_in_clk_parent_main_dss1_dpi0__pllsel_out0:164,dev_dss1_dpi_0_out_clk:[47,164],dev_dss1_dpi_1_in_clk:[47,164],dev_dss1_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:[47,164],dev_dss1_dpi_1_in_clk_parent_main_dss1_dpi1__pllsel_out0:[47,164],dev_dss1_dpi_1_out_clk:[47,164],dev_dss1_dss_func_clk:[47,164],dev_dss_dsi0_dphy_0_rx_esc_clk:[47,135,150,164,178],dev_dss_dsi0_dphy_0_tx_esc_clk:[47,135,150,164,178],dev_dss_dsi0_dpi_0_clk:[47,135,150,164,178],dev_dss_dsi0_pll_ctrl_clk:[47,135,150,164,178],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[47,135,150,164,178],dev_dss_dsi0_sys_clk:[47,135,150,164,178],dev_dss_dsi1_dphy_0_rx_esc_clk:[150,178],dev_dss_dsi1_dphy_0_tx_esc_clk:[150,178],dev_dss_dsi1_dpi_0_clk:[150,178],dev_dss_dsi1_pll_ctrl_clk:[150,178],dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:[150,178],dev_dss_dsi1_sys_clk:[150,178],dev_dss_edp0_aif_i2s_clk:[135,150,178],dev_dss_edp0_dpi_2_2x_clk:[135,150,178],dev_dss_edp0_dpi_2_clk:[135,150,178],dev_dss_edp0_dpi_3_clk:[135,150,178],dev_dss_edp0_dpi_4_clk:[135,150,178],dev_dss_edp0_dpi_5_clk:[135,150,178],dev_dss_edp0_dptx_mod_clk:[135,150,178],dev_dss_edp0_phy_ln0_refclk:[135,150,178],dev_dss_edp0_phy_ln0_rxclk:[135,150,178],dev_dss_edp0_phy_ln0_rxfclk:[135,150,178],dev_dss_edp0_phy_ln0_txclk:[135,150,178],dev_dss_edp0_phy_ln0_txfclk:[135,150,178],dev_dss_edp0_phy_ln0_txmclk:[135,150,178],dev_dss_edp0_phy_ln1_refclk:[135,150,178],dev_dss_edp0_phy_ln1_rxclk:[135,150,178],dev_dss_edp0_phy_ln1_rxfclk:[135,150,178],dev_dss_edp0_phy_ln1_txclk:[135,150,178],dev_dss_edp0_phy_ln1_txfclk:[135,150,178],dev_dss_edp0_phy_ln1_txmclk:[135,150,178],dev_dss_edp0_phy_ln2_refclk:[135,150,178],dev_dss_edp0_phy_ln2_rxclk:[135,150,178],dev_dss_edp0_phy_ln2_rxfclk:[135,150,178],dev_dss_edp0_phy_ln2_txclk:[135,150,178],dev_dss_edp0_phy_ln2_txfclk:[135,150,178],dev_dss_edp0_phy_ln2_txmclk:[135,150,178],dev_dss_edp0_phy_ln3_refclk:[135,150,178],dev_dss_edp0_phy_ln3_rxclk:[135,150,178],dev_dss_edp0_phy_ln3_rxfclk:[135,150,178],dev_dss_edp0_phy_ln3_txclk:[135,150,178],dev_dss_edp0_phy_ln3_txfclk:[135,150,178],dev_dss_edp0_phy_ln3_txmclk:[135,150,178],dev_dss_edp0_pll_ctrl_clk:[135,150,178],dev_ecap0_bus_vbus_clk:[90,105],dev_ecap0_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_ecap1_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_ecap2_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_ecc_aggr0_bus_aggr_clk:[90,105],dev_ecc_aggr1_bus_aggr_clk:[90,105],dev_ecc_aggr2_bus_aggr_clk:[90,105],dev_efuse0_bus_efc0_ctl_fclk:90,dev_efuse0_bus_efc1_ctl_fclk:90,dev_efuse0_bus_vbusp_pll_clk_clk:[90,105],dev_ehrpwm0_bus_vbusp_clk:[90,105],dev_ehrpwm0_vbusp_clk:[121,135],dev_ehrpwm1_bus_vbusp_clk:[90,105],dev_ehrpwm1_vbusp_clk:[121,135],dev_ehrpwm2_bus_vbusp_clk:[90,105],dev_ehrpwm2_vbusp_clk:[121,135],dev_ehrpwm3_bus_vbusp_clk:[90,105],dev_ehrpwm3_vbusp_clk:[121,135],dev_ehrpwm4_bus_vbusp_clk:[90,105],dev_ehrpwm4_vbusp_clk:[121,135],dev_ehrpwm5_bus_vbusp_clk:[90,105],dev_ehrpwm5_vbusp_clk:[121,135],dev_elm0_bus_vbusp_clk:[90,105],dev_elm0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_encoder0_sys_clk:135,dev_epwm0_vbusp_clk:[33,47,61,75,150,164,178],dev_epwm1_vbusp_clk:[33,47,61,75,150,164,178],dev_epwm2_vbusp_clk:[33,47,61,75,150,164,178],dev_epwm3_vbusp_clk:[75,150,178],dev_epwm4_vbusp_clk:[75,150,178],dev_epwm5_vbusp_clk:[75,150,178],dev_epwm6_vbusp_clk:75,dev_epwm7_vbusp_clk:75,dev_epwm8_vbusp_clk:75,dev_eqep0_bus_vbus_clk:[90,105],dev_eqep0_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_eqep1_bus_vbus_clk:[90,105],dev_eqep1_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_eqep2_bus_vbus_clk:[90,105],dev_eqep2_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_esm0_bus_clk:[90,105],dev_esm0_clk:[33,47,61,75,121,135,150,164,178],dev_fsirx0_fsi_rx_ck:75,dev_fsirx0_fsi_rx_lpbk_ck:75,dev_fsirx0_fsi_rx_vbus_clk:75,dev_fsirx1_fsi_rx_ck:75,dev_fsirx1_fsi_rx_lpbk_ck:75,dev_fsirx1_fsi_rx_vbus_clk:75,dev_fsirx2_fsi_rx_ck:75,dev_fsirx2_fsi_rx_lpbk_ck:75,dev_fsirx2_fsi_rx_vbus_clk:75,dev_fsirx3_fsi_rx_ck:75,dev_fsirx3_fsi_rx_lpbk_ck:75,dev_fsirx3_fsi_rx_vbus_clk:75,dev_fsirx4_fsi_rx_ck:75,dev_fsirx4_fsi_rx_lpbk_ck:75,dev_fsirx4_fsi_rx_vbus_clk:75,dev_fsirx5_fsi_rx_ck:75,dev_fsirx5_fsi_rx_lpbk_ck:75,dev_fsirx5_fsi_rx_vbus_clk:75,dev_fsitx0_fsi_tx_ck:75,dev_fsitx0_fsi_tx_pll_clk:75,dev_fsitx0_fsi_tx_vbus_clk:75,dev_fsitx1_fsi_tx_ck:75,dev_fsitx1_fsi_tx_pll_clk:75,dev_fsitx1_fsi_tx_vbus_clk:75,dev_fss0_fsas_0_gclk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_dqs_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_hclk_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_iclk_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[33,47,61,75,164],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[33,47,61,75,164],dev_fss0_ospi_0_ospi_oclk_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_pclk_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_rclk_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[33,47,61,75,164],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[33,47,61,75,164],dev_gic0_bus_vclk_clk:[90,105],dev_gicss0_vclk_clk:[33,47,61,75,164],dev_gpio0_bus_mmr_clk:[90,105],dev_gpio0_mmr_clk:[33,47,61,75,121,135,150,164,178],dev_gpio1_bus_mmr_clk:[90,105],dev_gpio1_mmr_clk:[33,47,61,75,135,164],dev_gpio2_mmr_clk:[121,135,150,178],dev_gpio3_mmr_clk:135,dev_gpio4_mmr_clk:[121,135,150,178],dev_gpio5_mmr_clk:135,dev_gpio6_mmr_clk:[121,135,150,178],dev_gpio7_mmr_clk:135,dev_gpiomux_intrtr0_bus_intr_clk:[90,105],dev_gpiomux_intrtr0_intr_clk:[121,135,150,178],dev_gpmc0_bus_func_clk:[90,105],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[90,105],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[90,105],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[90,105],dev_gpmc0_bus_pi_gpmc_ret_clk:[90,105],dev_gpmc0_bus_po_gpmc_dev_clk:[90,105],dev_gpmc0_bus_vbusp_clk:[90,105],dev_gpmc0_func_clk:[33,47,61,75,121,135,150,164,178],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[33,47,61,75,121,135,150,164,178],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[121,135,150,178],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[121,135,150,178],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[121,135,150,178],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[33,47,61,75,164],dev_gpmc0_pi_gpmc_ret_clk:[33,47,61,75,121,135,150,164,178],dev_gpmc0_po_gpmc_dev_clk:[33,47,61,75,121,135,150,164,178],dev_gpmc0_vbusm_clk:[33,47,61,75,150,164,178],dev_gpmc0_vbusp_clk:[121,135],dev_gpu0_bus_hyd_core_clk:[90,105],dev_gpu0_bus_mem_clk:[90,105],dev_gpu0_bus_sgx_core_clk:[90,105],dev_gpu0_bus_sys_clk:[90,105],dev_gpu0_gpu_0_gpu_pll_clk:135,dev_gpu0_gpu_clk:61,dev_gpu0_gpu_dcc_clk:[47,164],dev_gpu0_gpu_pll_clk:[47,164],dev_gpu0_pll_ctrl_clk:[47,164],dev_gpu_rs_bw_limiter2_clk_clk:61,dev_gpu_rs_bw_limiter9_clk_clk:[47,164],dev_gpu_ws_bw_limiter10_clk_clk:[47,164],dev_gpu_ws_bw_limiter3_clk_clk:61,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[90,105],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[90,105],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[90,105],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[90,105],dev_gtc0_bus_vbusp_clk:[90,105],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_gtc0_gtc_clk:[75,121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[75,121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[75,121,135,150,178],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[75,121,135,150,178],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:75,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:75,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:75,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_gtc0_vbusp_clk:[75,121,135,150,178],dev_hsm0_dap_clk:[33,47,61,164],dev_i2c0_bus_clk:[90,105],dev_i2c0_bus_piscl:90,dev_i2c0_bus_pisys_clk:[90,105],dev_i2c0_clk:[33,47,61,75,121,135,150,164,178],dev_i2c0_piscl:[33,47,61,75,121,135,150,164,178],dev_i2c0_pisys_clk:[33,47,61,75,121,135,150,164,178],dev_i2c0_porscl:[33,47,61,75,121,135,150,164,178],dev_i2c1_bus_clk:[90,105],dev_i2c1_bus_piscl:90,dev_i2c1_bus_pisys_clk:[90,105],dev_i2c1_clk:[33,47,61,75,121,135,150,164,178],dev_i2c1_piscl:[33,47,61,75,121,135,150,164,178],dev_i2c1_pisys_clk:[33,47,61,75,121,135,150,164,178],dev_i2c1_porscl:[33,47,61,75,121,135,150,164,178],dev_i2c2_bus_clk:[90,105],dev_i2c2_bus_piscl:90,dev_i2c2_bus_pisys_clk:[90,105],dev_i2c2_clk:[33,47,61,75,121,135,150,164,178],dev_i2c2_piscl:[33,47,61,75,121,135,150,164,178],dev_i2c2_pisys_clk:[33,47,61,75,121,135,150,164,178],dev_i2c2_porscl:[33,47,61,75,121,135,150,164,178],dev_i2c3_bus_clk:[90,105],dev_i2c3_bus_piscl:90,dev_i2c3_bus_pisys_clk:[90,105],dev_i2c3_clk:[33,47,61,75,121,135,150,164,178],dev_i2c3_piscl:[33,47,61,75,121,135,150,164,178],dev_i2c3_pisys_clk:[33,47,61,75,121,135,150,164,178],dev_i2c3_porscl:[33,47,61,75,121,135,150,164,178],dev_i2c4_clk:[121,135,150,164,178],dev_i2c4_piscl:[121,135,150,164,178],dev_i2c4_pisys_clk:[121,135,150,164,178],dev_i2c4_porscl:[121,135,150,164,178],dev_i2c5_clk:[121,135,150,178],dev_i2c5_piscl:[121,135,150,178],dev_i2c5_pisys_clk:[121,135,150,178],dev_i2c5_porscl:[121,135,150,178],dev_i2c6_clk:[121,135,150,178],dev_i2c6_piscl:[121,135,150,178],dev_i2c6_pisys_clk:[121,135,150,178],dev_i2c6_porscl:[121,135,150,178],dev_i3c0_i3c_pclk_clk:[121,135],dev_i3c0_i3c_scl_di:[121,135],dev_i3c0_i3c_scl_do:[121,135],dev_i3c0_i3c_sclk_clk:[121,135],dev_icssm0_core_clk:61,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:61,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:61,dev_icssm0_iep_clk:61,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:61,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:61,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:61,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:61,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:61,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:61,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:61,dev_icssm0_uclk_clk:61,dev_icssm0_vclk_clk:61,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:[150,178],dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:[150,178],dev_j7am_32_64_atb_funnel0_dbg_clk:[150,178],dev_j7am_32_64_atb_funnel1_dbg_clk:[150,178],dev_j7am_32_64_atb_funnel2_dbg_clk:[150,178],dev_j7am_bolt_pgd0_wkup_osc0_clk:[150,178],dev_j7am_bolt_psc_wrap0_clk:178,dev_j7am_bolt_psc_wrap0_slow_clk:178,dev_j7am_hwa_atb_funnel0_dbg_clk:[150,178],dev_j7am_main_16ff0_wkup_osc0_clk:[150,178],dev_j7am_pulsar_atb_funnel0_dbg_clk:[150,178],dev_jpgenc0_core_clk:[33,164],dev_jpgenc_rs_bw_limiter4_clk_clk:[33,164],dev_jpgenc_ws_bw_limiter5_clk_clk:[33,164],dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[90,105],dev_led0_led_clk:[75,121,135,150,178],dev_led0_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_main2mcu_lvl_intrtr0_bus_intr_clk:[90,105],dev_main2mcu_lvl_intrtr0_intr_clk:[135,150,178],dev_main2mcu_pls_intrtr0_bus_intr_clk:[90,105],dev_main2mcu_pls_intrtr0_intr_clk:[135,150,178],dev_main_gpiomux_introuter0_intr_clk:[33,47,61,75,164],dev_main_pll8_sel_extwave_vd_clk:[121,135],dev_main_pll8_sel_extwave_vd_clk_parent_hsdiv0_16fft_main_8_hsdivout0_clk:[121,135],dev_main_pll8_sel_extwave_vd_clk_parent_pllfrac2_ssmod_16fft_main_8_foutvcop_clk:135,dev_main_pll8_sel_extwave_vd_clk_parent_pllfracf_ssmod_16fft_main_8_foutvcop_clk:121,dev_mcan0_mcanss_can_rxd:[150,178],dev_mcan0_mcanss_cclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,75,164],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:75,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[33,47,61,121,135,150,164,178],dev_mcan0_mcanss_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcan10_mcanss_can_rxd:[150,178],dev_mcan10_mcanss_cclk_clk:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan10_mcanss_hclk_clk:[121,135,150,178],dev_mcan11_mcanss_can_rxd:[150,178],dev_mcan11_mcanss_cclk_clk:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan11_mcanss_hclk_clk:[121,135,150,178],dev_mcan12_mcanss_can_rxd:[150,178],dev_mcan12_mcanss_cclk_clk:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan12_mcanss_hclk_clk:[121,135,150,178],dev_mcan13_mcanss_can_rxd:[150,178],dev_mcan13_mcanss_cclk_clk:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan13_mcanss_hclk_clk:[121,135,150,178],dev_mcan14_mcanss_can_rxd:[150,178],dev_mcan14_mcanss_cclk_clk:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan14_mcanss_hclk_clk:[121,150,178],dev_mcan15_mcanss_can_rxd:[150,178],dev_mcan15_mcanss_cclk_clk:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan15_mcanss_hclk_clk:[121,150,178],dev_mcan16_mcanss_can_rxd:[150,178],dev_mcan16_mcanss_cclk_clk:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan16_mcanss_hclk_clk:[121,150,178],dev_mcan17_mcanss_can_rxd:[150,178],dev_mcan17_mcanss_cclk_clk:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,150,178],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,150,178],dev_mcan17_mcanss_hclk_clk:[121,150,178],dev_mcan1_mcanss_can_rxd:[150,178],dev_mcan1_mcanss_cclk_clk:[47,75,121,135,150,164,178],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[47,75,164],dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[47,75,121,135,150,164,178],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[47,75,121,135,150,164,178],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:75,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[47,121,135,150,164,178],dev_mcan1_mcanss_hclk_clk:[47,75,121,135,150,164,178],dev_mcan2_mcanss_can_rxd:[150,178],dev_mcan2_mcanss_cclk_clk:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan2_mcanss_hclk_clk:[121,135,150,178],dev_mcan3_mcanss_can_rxd:[150,178],dev_mcan3_mcanss_cclk_clk:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan3_mcanss_hclk_clk:[121,135,150,178],dev_mcan4_mcanss_can_rxd:[150,178],dev_mcan4_mcanss_cclk_clk:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan4_mcanss_hclk_clk:[121,135,150,178],dev_mcan5_mcanss_can_rxd:[150,178],dev_mcan5_mcanss_cclk_clk:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan5_mcanss_hclk_clk:[121,135,150,178],dev_mcan6_mcanss_can_rxd:[150,178],dev_mcan6_mcanss_cclk_clk:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan6_mcanss_hclk_clk:[121,135,150,178],dev_mcan7_mcanss_can_rxd:[150,178],dev_mcan7_mcanss_cclk_clk:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan7_mcanss_hclk_clk:[121,135,150,178],dev_mcan8_mcanss_can_rxd:[150,178],dev_mcan8_mcanss_cclk_clk:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan8_mcanss_hclk_clk:[121,135,150,178],dev_mcan9_mcanss_can_rxd:[150,178],dev_mcan9_mcanss_cclk_clk:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[121,135,150,178],dev_mcan9_mcanss_hclk_clk:[121,135,150,178],dev_mcasp0_aux_clk:[33,47,61,121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47,61,164],dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47,61,164],dev_mcasp0_bus_aux_clk:[90,105],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:90,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:105,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcasp0_bus_mcasp_ahclkr_pin:90,dev_mcasp0_bus_mcasp_ahclkx_pin:90,dev_mcasp0_bus_vbusp_clk:[90,105],dev_mcasp0_mcasp_aclkr_pin:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_aclkr_pout:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_aclkx_pin:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_aclkx_pout:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_afsr_pin:[47,164],dev_mcasp0_mcasp_afsr_pout:[33,47,61,150,164,178],dev_mcasp0_mcasp_afsx_pin:[47,164],dev_mcasp0_mcasp_afsx_pout:[33,47,61,150,164,178],dev_mcasp0_mcasp_ahclkr_pin:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[33,47,61,121,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[33,47,61,121,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp0_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[33,47,61,121,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[33,47,61,121,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp0_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_mcasp0_vbusp_clk:[33,47,61,121,135,150,164,178],dev_mcasp10_aux_clk:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp10_mcasp_aclkr_pin:135,dev_mcasp10_mcasp_aclkr_pout:135,dev_mcasp10_mcasp_aclkx_pin:135,dev_mcasp10_mcasp_aclkx_pout:135,dev_mcasp10_mcasp_ahclkr_pin:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp10_mcasp_ahclkr_pout:135,dev_mcasp10_mcasp_ahclkx_pin:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp10_mcasp_ahclkx_pout:135,dev_mcasp10_vbusp_clk:135,dev_mcasp11_aux_clk:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp11_mcasp_aclkr_pin:135,dev_mcasp11_mcasp_aclkr_pout:135,dev_mcasp11_mcasp_aclkx_pin:135,dev_mcasp11_mcasp_aclkx_pout:135,dev_mcasp11_mcasp_ahclkr_pin:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp11_mcasp_ahclkr_pout:135,dev_mcasp11_mcasp_ahclkx_pin:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp11_mcasp_ahclkx_pout:135,dev_mcasp11_vbusp_clk:135,dev_mcasp1_aux_clk:[33,47,61,121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47,61,164],dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47,61,164],dev_mcasp1_bus_aux_clk:[90,105],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:90,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:105,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcasp1_bus_mcasp_ahclkr_pin:90,dev_mcasp1_bus_mcasp_ahclkx_pin:90,dev_mcasp1_bus_vbusp_clk:[90,105],dev_mcasp1_mcasp_aclkr_pin:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_aclkr_pout:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_aclkx_pin:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_aclkx_pout:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_afsr_pin:[47,164],dev_mcasp1_mcasp_afsr_pout:[33,47,61,150,164,178],dev_mcasp1_mcasp_afsx_pin:[47,164],dev_mcasp1_mcasp_afsx_pout:[33,47,61,150,164,178],dev_mcasp1_mcasp_ahclkr_pin:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[33,47,61,121,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[33,47,61,121,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp1_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[33,47,61,121,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[33,47,61,121,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp1_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_mcasp1_vbusp_clk:[33,47,61,121,135,150,164,178],dev_mcasp2_aux_clk:[33,47,61,121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[121,150,178],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[121,135,150,178],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:[33,47,61,164],dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:[33,47,61,164],dev_mcasp2_bus_aux_clk:[90,105],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:90,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:105,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcasp2_bus_mcasp_ahclkr_pin:90,dev_mcasp2_bus_mcasp_ahclkx_pin:90,dev_mcasp2_bus_vbusp_clk:[90,105],dev_mcasp2_mcasp_aclkr_pin:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_aclkr_pout:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_aclkx_pin:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_aclkx_pout:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_afsr_pin:[47,164],dev_mcasp2_mcasp_afsr_pout:[33,47,61,150,164,178],dev_mcasp2_mcasp_afsx_pin:[47,164],dev_mcasp2_mcasp_afsx_pout:[33,47,61,150,164,178],dev_mcasp2_mcasp_ahclkr_pin:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[33,47,61,121,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[33,47,61,121,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp2_mcasp_ahclkr_pout:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[33,47,61,121,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[33,47,61,121,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp2_mcasp_ahclkx_pout:[33,47,61,121,135,150,164,178],dev_mcasp2_vbusp_clk:[33,47,61,121,135,150,164,178],dev_mcasp3_aux_clk:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,178],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[135,150,178],dev_mcasp3_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_mcasp3_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_mcasp3_mcasp_aclkr_pin:[135,150,164,178],dev_mcasp3_mcasp_aclkr_pout:[135,150,164,178],dev_mcasp3_mcasp_aclkx_pin:[135,150,164,178],dev_mcasp3_mcasp_aclkx_pout:[135,150,164,178],dev_mcasp3_mcasp_afsr_pin:164,dev_mcasp3_mcasp_afsr_pout:[150,164,178],dev_mcasp3_mcasp_afsx_pin:164,dev_mcasp3_mcasp_afsx_pout:[150,164,178],dev_mcasp3_mcasp_ahclkr_pin:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp3_mcasp_ahclkr_pout:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp3_mcasp_ahclkx_pout:[135,150,164,178],dev_mcasp3_vbusp_clk:[135,150,164,178],dev_mcasp4_aux_clk:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[150,178],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[135,150,178],dev_mcasp4_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:164,dev_mcasp4_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:164,dev_mcasp4_mcasp_aclkr_pin:[135,150,164,178],dev_mcasp4_mcasp_aclkr_pout:[135,150,164,178],dev_mcasp4_mcasp_aclkx_pin:[135,150,164,178],dev_mcasp4_mcasp_aclkx_pout:[135,150,164,178],dev_mcasp4_mcasp_afsr_pin:164,dev_mcasp4_mcasp_afsr_pout:[150,164,178],dev_mcasp4_mcasp_afsx_pin:164,dev_mcasp4_mcasp_afsx_pout:[150,164,178],dev_mcasp4_mcasp_ahclkr_pin:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp4_mcasp_ahclkr_pout:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk2_out:164,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:164,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[135,150,178],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[135,150,164,178],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp4_mcasp_ahclkx_pout:[135,150,164,178],dev_mcasp4_vbusp_clk:[135,150,164,178],dev_mcasp5_aux_clk:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp5_mcasp_aclkr_pin:135,dev_mcasp5_mcasp_aclkr_pout:135,dev_mcasp5_mcasp_aclkx_pin:135,dev_mcasp5_mcasp_aclkx_pout:135,dev_mcasp5_mcasp_ahclkr_pin:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp5_mcasp_ahclkr_pout:135,dev_mcasp5_mcasp_ahclkx_pin:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp5_mcasp_ahclkx_pout:135,dev_mcasp5_vbusp_clk:135,dev_mcasp6_aux_clk:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp6_mcasp_aclkr_pin:135,dev_mcasp6_mcasp_aclkr_pout:135,dev_mcasp6_mcasp_aclkx_pin:135,dev_mcasp6_mcasp_aclkx_pout:135,dev_mcasp6_mcasp_ahclkr_pin:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp6_mcasp_ahclkr_pout:135,dev_mcasp6_mcasp_ahclkx_pin:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp6_mcasp_ahclkx_pout:135,dev_mcasp6_vbusp_clk:135,dev_mcasp7_aux_clk:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp7_mcasp_aclkr_pin:135,dev_mcasp7_mcasp_aclkr_pout:135,dev_mcasp7_mcasp_aclkx_pin:135,dev_mcasp7_mcasp_aclkx_pout:135,dev_mcasp7_mcasp_ahclkr_pin:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp7_mcasp_ahclkr_pout:135,dev_mcasp7_mcasp_ahclkx_pin:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp7_mcasp_ahclkx_pout:135,dev_mcasp7_vbusp_clk:135,dev_mcasp8_aux_clk:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp8_mcasp_aclkr_pin:135,dev_mcasp8_mcasp_aclkr_pout:135,dev_mcasp8_mcasp_aclkx_pin:135,dev_mcasp8_mcasp_aclkx_pout:135,dev_mcasp8_mcasp_ahclkr_pin:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp8_mcasp_ahclkr_pout:135,dev_mcasp8_mcasp_ahclkx_pin:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp8_mcasp_ahclkx_pout:135,dev_mcasp8_vbusp_clk:135,dev_mcasp9_aux_clk:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:135,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:135,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:135,dev_mcasp9_mcasp_aclkr_pin:135,dev_mcasp9_mcasp_aclkr_pout:135,dev_mcasp9_mcasp_aclkx_pin:135,dev_mcasp9_mcasp_aclkx_pout:135,dev_mcasp9_mcasp_ahclkr_pin:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp9_mcasp_ahclkr_pout:135,dev_mcasp9_mcasp_ahclkx_pin:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:135,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:135,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:135,dev_mcasp9_mcasp_ahclkx_pout:135,dev_mcasp9_vbusp_clk:135,dev_mcrc64_0_clk:[33,47,61,164],dev_mcspi0_bus_clkspiref_clk:[90,105],dev_mcspi0_bus_io_clkspii_clk:[90,105],dev_mcspi0_bus_io_clkspio_clk:[90,105],dev_mcspi0_bus_vbusp_clk:[90,105],dev_mcspi0_clkspiref_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi0_io_clkspii_clk:[33,47,61,75,150,164,178],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[33,47,61,75,150,164,178],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[33,47,61,75,150,164,178],dev_mcspi0_io_clkspio_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi1_bus_clkspiref_clk:[90,105],dev_mcspi1_bus_io_clkspii_clk:[90,105],dev_mcspi1_bus_io_clkspio_clk:[90,105],dev_mcspi1_bus_vbusp_clk:[90,105],dev_mcspi1_clkspiref_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi1_io_clkspii_clk:[33,47,61,75,150,164,178],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[33,47,61,75,150,164,178],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[33,47,61,75,150,164,178],dev_mcspi1_io_clkspio_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi1_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi2_bus_clkspiref_clk:[90,105],dev_mcspi2_bus_io_clkspii_clk:[90,105],dev_mcspi2_bus_io_clkspio_clk:[90,105],dev_mcspi2_bus_vbusp_clk:[90,105],dev_mcspi2_clkspiref_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi2_io_clkspii_clk:[33,47,61,75,150,164,178],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[33,47,61,75,150,164,178],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[33,47,61,75,150,164,178],dev_mcspi2_io_clkspio_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi2_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcspi3_bus_clkspiref_clk:[90,105],dev_mcspi3_bus_io_clkspii_clk:[90,105],dev_mcspi3_bus_io_clkspio_clk:[90,105],dev_mcspi3_bus_vbusp_clk:[90,105],dev_mcspi3_clkspiref_clk:[75,121,135,150,178],dev_mcspi3_io_clkspii_clk:[75,121,135,150,178],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:75,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:[150,178],dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[75,121,135,150,178],dev_mcspi3_io_clkspio_clk:[75,121,135,150,178],dev_mcspi3_vbusp_clk:[75,121,135,150,178],dev_mcspi4_bus_clkspiref_clk:[90,105],dev_mcspi4_bus_io_clkspii_clk:105,dev_mcspi4_bus_io_clkspio_clk:105,dev_mcspi4_bus_vbusp_clk:[90,105],dev_mcspi4_clkspiref_clk:[75,121,135,150,178],dev_mcspi4_io_clkspii_clk:[75,121,135,150,178],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:75,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:75,dev_mcspi4_io_clkspio_clk:[75,121,135,150,178],dev_mcspi4_vbusp_clk:[75,121,135,150,178],dev_mcspi5_clkspiref_clk:[121,135,150,178],dev_mcspi5_io_clkspii_clk:[150,178],dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:[150,178],dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:[150,178],dev_mcspi5_io_clkspio_clk:[121,135,150,178],dev_mcspi5_vbusp_clk:[121,135,150,178],dev_mcspi6_clkspiref_clk:[121,135,150,178],dev_mcspi6_io_clkspii_clk:[150,178],dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:[150,178],dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:[150,178],dev_mcspi6_io_clkspio_clk:[121,135,150,178],dev_mcspi6_vbusp_clk:[121,135,150,178],dev_mcspi7_clkspiref_clk:[121,135,150,178],dev_mcspi7_io_clkspii_clk:[150,178],dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:[150,178],dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:[150,178],dev_mcspi7_io_clkspio_clk:[121,135,150,178],dev_mcspi7_vbusp_clk:[121,135,150,178],dev_mcu_adc0_adc_clk:121,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc0_bus_adc_clk:[90,105],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[90,105],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_adc0_bus_sys_clk:[90,105],dev_mcu_adc0_bus_vbus_clk:[90,105],dev_mcu_adc0_sys_clk:121,dev_mcu_adc0_vbus_clk:121,dev_mcu_adc12_16ffc0_adc_clk:135,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:135,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:135,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:135,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:135,dev_mcu_adc12_16ffc0_sys_clk:135,dev_mcu_adc12_16ffc0_vbus_clk:135,dev_mcu_adc12_16ffc1_adc_clk:135,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:135,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:135,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:135,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:135,dev_mcu_adc12_16ffc1_sys_clk:135,dev_mcu_adc12_16ffc1_vbus_clk:135,dev_mcu_adc12fc_16ffc0_adc_clk:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc0_sys_clk:[150,178],dev_mcu_adc12fc_16ffc0_vbus_clk:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[150,178],dev_mcu_adc12fc_16ffc1_sys_clk:[150,178],dev_mcu_adc12fc_16ffc1_vbus_clk:[150,178],dev_mcu_adc1_adc_clk:121,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:121,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:121,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:121,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:121,dev_mcu_adc1_bus_adc_clk:[90,105],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[90,105],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[90,105],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_adc1_bus_sys_clk:[90,105],dev_mcu_adc1_bus_vbus_clk:[90,105],dev_mcu_adc1_sys_clk:121,dev_mcu_adc1_vbus_clk:121,dev_mcu_armss0_bus_interface_clk:90,dev_mcu_armss0_cpu0_bus_cpu_clk:[90,105],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[90,105],dev_mcu_armss0_cpu0_bus_interface_clk:[90,105],dev_mcu_armss0_cpu0_bus_interface_phas:[90,105],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_armss0_cpu1_bus_cpu_clk:[90,105],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[90,105],dev_mcu_armss0_cpu1_bus_interface_clk:[90,105],dev_mcu_armss0_cpu1_bus_interface_phas:[90,105],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[90,105],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[90,105],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[90,105],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[90,105],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[90,105],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[90,105],dev_mcu_cpsw0_bus_cppi_clk_clk:[90,105],dev_mcu_cpsw0_bus_cpts_genf0_0:90,dev_mcu_cpsw0_bus_cpts_rft_clk:[90,105],dev_mcu_cpsw0_bus_gmii1_mr_clk:[90,105],dev_mcu_cpsw0_bus_gmii1_mt_clk:[90,105],dev_mcu_cpsw0_bus_gmii_rft_clk:[90,105],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[90,105],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[90,105],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[90,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[90,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[90,105],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[90,105],dev_mcu_cpsw0_cppi_clk_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_genf0:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[121,135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_mcu_cpsw0_gmii1_mr_clk:[121,135,150,178],dev_mcu_cpsw0_gmii1_mt_clk:[121,135,150,178],dev_mcu_cpsw0_gmii_rft_clk:[121,135,150,178],dev_mcu_cpsw0_mdio_mdclk_o:[121,135,150,178],dev_mcu_cpsw0_rgmii1_rxc_i:[121,135,150,178],dev_mcu_cpsw0_rgmii1_txc_i:135,dev_mcu_cpsw0_rgmii1_txc_o:[121,135,150,178],dev_mcu_cpsw0_rgmii_mhz_250_clk:[121,135,150,178],dev_mcu_cpsw0_rgmii_mhz_50_clk:[121,135,150,178],dev_mcu_cpsw0_rgmii_mhz_5_clk:[121,135,150,178],dev_mcu_cpsw0_rmii_mhz_50_clk:[121,135,150,178],dev_mcu_cpt2_aggr0_bus_vclk_clk:[90,105],dev_mcu_cpt2_aggr0_vclk_clk:[33,47,121,135,150,164,178],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[90,105],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[90,105],dev_mcu_dcc0_bus_dcc_input00_clk:[90,105],dev_mcu_dcc0_bus_dcc_input01_clk:[90,105],dev_mcu_dcc0_bus_dcc_input02_clk:[90,105],dev_mcu_dcc0_bus_dcc_input10_clk:[90,105],dev_mcu_dcc0_bus_vbus_clk:[90,105],dev_mcu_dcc0_dcc_clksrc0_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc1_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc2_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc3_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc4_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc5_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc6_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_clksrc7_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_input00_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_input01_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_input02_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_dcc_input10_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc0_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[90,105],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[90,105],dev_mcu_dcc1_bus_dcc_input00_clk:[90,105],dev_mcu_dcc1_bus_dcc_input01_clk:[90,105],dev_mcu_dcc1_bus_dcc_input02_clk:[90,105],dev_mcu_dcc1_bus_dcc_input10_clk:[90,105],dev_mcu_dcc1_bus_vbus_clk:[90,105],dev_mcu_dcc1_dcc_clksrc0_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc1_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc2_clk:[121,135,150,178],dev_mcu_dcc1_dcc_clksrc3_clk:[121,135,150,178],dev_mcu_dcc1_dcc_clksrc4_clk:[121,135,150,178],dev_mcu_dcc1_dcc_clksrc5_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc6_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_clksrc7_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_input00_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_input01_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_input02_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_dcc_input10_clk:[33,47,121,135,150,164,178],dev_mcu_dcc1_vbus_clk:[33,47,121,135,150,164,178],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[90,105],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[90,105],dev_mcu_dcc2_bus_dcc_input00_clk:[90,105],dev_mcu_dcc2_bus_dcc_input01_clk:[90,105],dev_mcu_dcc2_bus_dcc_input02_clk:[90,105],dev_mcu_dcc2_bus_dcc_input10_clk:[90,105],dev_mcu_dcc2_bus_vbus_clk:[90,105],dev_mcu_dcc2_dcc_clksrc0_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc1_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc2_clk:[150,178],dev_mcu_dcc2_dcc_clksrc3_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc4_clk:[135,150,178],dev_mcu_dcc2_dcc_clksrc6_clk:[121,135,150,178],dev_mcu_dcc2_dcc_clksrc7_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input00_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input01_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input02_clk:[121,135,150,178],dev_mcu_dcc2_dcc_input10_clk:[121,135,150,178],dev_mcu_dcc2_vbus_clk:[121,135,150,178],dev_mcu_debugss0_bus_atb0_clk:[90,105],dev_mcu_debugss0_bus_atb1_clk:[90,105],dev_mcu_debugss0_bus_atb2_clk:[90,105],dev_mcu_debugss0_bus_atb3_clk:[90,105],dev_mcu_debugss0_bus_cfg_clk:[90,105],dev_mcu_debugss0_bus_dbg_clk:[90,105],dev_mcu_debugss0_bus_sys_clk:[90,105],dev_mcu_ecc_aggr0_bus_aggr_clk:[90,105],dev_mcu_ecc_aggr1_bus_aggr_clk:[90,105],dev_mcu_efuse0_bus_efc0_ctl_fclk:90,dev_mcu_efuse0_bus_efc1_ctl_fclk:90,dev_mcu_efuse0_bus_efc2_ctl_fclk:90,dev_mcu_efuse0_bus_efc3_ctl_fclk:90,dev_mcu_efuse0_bus_vbusp_clk_clk:[90,105],dev_mcu_esm0_bus_clk:[90,105],dev_mcu_esm0_clk:[75,121,135,150,178],dev_mcu_fss0_fsas_0_gclk:[121,135,150,178],dev_mcu_fss0_hyperbus0_bus_cba_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[90,105],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:90,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:90,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:90,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[121,135,150,178],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[121,135,150,178],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:90,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:105,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[121,135,150,178],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:90,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:90,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:105,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:105,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[135,150,178],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[121,135,150,178],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[135,150,178],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[135,150,178],dev_mcu_gpio0_mmr_clk:[33,47,61,75,164],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:[33,47,61,164],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,61,164],dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:[33,47,61,164],dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[33,47,61,164],dev_mcu_i2c0_bus_clk:[90,105],dev_mcu_i2c0_bus_piscl:90,dev_mcu_i2c0_bus_pisys_clk:[90,105],dev_mcu_i2c0_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_i2c0_piscl:[33,47,61,75,121,135,150,164,178],dev_mcu_i2c0_pisys_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_i2c0_porscl:[33,47,61,75,135,150,164,178],dev_mcu_i2c1_clk:[75,121,135,150,178],dev_mcu_i2c1_piscl:[75,121,135,150,178],dev_mcu_i2c1_pisys_clk:[75,121,135,150,178],dev_mcu_i2c1_porscl:[75,121,135,150,178],dev_mcu_i3c0_i3c_pclk_clk:[121,135,150,178],dev_mcu_i3c0_i3c_scl_di:[121,135,150,178],dev_mcu_i3c0_i3c_scl_do:[121,135,150,178],dev_mcu_i3c0_i3c_sclk_clk:[121,135,150,178],dev_mcu_i3c0_i3c_sda_di:[150,178],dev_mcu_i3c1_i3c_pclk_clk:[121,135,150,178],dev_mcu_i3c1_i3c_scl_di:135,dev_mcu_i3c1_i3c_scl_do:135,dev_mcu_i3c1_i3c_sclk_clk:[121,135,150,178],dev_mcu_m4fss0_cbass_0_clk:[61,75],dev_mcu_m4fss0_core0_dap_clk:[61,75],dev_mcu_m4fss0_core0_vbus_clk:[61,75],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:75,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:75,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:61,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:61,dev_mcu_mcan0_bus_mcanss_cclk_clk:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[90,105],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_mcan0_bus_mcanss_hclk_clk:[90,105],dev_mcu_mcan0_mcanss_can_rxd:[150,178],dev_mcu_mcan0_mcanss_cclk_clk:[33,47,61,121,135,150,164,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,121,135,150,164,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[33,47,61,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[33,47,61,164],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[121,135,150,178],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[121,135,150,178],dev_mcu_mcan0_mcanss_hclk_clk:[33,47,61,121,135,150,164,178],dev_mcu_mcan1_bus_mcanss_cclk_clk:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[90,105],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_mcan1_bus_mcanss_hclk_clk:[90,105],dev_mcu_mcan1_mcanss_can_rxd:[150,178],dev_mcu_mcan1_mcanss_cclk_clk:[33,47,61,121,135,150,164,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,121,135,150,164,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,121,135,150,164,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:[33,47,61,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[33,47,61,164],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[121,135,150,178],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[121,135,150,178],dev_mcu_mcan1_mcanss_hclk_clk:[33,47,61,121,135,150,164,178],dev_mcu_mcrc64_0_clk:[33,47,61,75,164],dev_mcu_mcspi0_bus_clkspiref_clk:[90,105],dev_mcu_mcspi0_bus_io_clkspii_clk:[90,105],dev_mcu_mcspi0_bus_io_clkspio_clk:[90,105],dev_mcu_mcspi0_bus_vbusp_clk:[90,105],dev_mcu_mcspi0_clkspiref_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi0_io_clkspii_clk:[33,47,61,75,150,164,178],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[33,47,61,75,150,164,178],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[33,47,61,75,150,164,178],dev_mcu_mcspi0_io_clkspio_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi1_bus_clkspiref_clk:[90,105],dev_mcu_mcspi1_bus_io_clkspii_clk:[90,105],dev_mcu_mcspi1_bus_io_clkspio_clk:[90,105],dev_mcu_mcspi1_bus_vbusp_clk:[90,105],dev_mcu_mcspi1_clkspiref_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi1_io_clkspii_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:[33,47,61,75,164],dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:[150,178],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[121,135,150,178],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:[33,47,61,75,164],dev_mcu_mcspi1_io_clkspio_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi1_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_mcspi2_bus_clkspiref_clk:[90,105],dev_mcu_mcspi2_bus_io_clkspii_clk:105,dev_mcu_mcspi2_bus_io_clkspio_clk:105,dev_mcu_mcspi2_bus_vbusp_clk:[90,105],dev_mcu_mcspi2_clkspiref_clk:[121,135,150,178],dev_mcu_mcspi2_io_clkspii_clk:[121,135,150,178],dev_mcu_mcspi2_io_clkspio_clk:[121,135,150,178],dev_mcu_mcspi2_vbusp_clk:[121,135,150,178],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:[33,47,61,164],dev_mcu_mcu_gpiomux_introuter0_intr_clk:75,dev_mcu_msram0_bus_cclk_clk:[90,105],dev_mcu_msram0_bus_vclk_clk:[90,105],dev_mcu_navss0_bus_cpsw0clk:[90,105],dev_mcu_navss0_bus_modss_vd2clk:[90,105],dev_mcu_navss0_bus_pdma_mcu1clk:[90,105],dev_mcu_navss0_bus_udmass_vd2clk:90,dev_mcu_navss0_intr_0_intr_clk:[121,135],dev_mcu_navss0_intr_router_0_intr_clk:[150,178],dev_mcu_navss0_mcrc_0_clk:[121,135,150,178],dev_mcu_navss0_modss_vd2clk:[121,135,150,178],dev_mcu_navss0_proxy0_clk_clk:[121,135,150,178],dev_mcu_navss0_ringacc0_sys_clk:[121,135,150,178],dev_mcu_navss0_udmap_0_sys_clk:[121,135,150,178],dev_mcu_navss0_udmass_inta_0_sys_clk:[121,135,150,178],dev_mcu_navss0_udmass_vd2clk:[121,135,150,178],dev_mcu_obsclk_mux_sel_dev_vd_clk:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[33,47,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:61,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk_dup0:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:[33,47,61,164],dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_mcu_obsclk_mux_sel_div_clkout:61,dev_mcu_obsclk_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:[33,47,61,164],dev_mcu_pbist0_bus_clk1_clk:[90,105],dev_mcu_pbist0_bus_clk2_clk:[90,105],dev_mcu_pbist0_bus_clk4_clk:[90,105],dev_mcu_pbist0_clk1_clk:[121,150,178],dev_mcu_pbist0_clk2_clk:[121,150,178],dev_mcu_pbist0_clk3_clk:[121,150,178],dev_mcu_pbist0_clk4_clk:[121,150,178],dev_mcu_pbist0_clk5_clk:[121,150,178],dev_mcu_pbist0_clk6_clk:[121,150,178],dev_mcu_pbist0_clk7_clk:[121,150,178],dev_mcu_pbist0_clk8_clk:[33,47,121,150,164,178],dev_mcu_pbist1_clk1_clk:[121,150,178],dev_mcu_pbist1_clk2_clk:[121,150,178],dev_mcu_pbist1_clk3_clk:[121,150,178],dev_mcu_pbist1_clk4_clk:[121,150,178],dev_mcu_pbist1_clk5_clk:[121,150,178],dev_mcu_pbist1_clk6_clk:[121,150,178],dev_mcu_pbist1_clk7_clk:[121,150,178],dev_mcu_pbist1_clk8_clk:[121,150,178],dev_mcu_pbist2_clk1_clk:121,dev_mcu_pbist2_clk2_clk:121,dev_mcu_pbist2_clk3_clk:121,dev_mcu_pbist2_clk4_clk:121,dev_mcu_pbist2_clk5_clk:121,dev_mcu_pbist2_clk6_clk:121,dev_mcu_pbist2_clk7_clk:121,dev_mcu_pbist2_clk8_clk:[121,150,178],dev_mcu_pdma0_bus_vclk:[90,105],dev_mcu_pdma1_bus_vclk:[90,105],dev_mcu_pll_mmr0_bus_vbusp_clk:[90,105],dev_mcu_psc0_clk:75,dev_mcu_psc0_slow_clk:75,dev_mcu_psram0_bus_clk_clk:[90,105],dev_mcu_r5fss0_core0_cpu0_clk:[33,47,164],dev_mcu_r5fss0_core0_cpu_clk:[121,135,150,178],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[121,135,150,178],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[121,135,150,178],dev_mcu_r5fss0_core0_interface0_clk:[33,47,164],dev_mcu_r5fss0_core0_interface_clk:[121,135,150,178],dev_mcu_r5fss0_core0_interface_phas:[121,135,150,178],dev_mcu_r5fss0_core1_cpu_clk:[121,135,150,178],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[121,135,150,178],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[121,135,150,178],dev_mcu_r5fss0_core1_interface_clk:[121,135,150,178],dev_mcu_r5fss0_core1_interface_phas:[121,135,150,178],dev_mcu_rom0_bus_clk_clk:[90,105],dev_mcu_rti0_bus_rti_clk:[90,105],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_rti0_bus_vbusp_clk:[90,105],dev_mcu_rti0_rti_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,75,164],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:61,dev_mcu_rti0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_rti1_bus_rti_clk:[90,105],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_rti1_bus_vbusp_clk:[90,105],dev_mcu_rti1_rti_clk:[121,135,150,178],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_rti1_vbusp_clk:[121,135,150,178],dev_mcu_sa2_ul0_pka_in_clk:[121,135],dev_mcu_sa2_ul0_x1_clk:[121,135],dev_mcu_sa2_ul0_x2_clk:[121,135],dev_mcu_sec_mmr0_bus_vbusp_clk:[90,105],dev_mcu_timer0_bus_timer_hclk_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer0_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer0_timer_pwm:[33,47,61,75,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61,75],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,75,164],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[61,75],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:75,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:61,dev_mcu_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[33,47,164],dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[33,47,61,164],dev_mcu_timer1_bus_timer_hclk_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer1_clksel_vd_clk:[121,135,164],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,164],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer1_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,164],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:164,dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer1_clksel_vd_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:164,dev_mcu_timer1_clksel_vd_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:164,dev_mcu_timer1_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer1_timer_pwm:[33,47,61,75,164],dev_mcu_timer1_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,75],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[33,47,121,135,150,164,178],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,75],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:75,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[61,75],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[61,75],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:75,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[121,135,150,178],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1:[33,47,164],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:61,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:61,dev_mcu_timer2_bus_timer_hclk_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer2_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer2_timer_pwm:[33,47,61,75,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61,75],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,75,164],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[61,75],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:75,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:61,dev_mcu_timer2_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[33,47,164],dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:[33,47,61,164],dev_mcu_timer3_bus_timer_hclk_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:90,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_mcu_timer3_clksel_vd_clk:[121,135,164],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,164],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer3_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,164],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:164,dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer3_clksel_vd_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:164,dev_mcu_timer3_clksel_vd_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:164,dev_mcu_timer3_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer3_timer_pwm:[33,47,61,75,164],dev_mcu_timer3_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,75],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[33,47,121,135,150,164,178],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,75],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:75,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[61,75],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[61,75],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:75,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[121,135,150,178],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3:[33,47,164],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:61,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:61,dev_mcu_timer4_timer_hclk_clk:[121,135,150,178],dev_mcu_timer4_timer_pwm:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer5_clksel_vd_clk:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer5_timer_hclk_clk:[121,135,150,178],dev_mcu_timer5_timer_tclk_clk:[121,135,150,178],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[121,135,150,178],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[121,135,150,178],dev_mcu_timer6_timer_hclk_clk:[121,135,150,178],dev_mcu_timer6_timer_pwm:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer7_clksel_vd_clk:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer7_timer_hclk_clk:[121,135,150,178],dev_mcu_timer7_timer_tclk_clk:[121,135,150,178],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[121,135,150,178],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[121,135,150,178],dev_mcu_timer8_timer_hclk_clk:[121,135,150,178],dev_mcu_timer8_timer_pwm:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135,150,178],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[121,150,178],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer9_clksel_vd_clk:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[121,135],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:121,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:135,dev_mcu_timer9_timer_hclk_clk:[121,135,150,178],dev_mcu_timer9_timer_tclk_clk:[121,135,150,178],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[121,135,150,178],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[121,135,150,178],dev_mcu_uart0_bus_fclk_clk:[90,105],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[90,105],dev_mcu_uart0_bus_vbusp_clk:[90,105],dev_mcu_uart0_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[121,135,150,178],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:121,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[135,150,178],dev_mcu_uart0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_mcu_uart1_fclk_clk:75,dev_mcu_uart1_vbusp_clk:75,dev_mlb0_mlbss_amlb_clk:135,dev_mlb0_mlbss_hclk_clk:135,dev_mlb0_mlbss_mlb_clk:135,dev_mlb0_mlbss_pclk_clk:135,dev_mlb0_mlbss_sclk_clk:135,dev_mmcsd0_bus_emmcsdss_vbus_clk:[90,105],dev_mmcsd0_bus_emmcsdss_xin_clk:[90,105],dev_mmcsd0_emmcsdss_io_clk_i:[33,61],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:[33,61],dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:[33,61],dev_mmcsd0_emmcsdss_io_clk_o:[33,61],dev_mmcsd0_emmcsdss_vbus_clk:[33,61],dev_mmcsd0_emmcsdss_xin_clk:[33,61],dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[33,61],dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[33,61],dev_mmcsd0_emmcss_io_clk:135,dev_mmcsd0_emmcss_vbus_clk:[47,75,121,135,150,164,178],dev_mmcsd0_emmcss_xin_clk:[47,75,121,135,150,164,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[121,135,150,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[121,135,150,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[47,75,135,150,164,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[121,135,150,178],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:121,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[47,75,164],dev_mmcsd1_bus_emmcsdss_vbus_clk:[90,105],dev_mmcsd1_bus_emmcsdss_xin_clk:[90,105],dev_mmcsd1_emmcsdss_io_clk_i:[33,47,61,75,121,135,150,164,178],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:[33,47,61,164],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[33,47,61,75,164],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:75,dev_mmcsd1_emmcsdss_io_clk_o:[33,47,61,75,121,135,150,164,178],dev_mmcsd1_emmcsdss_vbus_clk:[33,47,61,75,121,135,150,164,178],dev_mmcsd1_emmcsdss_xin_clk:[33,47,61,75,121,135,150,164,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[121,135,150,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[121,135,150,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[33,47,61,75,135,150,164,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[121,135,150,178],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:121,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[33,47,61,75,164],dev_mmcsd2_emmcsdss_io_clk_i:[33,47,61,135,164],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:[33,47,61,164],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:[33,47,61,164],dev_mmcsd2_emmcsdss_io_clk_o:[33,47,61,135,164],dev_mmcsd2_emmcsdss_vbus_clk:[33,47,61,135,164],dev_mmcsd2_emmcsdss_xin_clk:[33,47,61,135,164],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[33,47,61,135,164],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:135,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[33,47,61,164],dev_msram8kx256e0_cclk_clk:164,dev_msram8kx256e0_vclk_clk:164,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:90,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:90,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:90,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:90,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:90,dev_navss0_bcdma_0_clk:[150,178],dev_navss0_bus_cpts0_genf2_0:[90,105],dev_navss0_bus_cpts0_genf3_0:[90,105],dev_navss0_bus_cpts0_genf4_0:[90,105],dev_navss0_bus_cpts0_genf5_0:[90,105],dev_navss0_bus_icss_g0clk:[90,105],dev_navss0_bus_icss_g1clk:[90,105],dev_navss0_bus_icss_g2clk:[90,105],dev_navss0_bus_modss_vd2clk:90,dev_navss0_bus_msmc0clk:[90,105],dev_navss0_bus_nbss_vclk:[90,105],dev_navss0_bus_nbss_vd2clk:[90,105],dev_navss0_bus_pdma_main1clk:[90,105],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[90,105],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[90,105],dev_navss0_bus_udmass_vd2clk:90,dev_navss0_cpts0_genf2:[121,135,150,178],dev_navss0_cpts0_genf3:[121,135,150,178],dev_navss0_cpts0_genf4:121,dev_navss0_cpts_0_rclk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,135,150,178],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_navss0_cpts_0_ts_genf0:[121,135,150,178],dev_navss0_cpts_0_ts_genf1:[121,135,150,178],dev_navss0_cpts_0_vbusp_gclk:[121,135,150,178],dev_navss0_dti_0_clk_clk:[121,135],dev_navss0_dti_0_ext0_dti_clk_clk:135,dev_navss0_dti_0_ext1_dti_clk_clk:135,dev_navss0_dti_0_ext2_dti_clk_clk:135,dev_navss0_dti_0_ext3_dti_clk_clk:135,dev_navss0_intr_0_intr_clk:[150,178],dev_navss0_intr_router_0_intr_clk:[121,135],dev_navss0_mailbox1_0_vclk_clk:[150,178],dev_navss0_mailbox1_10_vclk_clk:[150,178],dev_navss0_mailbox1_11_vclk_clk:[150,178],dev_navss0_mailbox1_1_vclk_clk:[150,178],dev_navss0_mailbox1_2_vclk_clk:[150,178],dev_navss0_mailbox1_3_vclk_clk:[150,178],dev_navss0_mailbox1_4_vclk_clk:[150,178],dev_navss0_mailbox1_5_vclk_clk:[150,178],dev_navss0_mailbox1_6_vclk_clk:[150,178],dev_navss0_mailbox1_7_vclk_clk:[150,178],dev_navss0_mailbox1_8_vclk_clk:[150,178],dev_navss0_mailbox1_9_vclk_clk:[150,178],dev_navss0_mailbox_0_vclk_clk:[121,135,150,178],dev_navss0_mailbox_10_vclk_clk:[121,135,150,178],dev_navss0_mailbox_11_vclk_clk:[121,135,150,178],dev_navss0_mailbox_1_vclk_clk:[121,135,150,178],dev_navss0_mailbox_2_vclk_clk:[121,135,150,178],dev_navss0_mailbox_3_vclk_clk:[121,135,150,178],dev_navss0_mailbox_4_vclk_clk:[121,135,150,178],dev_navss0_mailbox_5_vclk_clk:[121,135,150,178],dev_navss0_mailbox_6_vclk_clk:[121,135,150,178],dev_navss0_mailbox_7_vclk_clk:[121,135,150,178],dev_navss0_mailbox_8_vclk_clk:[121,135,150,178],dev_navss0_mailbox_9_vclk_clk:[121,135,150,178],dev_navss0_mcrc_0_clk:[121,135,150,178],dev_navss0_modss_inta_0_sys_clk:[121,150,178],dev_navss0_modss_inta_1_sys_clk:[121,150,178],dev_navss0_modss_intaggr_0_sys_clk:135,dev_navss0_modss_intaggr_1_sys_clk:135,dev_navss0_modss_vd2clk:[121,135,150,178],dev_navss0_proxy_0_clk_clk:[121,135,150,178],dev_navss0_pvu_0_clk_clk:[135,150,178],dev_navss0_pvu_1_clk_clk:[135,150,178],dev_navss0_pvu_2_clk_clk:135,dev_navss0_ringacc_0_sys_clk:[121,135,150,178],dev_navss0_spinlock_0_clk:[121,135,150,178],dev_navss0_tbu_0_clk_clk:[121,135],dev_navss0_tcu_0_clk_clk:135,dev_navss0_timermgr_0_eon_tick_evt:[121,135,150,178],dev_navss0_timermgr_0_vclk_clk:[121,135,150,178],dev_navss0_timermgr_1_eon_tick_evt:[121,135,150,178],dev_navss0_timermgr_1_vclk_clk:[121,135,150,178],dev_navss0_udmap_0_sys_clk:[121,135,150,178],dev_navss0_udmass_inta_0_sys_clk:[121,150,178],dev_navss0_udmass_intaggr_0_sys_clk:135,dev_navss0_udmass_vd2clk:[121,135,150,178],dev_navss0_virtss_vd2clk:[121,135,150,178],dev_obsclk0_mux_sel_dev_vd_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf0:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_cpsw_3guss_main_0_cpts_genf1:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout8:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk8:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk2:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk2:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv2_16fft_main_5_hsdivout0_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:[33,47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_c7xv_wrap_main_0_clock_control_0_c7xv_divh_clk4_obsclk_out_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam62a_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:33,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_c7xv_wrap_main_0_clock_control_0_c7xv_divh_clk4_obsclk_out_clk:164,dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_ddr_wrap_main_0_ddr_pll_divh_clk4_obsclk_out_clk:[47,164],dev_obsclk0_mux_sel_dev_vd_clk_parent_sam67_gpu_bxs464_wrap_main_0_gpu_dcc_clk4:[47,164],dev_oldi_tx_core0_oldi_0_fwd_p_clk:[47,164],dev_oldi_tx_core0_oldi_pll_clk:[47,164],dev_oldi_tx_core1_oldi_0_fwd_p_clk:[47,164],dev_oldi_tx_core1_oldi_0_fwd_p_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk:[47,164],dev_oldi_tx_core1_oldi_0_fwd_p_clk_parent_main_dss1_dpi0_pclk_out0:[47,164],dev_oldi_tx_core1_oldi_pll_clk:[47,164],dev_oldi_tx_core1_oldi_pll_clk_parent_hsdiv0_16fft_main_16_hsdivout0_clk:[47,164],dev_oldi_tx_core1_oldi_pll_clk_parent_hsdiv0_16fft_main_18_hsdivout0_clk:[47,164],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:90,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:105,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:90,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:105,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[90,105],dev_pbist0_bus_clk1_clk:[90,105],dev_pbist0_bus_clk2_clk:[90,105],dev_pbist0_bus_clk4_clk:[90,105],dev_pbist0_clk1_clk:121,dev_pbist0_clk2_clk:121,dev_pbist0_clk3_clk:121,dev_pbist0_clk4_clk:121,dev_pbist0_clk5_clk:121,dev_pbist0_clk6_clk:121,dev_pbist0_clk7_clk:121,dev_pbist0_clk8_clk:[33,47,61,75,121,150,164,178],dev_pbist0_tclk_clk:[33,47,61,164],dev_pbist10_clk8_clk:[150,178],dev_pbist11_clk7_clk:[150,178],dev_pbist14_clk8_clk:178,dev_pbist1_bus_clk1_clk:[90,105],dev_pbist1_bus_clk2_clk:[90,105],dev_pbist1_bus_clk4_clk:[90,105],dev_pbist1_clk1_clk:121,dev_pbist1_clk2_clk:121,dev_pbist1_clk3_clk:121,dev_pbist1_clk4_clk:121,dev_pbist1_clk5_clk:121,dev_pbist1_clk6_clk:121,dev_pbist1_clk7_clk:121,dev_pbist1_clk8_clk:[47,61,75,121,150,164,178],dev_pbist1_tclk_clk:[47,61,164],dev_pbist2_clk1_clk:121,dev_pbist2_clk2_clk:121,dev_pbist2_clk3_clk:121,dev_pbist2_clk4_clk:121,dev_pbist2_clk5_clk:121,dev_pbist2_clk6_clk:121,dev_pbist2_clk7_clk:121,dev_pbist2_clk8_clk:[75,121,150,164,178],dev_pbist2_tclk_clk:164,dev_pbist3_clk8_clk:[33,47,75,150,164,178],dev_pbist3_tclk_clk:[47,164],dev_pbist4_clk8_clk:[150,178],dev_pbist5_clk8_clk:[150,178],dev_pcie0_bus_pcie_cba_clk:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[90,105],dev_pcie0_bus_pcie_txi0_clk:[90,105],dev_pcie0_bus_pcie_txr0_clk:[90,105],dev_pcie0_bus_pcie_txr1_clk:[90,105],dev_pcie0_pcie_cba_clk:[75,135,164,178],dev_pcie0_pcie_cpts_rclk_clk:[75,135,164,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[75,164],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[75,135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[75,135,164,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[75,135,164,178],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,178],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[75,164],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:75,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:75,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_1_ip1_ln0_txmclk:164,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie0_pcie_lane0_refclk:[75,135,164,178],dev_pcie0_pcie_lane0_rxclk:[75,135,164,178],dev_pcie0_pcie_lane0_rxfclk:[75,135,164,178],dev_pcie0_pcie_lane0_txclk:[75,135,164,178],dev_pcie0_pcie_lane0_txfclk:[75,135,164,178],dev_pcie0_pcie_lane0_txmclk:[75,135,164,178],dev_pcie0_pcie_lane1_refclk:[135,178],dev_pcie0_pcie_lane1_rxclk:[135,178],dev_pcie0_pcie_lane1_rxfclk:[135,178],dev_pcie0_pcie_lane1_txclk:[135,178],dev_pcie0_pcie_lane1_txfclk:[135,178],dev_pcie0_pcie_lane1_txmclk:[135,178],dev_pcie0_pcie_lane2_refclk:178,dev_pcie0_pcie_lane2_rxclk:178,dev_pcie0_pcie_lane2_rxfclk:178,dev_pcie0_pcie_lane2_txclk:178,dev_pcie0_pcie_lane2_txfclk:178,dev_pcie0_pcie_lane2_txmclk:178,dev_pcie0_pcie_lane3_refclk:178,dev_pcie0_pcie_lane3_rxclk:178,dev_pcie0_pcie_lane3_rxfclk:178,dev_pcie0_pcie_lane3_txclk:178,dev_pcie0_pcie_lane3_txfclk:178,dev_pcie0_pcie_lane3_txmclk:178,dev_pcie0_pcie_pm_clk:[75,135,164,178],dev_pcie1_bus_pcie_cba_clk:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[90,105],dev_pcie1_bus_pcie_txi0_clk:[90,105],dev_pcie1_bus_pcie_txr0_clk:[90,105],dev_pcie1_pcie_cba_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[121,135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,150,178],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:150,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:121,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie1_pcie_lane0_refclk:[121,135,150,178],dev_pcie1_pcie_lane0_rxclk:[121,135,150,178],dev_pcie1_pcie_lane0_rxfclk:[121,135,150,178],dev_pcie1_pcie_lane0_txclk:[121,135,150,178],dev_pcie1_pcie_lane0_txfclk:[121,135,150,178],dev_pcie1_pcie_lane0_txmclk:[121,135,150,178],dev_pcie1_pcie_lane1_refclk:[121,135,150,178],dev_pcie1_pcie_lane1_rxclk:[121,135,150,178],dev_pcie1_pcie_lane1_rxfclk:[121,135,150,178],dev_pcie1_pcie_lane1_txclk:[121,135,150,178],dev_pcie1_pcie_lane1_txfclk:[121,135,150,178],dev_pcie1_pcie_lane1_txmclk:[121,135,150,178],dev_pcie1_pcie_lane2_refclk:[121,150,178],dev_pcie1_pcie_lane2_rxclk:[121,150,178],dev_pcie1_pcie_lane2_rxfclk:[121,150,178],dev_pcie1_pcie_lane2_txclk:[121,150,178],dev_pcie1_pcie_lane2_txfclk:[121,150,178],dev_pcie1_pcie_lane2_txmclk:[121,150,178],dev_pcie1_pcie_lane3_refclk:[121,150,178],dev_pcie1_pcie_lane3_rxclk:[121,150,178],dev_pcie1_pcie_lane3_rxfclk:[121,150,178],dev_pcie1_pcie_lane3_txclk:[121,150,178],dev_pcie1_pcie_lane3_txfclk:[121,150,178],dev_pcie1_pcie_lane3_txmclk:[121,150,178],dev_pcie1_pcie_pm_clk:[121,135,150,178],dev_pcie2_pcie_cba_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,178],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie2_pcie_lane0_refclk:[135,178],dev_pcie2_pcie_lane0_rxclk:[135,178],dev_pcie2_pcie_lane0_rxfclk:[135,178],dev_pcie2_pcie_lane0_txclk:[135,178],dev_pcie2_pcie_lane0_txfclk:[135,178],dev_pcie2_pcie_lane0_txmclk:[135,178],dev_pcie2_pcie_lane1_refclk:[135,178],dev_pcie2_pcie_lane1_rxclk:[135,178],dev_pcie2_pcie_lane1_rxfclk:[135,178],dev_pcie2_pcie_lane1_txclk:[135,178],dev_pcie2_pcie_lane1_txfclk:[135,178],dev_pcie2_pcie_lane1_txmclk:[135,178],dev_pcie2_pcie_pm_clk:[135,178],dev_pcie3_pcie_cba_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[135,178],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:135,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:178,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:178,dev_pcie3_pcie_lane0_refclk:[135,178],dev_pcie3_pcie_lane0_rxclk:[135,178],dev_pcie3_pcie_lane0_rxfclk:[135,178],dev_pcie3_pcie_lane0_txclk:[135,178],dev_pcie3_pcie_lane0_txfclk:[135,178],dev_pcie3_pcie_lane0_txmclk:[135,178],dev_pcie3_pcie_lane1_refclk:[135,178],dev_pcie3_pcie_lane1_rxclk:[135,178],dev_pcie3_pcie_lane1_rxfclk:[135,178],dev_pcie3_pcie_lane1_txclk:[135,178],dev_pcie3_pcie_lane1_txfclk:[135,178],dev_pcie3_pcie_lane1_txmclk:[135,178],dev_pcie3_pcie_pm_clk:[135,178],dev_pdma0_bus_vclk:[90,105],dev_pdma1_bus_vclk:[90,105],dev_pdma_debug0_bus_vclk:[90,105],dev_pll_mmr0_bus_vbusp_clk:[90,105],dev_pllctrl0_bus_pll_clkout_clk:[90,105],dev_pllctrl0_bus_pll_refclk_clk:[90,105],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_pllctrl0_bus_vbus_slv_refclk_clk:[90,105],dev_pru_icssg0_bus_core_clk:[90,105],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[90,105],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg0_bus_iep_clk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:90,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:90,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:90,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:90,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[90,105],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[90,105],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[90,105],dev_pru_icssg0_bus_uclk_clk:[90,105],dev_pru_icssg0_bus_vclk_clk:[90,105],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[90,105],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[90,105],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[90,105],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[90,105],dev_pru_icssg0_core_clk:[75,135],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[75,135],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:75,dev_pru_icssg0_iep_clk:[75,135],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[75,135],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[75,135],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:135,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[75,135],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:135,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[75,135],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:75,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:75,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:75,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_pru_icssg0_pr1_mdio_mdclk_o:[75,135],dev_pru_icssg0_pr1_rgmii0_rxc_i:[75,135],dev_pru_icssg0_pr1_rgmii0_txc_i:[75,135],dev_pru_icssg0_pr1_rgmii0_txc_o:[75,135],dev_pru_icssg0_pr1_rgmii1_rxc_i:[75,135],dev_pru_icssg0_pr1_rgmii1_txc_i:[75,135],dev_pru_icssg0_pr1_rgmii1_txc_o:[75,135],dev_pru_icssg0_rgmii_mhz_250_clk:[75,135],dev_pru_icssg0_rgmii_mhz_50_clk:[75,135],dev_pru_icssg0_rgmii_mhz_5_clk:[75,135],dev_pru_icssg0_uclk_clk:[75,135],dev_pru_icssg0_vclk_clk:[75,135],dev_pru_icssg1_bus_core_clk:[90,105],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[90,105],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg1_bus_iep_clk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:90,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:90,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:90,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:90,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[90,105],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[90,105],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[90,105],dev_pru_icssg1_bus_uclk_clk:[90,105],dev_pru_icssg1_bus_vclk_clk:[90,105],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[90,105],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[90,105],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[90,105],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[90,105],dev_pru_icssg1_core_clk:[75,135],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[75,135],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:75,dev_pru_icssg1_iep_clk:[75,135],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[75,135],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[75,135],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:135,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[75,135],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:135,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:135,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[75,135],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:135,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:75,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:75,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:75,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:135,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:135,dev_pru_icssg1_pr1_mdio_mdclk_o:[75,135],dev_pru_icssg1_pr1_rgmii0_rxc_i:[75,135],dev_pru_icssg1_pr1_rgmii0_txc_i:[75,135],dev_pru_icssg1_pr1_rgmii0_txc_o:[75,135],dev_pru_icssg1_pr1_rgmii1_rxc_i:[75,135],dev_pru_icssg1_pr1_rgmii1_txc_i:[75,135],dev_pru_icssg1_pr1_rgmii1_txc_o:[75,135],dev_pru_icssg1_rgmii_mhz_250_clk:[75,135],dev_pru_icssg1_rgmii_mhz_50_clk:[75,135],dev_pru_icssg1_rgmii_mhz_5_clk:[75,135],dev_pru_icssg1_serdes0_refclk:135,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:135,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:135,dev_pru_icssg1_serdes0_rxclk:135,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:135,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:135,dev_pru_icssg1_serdes0_rxfclk:135,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:135,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:135,dev_pru_icssg1_serdes0_txclk:135,dev_pru_icssg1_serdes0_txfclk:135,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:135,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:135,dev_pru_icssg1_serdes0_txmclk:135,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:135,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:135,dev_pru_icssg1_serdes1_refclk:135,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:135,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:135,dev_pru_icssg1_serdes1_rxclk:135,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:135,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:135,dev_pru_icssg1_serdes1_rxfclk:135,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:135,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:135,dev_pru_icssg1_serdes1_txclk:135,dev_pru_icssg1_serdes1_txfclk:135,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:135,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:135,dev_pru_icssg1_serdes1_txmclk:135,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:135,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:135,dev_pru_icssg1_uclk_clk:[75,135],dev_pru_icssg1_vclk_clk:[75,135],dev_pru_icssg2_bus_core_clk:[90,105],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[90,105],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg2_bus_iep_clk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[90,105],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:90,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:90,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:90,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:90,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[90,105],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[90,105],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[90,105],dev_pru_icssg2_bus_uclk_clk:[90,105],dev_pru_icssg2_bus_vclk_clk:[90,105],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[90,105],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[90,105],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[90,105],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[90,105],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[90,105],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[90,105],dev_psc0_bus_clk:[90,105],dev_psc0_bus_slow_clk:[90,105],dev_psc0_clk:[33,47,61,75,121,135,150,164,178],dev_psc0_fw_0_clk:[33,47,61,164],dev_psc0_slow_clk:[33,47,61,75,121,135,150,164,178],dev_psramecc0_bus_clk_clk:[90,105],dev_r5fss0_core0_cpu_clk:[75,121,135,150,164,178],dev_r5fss0_core0_interface_clk:[75,121,135,150,164,178],dev_r5fss0_core0_interface_phas:[121,135],dev_r5fss0_core1_cpu_clk:[75,121,135,150,178],dev_r5fss0_core1_interface_clk:[75,121,135,150,178],dev_r5fss0_core1_interface_phas:[121,135],dev_r5fss0_introuter0_intr_clk:135,dev_r5fss1_core0_cpu_clk:[75,135,150,178],dev_r5fss1_core0_interface_clk:[75,135,150,178],dev_r5fss1_core0_interface_phas:135,dev_r5fss1_core1_cpu_clk:[75,135,150,178],dev_r5fss1_core1_interface_clk:[75,135,150,178],dev_r5fss1_core1_interface_phas:135,dev_r5fss1_introuter0_intr_clk:135,dev_r5fss2_core0_cpu_clk:178,dev_r5fss2_core0_interface_clk:178,dev_r5fss2_core1_cpu_clk:178,dev_r5fss2_core1_interface_clk:178,dev_rti0_bus_rti_clk:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti0_bus_vbusp_clk:[90,105],dev_rti0_rti_clk:[33,47,61,75,121,135,150,164,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,75,164],dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:61,dev_rti0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_rti10_rti_clk:75,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:75,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:75,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:75,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_rti10_vbusp_clk:75,dev_rti11_rti_clk:75,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:75,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:75,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:75,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_rti11_vbusp_clk:75,dev_rti15_rti_clk:[47,61,135,150,164,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:[47,61,164],dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[47,61,135,150,164,178],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti15_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[47,164],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:[47,61,164],dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:61,dev_rti15_vbusp_clk:[47,61,135,150,164,178],dev_rti16_rti_clk:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti16_vbusp_clk:[135,150,178],dev_rti17_rti_clk:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[150,178],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[150,178],dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:[150,178],dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:[150,178],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti17_vbusp_clk:[150,178],dev_rti18_rti_clk:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti18_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti18_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti18_vbusp_clk:178,dev_rti19_rti_clk:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti19_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti19_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti19_vbusp_clk:178,dev_rti1_bus_rti_clk:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti1_bus_vbusp_clk:[90,105],dev_rti1_rti_clk:[33,47,61,75,121,135,150,164,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,75,164],dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:61,dev_rti1_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_rti24_rti_clk:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:135,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:135,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:135,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:135,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti24_vbusp_clk:135,dev_rti25_rti_clk:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:135,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:135,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:135,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:135,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti25_vbusp_clk:135,dev_rti28_rti_clk:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti28_vbusp_clk:[121,135,150,178],dev_rti29_rti_clk:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[121,135,150,178],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:121,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_rti29_vbusp_clk:[121,135,150,178],dev_rti2_bus_rti_clk:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti2_bus_vbusp_clk:[90,105],dev_rti2_rti_clk:[33,47,61,164,178],dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,164,178],dev_rti2_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti2_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61,164],dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:61,dev_rti2_vbusp_clk:[33,47,61,164,178],dev_rti30_rti_clk:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti30_vbusp_clk:[135,150,178],dev_rti31_rti_clk:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[135,150,178],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[135,150,178],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:135,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[150,178],dev_rti31_vbusp_clk:[135,150,178],dev_rti32_rti_clk:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti32_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti32_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti32_vbusp_clk:178,dev_rti33_rti_clk:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti33_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti33_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti33_vbusp_clk:178,dev_rti3_bus_rti_clk:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[90,105],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[90,105],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_rti3_bus_vbusp_clk:[90,105],dev_rti3_rti_clk:[33,47,61,164,178],dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,164,178],dev_rti3_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti3_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61,164],dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:61,dev_rti3_vbusp_clk:[33,47,61,164,178],dev_rti4_rti_clk:[33,164,178],dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti4_rti_clk_parent_clk_32k_rc_sel_out0:[33,164],dev_rti4_rti_clk_parent_gluelogic_hfosc0_clkout:[33,164,178],dev_rti4_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti4_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,164],dev_rti4_rti_clk_parent_gluelogic_rcosc_clkout:[33,164],dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti4_vbusp_clk:[33,164,178],dev_rti5_rti_clk:[164,178],dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti5_rti_clk_parent_clk_32k_rc_sel_out0:164,dev_rti5_rti_clk_parent_gluelogic_hfosc0_clkout:[164,178],dev_rti5_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti5_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:164,dev_rti5_rti_clk_parent_gluelogic_rcosc_clkout:164,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti5_vbusp_clk:[164,178],dev_rti6_rti_clk:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti6_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti6_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti6_vbusp_clk:178,dev_rti7_rti_clk:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup0:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup1:178,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup2:178,dev_rti7_rti_clk_parent_gluelogic_hfosc0_clkout:178,dev_rti7_rti_clk_parent_gluelogic_lpxosc_clkout:178,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:178,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:178,dev_rti7_vbusp_clk:178,dev_rti8_rti_clk:[75,164],dev_rti8_rti_clk_parent_clk_32k_rc_sel_out0:164,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:[75,164],dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[75,164],dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:[75,164],dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_rti8_vbusp_clk:[75,164],dev_rti9_rti_clk:75,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:75,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:75,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:75,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_rti9_vbusp_clk:75,dev_sa2_cpsw_psilss0_main_2_clk:[150,178],dev_sa2_cpsw_psilss0_main_clk:[150,178],dev_sa2_ul0_bus_pka_in_clk:[90,105],dev_sa2_ul0_bus_x1_clk:[90,105],dev_sa2_ul0_bus_x2_clk:[90,105],dev_sa2_ul0_pka_in_clk:[75,135,150,178],dev_sa2_ul0_x1_clk:[75,135,150,178],dev_sa2_ul0_x2_clk:[75,135,150,178],dev_serdes0_bus_clk:[90,105],dev_serdes0_bus_ip2_ln0_txrclk:[90,105],dev_serdes0_bus_ip3_ln0_txrclk:[90,105],dev_serdes0_bus_li_refclk:[90,105],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_serdes0_bus_ln0_rxclk:[90,105],dev_serdes0_bus_ln0_txclk:[90,105],dev_serdes0_bus_refclkpn:90,dev_serdes0_bus_refclkpp:90,dev_serdes1_bus_clk:[90,105],dev_serdes1_bus_ip1_ln0_txrclk:[90,105],dev_serdes1_bus_ip2_ln0_txrclk:[90,105],dev_serdes1_bus_ip3_ln0_txrclk:[90,105],dev_serdes1_bus_ln0_rxclk:[90,105],dev_serdes1_bus_ln0_txclk:[90,105],dev_serdes1_bus_refclkpn:90,dev_serdes1_bus_refclkpp:90,dev_serdes1_bus_ri_refclk:[90,105],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[90,105],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[90,105],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[90,105],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_serdes_10g0_clk:[75,135,150,164,178],dev_serdes_10g0_cmn_refclk_m:[150,178],dev_serdes_10g0_cmn_refclk_p:[150,178],dev_serdes_10g0_core_ref1_clk:178,dev_serdes_10g0_core_ref_clk:[75,135,150,164,178],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:[75,164],dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[135,150,178],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[75,135,150,164,178],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:164,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[75,135,150,178],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[135,150,178],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:75,dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:164,dev_serdes_10g0_ip1_ln0_refclk:[75,135,150,164],dev_serdes_10g0_ip1_ln0_rxclk:[75,135,150,164],dev_serdes_10g0_ip1_ln0_rxfclk:[75,135,150,164],dev_serdes_10g0_ip1_ln0_txclk:[75,135,150,164,178],dev_serdes_10g0_ip1_ln0_txfclk:[75,135,150,164],dev_serdes_10g0_ip1_ln0_txmclk:[75,135,150,164],dev_serdes_10g0_ip1_ln1_refclk:[135,150],dev_serdes_10g0_ip1_ln1_rxclk:[135,150],dev_serdes_10g0_ip1_ln1_rxfclk:[135,150],dev_serdes_10g0_ip1_ln1_txclk:[135,150,178],dev_serdes_10g0_ip1_ln1_txfclk:[135,150],dev_serdes_10g0_ip1_ln1_txmclk:[135,150],dev_serdes_10g0_ip1_ln2_refclk:[135,150,178],dev_serdes_10g0_ip1_ln2_rxclk:[135,150,178],dev_serdes_10g0_ip1_ln2_rxfclk:[135,150,178],dev_serdes_10g0_ip1_ln2_txclk:[135,150,178],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:150,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:150,dev_serdes_10g0_ip1_ln2_txfclk:[135,150,178],dev_serdes_10g0_ip1_ln2_txmclk:[135,150,178],dev_serdes_10g0_ip1_ln3_refclk:[135,150,178],dev_serdes_10g0_ip1_ln3_rxclk:[135,150,178],dev_serdes_10g0_ip1_ln3_rxfclk:[135,150,178],dev_serdes_10g0_ip1_ln3_txclk:[135,150,178],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:150,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:150,dev_serdes_10g0_ip1_ln3_txfclk:[135,150,178],dev_serdes_10g0_ip1_ln3_txmclk:[135,150,178],dev_serdes_10g0_ip2_ln0_refclk:[75,150,164,178],dev_serdes_10g0_ip2_ln0_rxclk:[75,150,164,178],dev_serdes_10g0_ip2_ln0_rxfclk:[75,150,164,178],dev_serdes_10g0_ip2_ln0_txclk:[75,150,164,178],dev_serdes_10g0_ip2_ln0_txfclk:[75,150,164,178],dev_serdes_10g0_ip2_ln0_txmclk:[75,150,164,178],dev_serdes_10g0_ip2_ln1_refclk:[150,178],dev_serdes_10g0_ip2_ln1_rxclk:[150,178],dev_serdes_10g0_ip2_ln1_rxfclk:[150,178],dev_serdes_10g0_ip2_ln1_txclk:[150,178],dev_serdes_10g0_ip2_ln1_txfclk:[150,178],dev_serdes_10g0_ip2_ln1_txmclk:[150,178],dev_serdes_10g0_ip2_ln2_refclk:[150,178],dev_serdes_10g0_ip2_ln2_rxclk:[150,178],dev_serdes_10g0_ip2_ln2_rxfclk:[150,178],dev_serdes_10g0_ip2_ln2_txclk:[150,178],dev_serdes_10g0_ip2_ln2_txfclk:[150,178],dev_serdes_10g0_ip2_ln2_txmclk:[150,178],dev_serdes_10g0_ip2_ln3_refclk:[150,178],dev_serdes_10g0_ip2_ln3_rxclk:[150,178],dev_serdes_10g0_ip2_ln3_rxfclk:[150,178],dev_serdes_10g0_ip2_ln3_txclk:[150,178],dev_serdes_10g0_ip2_ln3_txfclk:[150,178],dev_serdes_10g0_ip2_ln3_txmclk:[150,178],dev_serdes_10g0_ip3_ln0_refclk:135,dev_serdes_10g0_ip3_ln0_rxclk:135,dev_serdes_10g0_ip3_ln0_rxfclk:135,dev_serdes_10g0_ip3_ln0_txclk:135,dev_serdes_10g0_ip3_ln0_txfclk:135,dev_serdes_10g0_ip3_ln0_txmclk:135,dev_serdes_10g0_ip3_ln1_refclk:[135,150],dev_serdes_10g0_ip3_ln1_rxclk:[135,150],dev_serdes_10g0_ip3_ln1_rxfclk:[135,150],dev_serdes_10g0_ip3_ln1_txclk:[135,150],dev_serdes_10g0_ip3_ln1_txfclk:[135,150],dev_serdes_10g0_ip3_ln1_txmclk:[135,150],dev_serdes_10g0_ip3_ln2_refclk:135,dev_serdes_10g0_ip3_ln2_rxclk:135,dev_serdes_10g0_ip3_ln2_rxfclk:135,dev_serdes_10g0_ip3_ln2_txclk:135,dev_serdes_10g0_ip3_ln2_txfclk:135,dev_serdes_10g0_ip3_ln2_txmclk:135,dev_serdes_10g0_ip3_ln3_refclk:[135,150,178],dev_serdes_10g0_ip3_ln3_rxclk:[135,150,178],dev_serdes_10g0_ip3_ln3_rxfclk:[135,150,178],dev_serdes_10g0_ip3_ln3_txclk:[135,150,178],dev_serdes_10g0_ip3_ln3_txfclk:[135,150,178],dev_serdes_10g0_ip3_ln3_txmclk:[135,150,178],dev_serdes_10g0_ip4_ln0_refclk:[150,178],dev_serdes_10g0_ip4_ln0_rxclk:[150,178],dev_serdes_10g0_ip4_ln0_rxfclk:[150,178],dev_serdes_10g0_ip4_ln0_txclk:[150,178],dev_serdes_10g0_ip4_ln0_txfclk:[150,178],dev_serdes_10g0_ip4_ln0_txmclk:[150,178],dev_serdes_10g0_ip4_ln1_refclk:[150,178],dev_serdes_10g0_ip4_ln1_rxclk:[150,178],dev_serdes_10g0_ip4_ln1_rxfclk:[150,178],dev_serdes_10g0_ip4_ln1_txclk:[150,178],dev_serdes_10g0_ip4_ln1_txfclk:[150,178],dev_serdes_10g0_ip4_ln1_txmclk:[150,178],dev_serdes_10g0_ip4_ln2_refclk:[150,178],dev_serdes_10g0_ip4_ln2_rxclk:[150,178],dev_serdes_10g0_ip4_ln2_rxfclk:[150,178],dev_serdes_10g0_ip4_ln2_txclk:[150,178],dev_serdes_10g0_ip4_ln2_txfclk:[150,178],dev_serdes_10g0_ip4_ln2_txmclk:[150,178],dev_serdes_10g0_ip4_ln3_refclk:[150,178],dev_serdes_10g0_ip4_ln3_rxclk:[150,178],dev_serdes_10g0_ip4_ln3_rxfclk:[150,178],dev_serdes_10g0_ip4_ln3_txclk:[150,178],dev_serdes_10g0_ip4_ln3_txfclk:[150,178],dev_serdes_10g0_ip4_ln3_txmclk:[150,178],dev_serdes_10g0_ref_der_out_clk:[150,178],dev_serdes_10g0_ref_out_clk:[135,150,178],dev_serdes_10g0_tap_tck:[150,164,178],dev_serdes_10g1_clk:[121,164,178],dev_serdes_10g1_cmn_refclk_m:178,dev_serdes_10g1_cmn_refclk_p:178,dev_serdes_10g1_core_ref1_clk:178,dev_serdes_10g1_core_ref_clk:[121,164,178],dev_serdes_10g1_core_ref_clk_parent_board_0_ext_refclk1_out:164,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[121,178],dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[121,164,178],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:164,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[121,178],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[121,178],dev_serdes_10g1_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:164,dev_serdes_10g1_ip1_ln0_refclk:[121,164,178],dev_serdes_10g1_ip1_ln0_rxclk:[121,164,178],dev_serdes_10g1_ip1_ln0_rxfclk:[121,164,178],dev_serdes_10g1_ip1_ln0_txclk:[121,164,178],dev_serdes_10g1_ip1_ln0_txfclk:[121,164,178],dev_serdes_10g1_ip1_ln0_txmclk:[121,164,178],dev_serdes_10g1_ip1_ln1_refclk:[121,178],dev_serdes_10g1_ip1_ln1_rxclk:[121,178],dev_serdes_10g1_ip1_ln1_rxfclk:[121,178],dev_serdes_10g1_ip1_ln1_txclk:[121,178],dev_serdes_10g1_ip1_ln1_txfclk:[121,178],dev_serdes_10g1_ip1_ln1_txmclk:[121,178],dev_serdes_10g1_ip1_ln2_refclk:[121,178],dev_serdes_10g1_ip1_ln2_rxclk:[121,178],dev_serdes_10g1_ip1_ln2_rxfclk:[121,178],dev_serdes_10g1_ip1_ln2_txclk:[121,178],dev_serdes_10g1_ip1_ln2_txfclk:[121,178],dev_serdes_10g1_ip1_ln2_txmclk:[121,178],dev_serdes_10g1_ip1_ln3_refclk:[121,178],dev_serdes_10g1_ip1_ln3_rxclk:[121,178],dev_serdes_10g1_ip1_ln3_rxfclk:[121,178],dev_serdes_10g1_ip1_ln3_txclk:[121,178],dev_serdes_10g1_ip1_ln3_txfclk:[121,178],dev_serdes_10g1_ip1_ln3_txmclk:[121,178],dev_serdes_10g1_ip2_ln0_refclk:[121,164,178],dev_serdes_10g1_ip2_ln0_rxclk:[121,164,178],dev_serdes_10g1_ip2_ln0_rxfclk:[121,164,178],dev_serdes_10g1_ip2_ln0_txclk:[121,164,178],dev_serdes_10g1_ip2_ln0_txfclk:[121,164,178],dev_serdes_10g1_ip2_ln0_txmclk:[121,164,178],dev_serdes_10g1_ip2_ln1_refclk:[121,178],dev_serdes_10g1_ip2_ln1_rxclk:[121,178],dev_serdes_10g1_ip2_ln1_rxfclk:[121,178],dev_serdes_10g1_ip2_ln1_txclk:[121,178],dev_serdes_10g1_ip2_ln1_txfclk:[121,178],dev_serdes_10g1_ip2_ln1_txmclk:[121,178],dev_serdes_10g1_ip2_ln2_refclk:[121,178],dev_serdes_10g1_ip2_ln2_rxclk:[121,178],dev_serdes_10g1_ip2_ln2_rxfclk:[121,178],dev_serdes_10g1_ip2_ln2_txclk:[121,178],dev_serdes_10g1_ip2_ln2_txfclk:[121,178],dev_serdes_10g1_ip2_ln2_txmclk:[121,178],dev_serdes_10g1_ip2_ln3_refclk:[121,178],dev_serdes_10g1_ip2_ln3_rxclk:[121,178],dev_serdes_10g1_ip2_ln3_rxfclk:[121,178],dev_serdes_10g1_ip2_ln3_txclk:[121,178],dev_serdes_10g1_ip2_ln3_txfclk:[121,178],dev_serdes_10g1_ip2_ln3_txmclk:[121,178],dev_serdes_10g1_ip3_ln1_refclk:121,dev_serdes_10g1_ip3_ln1_rxclk:121,dev_serdes_10g1_ip3_ln1_rxfclk:121,dev_serdes_10g1_ip3_ln1_txclk:121,dev_serdes_10g1_ip3_ln1_txfclk:121,dev_serdes_10g1_ip3_ln1_txmclk:121,dev_serdes_10g1_ip3_ln2_refclk:178,dev_serdes_10g1_ip3_ln2_rxclk:178,dev_serdes_10g1_ip3_ln2_rxfclk:178,dev_serdes_10g1_ip3_ln2_txclk:178,dev_serdes_10g1_ip3_ln2_txfclk:178,dev_serdes_10g1_ip3_ln2_txmclk:178,dev_serdes_10g1_ip3_ln3_refclk:[121,178],dev_serdes_10g1_ip3_ln3_rxclk:[121,178],dev_serdes_10g1_ip3_ln3_rxfclk:[121,178],dev_serdes_10g1_ip3_ln3_txclk:[121,178],dev_serdes_10g1_ip3_ln3_txfclk:[121,178],dev_serdes_10g1_ip3_ln3_txmclk:[121,178],dev_serdes_10g1_ref_der_out_clk:178,dev_serdes_10g1_ref_out_clk:178,dev_serdes_10g1_tap_tck:[164,178],dev_serdes_10g2_clk:178,dev_serdes_10g2_cmn_refclk_m:178,dev_serdes_10g2_cmn_refclk_p:178,dev_serdes_10g2_core_ref1_clk:178,dev_serdes_10g2_core_ref_clk:178,dev_serdes_10g2_core_ref_clk_parent_board_0_hfosc1_clk_out:178,dev_serdes_10g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:178,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:178,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:178,dev_serdes_10g2_ip1_ln0_refclk:178,dev_serdes_10g2_ip1_ln0_rxclk:178,dev_serdes_10g2_ip1_ln0_rxfclk:178,dev_serdes_10g2_ip1_ln0_txclk:178,dev_serdes_10g2_ip1_ln0_txfclk:178,dev_serdes_10g2_ip1_ln0_txmclk:178,dev_serdes_10g2_ip1_ln1_refclk:178,dev_serdes_10g2_ip1_ln1_rxclk:178,dev_serdes_10g2_ip1_ln1_rxfclk:178,dev_serdes_10g2_ip1_ln1_txclk:178,dev_serdes_10g2_ip1_ln1_txfclk:178,dev_serdes_10g2_ip1_ln1_txmclk:178,dev_serdes_10g2_ip1_ln2_refclk:178,dev_serdes_10g2_ip1_ln2_rxclk:178,dev_serdes_10g2_ip1_ln2_rxfclk:178,dev_serdes_10g2_ip1_ln2_txclk:178,dev_serdes_10g2_ip1_ln2_txfclk:178,dev_serdes_10g2_ip1_ln2_txmclk:178,dev_serdes_10g2_ip1_ln3_refclk:178,dev_serdes_10g2_ip1_ln3_rxclk:178,dev_serdes_10g2_ip1_ln3_rxfclk:178,dev_serdes_10g2_ip1_ln3_txclk:178,dev_serdes_10g2_ip1_ln3_txfclk:178,dev_serdes_10g2_ip1_ln3_txmclk:178,dev_serdes_10g2_ip2_ln2_refclk:178,dev_serdes_10g2_ip2_ln2_rxclk:178,dev_serdes_10g2_ip2_ln2_rxfclk:178,dev_serdes_10g2_ip2_ln2_txclk:178,dev_serdes_10g2_ip2_ln2_txfclk:178,dev_serdes_10g2_ip2_ln2_txmclk:178,dev_serdes_10g2_ip2_ln3_refclk:178,dev_serdes_10g2_ip2_ln3_rxclk:178,dev_serdes_10g2_ip2_ln3_rxfclk:178,dev_serdes_10g2_ip2_ln3_txclk:178,dev_serdes_10g2_ip2_ln3_txfclk:178,dev_serdes_10g2_ip2_ln3_txmclk:178,dev_serdes_10g2_tap_tck:178,dev_serdes_10g4_clk:178,dev_serdes_10g4_cmn_refclk_m:178,dev_serdes_10g4_cmn_refclk_p:178,dev_serdes_10g4_core_ref1_clk:178,dev_serdes_10g4_core_ref_clk:178,dev_serdes_10g4_core_ref_clk_parent_board_0_hfosc1_clk_out:178,dev_serdes_10g4_core_ref_clk_parent_gluelogic_hfosc0_clkout:178,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:178,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:178,dev_serdes_10g4_ip1_ln0_refclk:178,dev_serdes_10g4_ip1_ln0_rxclk:178,dev_serdes_10g4_ip1_ln0_rxfclk:178,dev_serdes_10g4_ip1_ln0_txclk:178,dev_serdes_10g4_ip1_ln0_txfclk:178,dev_serdes_10g4_ip1_ln0_txmclk:178,dev_serdes_10g4_ip1_ln1_refclk:178,dev_serdes_10g4_ip1_ln1_rxclk:178,dev_serdes_10g4_ip1_ln1_rxfclk:178,dev_serdes_10g4_ip1_ln1_txclk:178,dev_serdes_10g4_ip1_ln1_txfclk:178,dev_serdes_10g4_ip1_ln1_txmclk:178,dev_serdes_10g4_ip1_ln2_refclk:178,dev_serdes_10g4_ip1_ln2_rxclk:178,dev_serdes_10g4_ip1_ln2_rxfclk:178,dev_serdes_10g4_ip1_ln2_txclk:178,dev_serdes_10g4_ip1_ln2_txfclk:178,dev_serdes_10g4_ip1_ln2_txmclk:178,dev_serdes_10g4_ip1_ln3_refclk:178,dev_serdes_10g4_ip1_ln3_rxclk:178,dev_serdes_10g4_ip1_ln3_rxfclk:178,dev_serdes_10g4_ip1_ln3_txclk:178,dev_serdes_10g4_ip1_ln3_txfclk:178,dev_serdes_10g4_ip1_ln3_txmclk:178,dev_serdes_10g4_ip2_ln0_refclk:178,dev_serdes_10g4_ip2_ln0_rxclk:178,dev_serdes_10g4_ip2_ln0_rxfclk:178,dev_serdes_10g4_ip2_ln0_txclk:178,dev_serdes_10g4_ip2_ln0_txfclk:178,dev_serdes_10g4_ip2_ln0_txmclk:178,dev_serdes_10g4_ip2_ln1_refclk:178,dev_serdes_10g4_ip2_ln1_rxclk:178,dev_serdes_10g4_ip2_ln1_rxfclk:178,dev_serdes_10g4_ip2_ln1_txclk:178,dev_serdes_10g4_ip2_ln1_txfclk:178,dev_serdes_10g4_ip2_ln1_txmclk:178,dev_serdes_10g4_ip2_ln2_refclk:178,dev_serdes_10g4_ip2_ln2_rxclk:178,dev_serdes_10g4_ip2_ln2_rxfclk:178,dev_serdes_10g4_ip2_ln2_txclk:178,dev_serdes_10g4_ip2_ln2_txfclk:178,dev_serdes_10g4_ip2_ln2_txmclk:178,dev_serdes_10g4_ip2_ln3_refclk:178,dev_serdes_10g4_ip2_ln3_rxclk:178,dev_serdes_10g4_ip2_ln3_rxfclk:178,dev_serdes_10g4_ip2_ln3_txclk:178,dev_serdes_10g4_ip2_ln3_txfclk:178,dev_serdes_10g4_ip2_ln3_txmclk:178,dev_serdes_10g4_ip3_ln3_refclk:178,dev_serdes_10g4_ip3_ln3_rxclk:178,dev_serdes_10g4_ip3_ln3_rxfclk:178,dev_serdes_10g4_ip3_ln3_txclk:178,dev_serdes_10g4_ip3_ln3_txfclk:178,dev_serdes_10g4_ip3_ln3_txmclk:178,dev_serdes_10g4_ip4_ln0_refclk:178,dev_serdes_10g4_ip4_ln0_rxclk:178,dev_serdes_10g4_ip4_ln0_rxfclk:178,dev_serdes_10g4_ip4_ln0_txclk:178,dev_serdes_10g4_ip4_ln0_txfclk:178,dev_serdes_10g4_ip4_ln0_txmclk:178,dev_serdes_10g4_ip4_ln1_refclk:178,dev_serdes_10g4_ip4_ln1_rxclk:178,dev_serdes_10g4_ip4_ln1_rxfclk:178,dev_serdes_10g4_ip4_ln1_txclk:178,dev_serdes_10g4_ip4_ln1_txfclk:178,dev_serdes_10g4_ip4_ln1_txmclk:178,dev_serdes_10g4_ip4_ln2_refclk:178,dev_serdes_10g4_ip4_ln2_rxclk:178,dev_serdes_10g4_ip4_ln2_rxfclk:178,dev_serdes_10g4_ip4_ln2_txclk:178,dev_serdes_10g4_ip4_ln2_txfclk:178,dev_serdes_10g4_ip4_ln2_txmclk:178,dev_serdes_10g4_ip4_ln3_refclk:178,dev_serdes_10g4_ip4_ln3_rxclk:178,dev_serdes_10g4_ip4_ln3_rxfclk:178,dev_serdes_10g4_ip4_ln3_txclk:178,dev_serdes_10g4_ip4_ln3_txfclk:178,dev_serdes_10g4_ip4_ln3_txmclk:178,dev_serdes_16g0_clk:135,dev_serdes_16g0_cmn_refclk1_m:135,dev_serdes_16g0_cmn_refclk1_p:135,dev_serdes_16g0_core_ref1_clk:135,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g0_core_ref_clk:135,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g0_ip1_ln0_refclk:135,dev_serdes_16g0_ip1_ln0_rxclk:135,dev_serdes_16g0_ip1_ln0_rxfclk:135,dev_serdes_16g0_ip1_ln0_txclk:135,dev_serdes_16g0_ip1_ln0_txfclk:135,dev_serdes_16g0_ip1_ln0_txmclk:135,dev_serdes_16g0_ip1_ln1_refclk:135,dev_serdes_16g0_ip1_ln1_rxclk:135,dev_serdes_16g0_ip1_ln1_rxfclk:135,dev_serdes_16g0_ip1_ln1_txclk:135,dev_serdes_16g0_ip1_ln1_txfclk:135,dev_serdes_16g0_ip1_ln1_txmclk:135,dev_serdes_16g0_ip2_ln0_refclk:135,dev_serdes_16g0_ip2_ln0_rxclk:135,dev_serdes_16g0_ip2_ln0_rxfclk:135,dev_serdes_16g0_ip2_ln0_txclk:135,dev_serdes_16g0_ip2_ln0_txfclk:135,dev_serdes_16g0_ip2_ln0_txmclk:135,dev_serdes_16g0_ip2_ln1_refclk:135,dev_serdes_16g0_ip2_ln1_rxclk:135,dev_serdes_16g0_ip2_ln1_rxfclk:135,dev_serdes_16g0_ip2_ln1_txclk:135,dev_serdes_16g0_ip2_ln1_txfclk:135,dev_serdes_16g0_ip2_ln1_txmclk:135,dev_serdes_16g0_ip3_ln1_refclk:135,dev_serdes_16g0_ip3_ln1_rxclk:135,dev_serdes_16g0_ip3_ln1_rxfclk:135,dev_serdes_16g0_ip3_ln1_txclk:135,dev_serdes_16g0_ip3_ln1_txfclk:135,dev_serdes_16g0_ip3_ln1_txmclk:135,dev_serdes_16g0_ref1_out_clk:135,dev_serdes_16g0_ref_der_out_clk:135,dev_serdes_16g0_ref_out_clk:135,dev_serdes_16g1_clk:135,dev_serdes_16g1_cmn_refclk1_m:135,dev_serdes_16g1_cmn_refclk1_p:135,dev_serdes_16g1_core_ref1_clk:135,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g1_core_ref_clk:135,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g1_ip1_ln0_refclk:135,dev_serdes_16g1_ip1_ln0_rxclk:135,dev_serdes_16g1_ip1_ln0_rxfclk:135,dev_serdes_16g1_ip1_ln0_txclk:135,dev_serdes_16g1_ip1_ln0_txfclk:135,dev_serdes_16g1_ip1_ln0_txmclk:135,dev_serdes_16g1_ip1_ln1_refclk:135,dev_serdes_16g1_ip1_ln1_rxclk:135,dev_serdes_16g1_ip1_ln1_rxfclk:135,dev_serdes_16g1_ip1_ln1_txclk:135,dev_serdes_16g1_ip1_ln1_txfclk:135,dev_serdes_16g1_ip1_ln1_txmclk:135,dev_serdes_16g1_ip2_ln0_refclk:135,dev_serdes_16g1_ip2_ln0_rxclk:135,dev_serdes_16g1_ip2_ln0_rxfclk:135,dev_serdes_16g1_ip2_ln0_txclk:135,dev_serdes_16g1_ip2_ln0_txfclk:135,dev_serdes_16g1_ip2_ln0_txmclk:135,dev_serdes_16g1_ip2_ln1_refclk:135,dev_serdes_16g1_ip2_ln1_rxclk:135,dev_serdes_16g1_ip2_ln1_rxfclk:135,dev_serdes_16g1_ip2_ln1_txclk:135,dev_serdes_16g1_ip2_ln1_txfclk:135,dev_serdes_16g1_ip2_ln1_txmclk:135,dev_serdes_16g1_ip3_ln1_refclk:135,dev_serdes_16g1_ip3_ln1_rxclk:135,dev_serdes_16g1_ip3_ln1_rxfclk:135,dev_serdes_16g1_ip3_ln1_txclk:135,dev_serdes_16g1_ip3_ln1_txfclk:135,dev_serdes_16g1_ip3_ln1_txmclk:135,dev_serdes_16g1_ip4_ln0_refclk:135,dev_serdes_16g1_ip4_ln0_rxclk:135,dev_serdes_16g1_ip4_ln0_rxfclk:135,dev_serdes_16g1_ip4_ln0_txclk:135,dev_serdes_16g1_ip4_ln0_txfclk:135,dev_serdes_16g1_ip4_ln0_txmclk:135,dev_serdes_16g1_ip4_ln1_refclk:135,dev_serdes_16g1_ip4_ln1_rxclk:135,dev_serdes_16g1_ip4_ln1_rxfclk:135,dev_serdes_16g1_ip4_ln1_txclk:135,dev_serdes_16g1_ip4_ln1_txfclk:135,dev_serdes_16g1_ip4_ln1_txmclk:135,dev_serdes_16g1_ref1_out_clk:135,dev_serdes_16g1_ref_der_out_clk:135,dev_serdes_16g1_ref_out_clk:135,dev_serdes_16g2_clk:135,dev_serdes_16g2_cmn_refclk1_m:135,dev_serdes_16g2_cmn_refclk1_p:135,dev_serdes_16g2_core_ref1_clk:135,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g2_core_ref_clk:135,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g2_ip2_ln0_refclk:135,dev_serdes_16g2_ip2_ln0_rxclk:135,dev_serdes_16g2_ip2_ln0_rxfclk:135,dev_serdes_16g2_ip2_ln0_txclk:135,dev_serdes_16g2_ip2_ln0_txfclk:135,dev_serdes_16g2_ip2_ln0_txmclk:135,dev_serdes_16g2_ip2_ln1_refclk:135,dev_serdes_16g2_ip2_ln1_rxclk:135,dev_serdes_16g2_ip2_ln1_rxfclk:135,dev_serdes_16g2_ip2_ln1_txclk:135,dev_serdes_16g2_ip2_ln1_txfclk:135,dev_serdes_16g2_ip2_ln1_txmclk:135,dev_serdes_16g2_ip3_ln1_refclk:135,dev_serdes_16g2_ip3_ln1_rxclk:135,dev_serdes_16g2_ip3_ln1_rxfclk:135,dev_serdes_16g2_ip3_ln1_txclk:135,dev_serdes_16g2_ip3_ln1_txfclk:135,dev_serdes_16g2_ip3_ln1_txmclk:135,dev_serdes_16g2_ip4_ln0_refclk:135,dev_serdes_16g2_ip4_ln0_rxclk:135,dev_serdes_16g2_ip4_ln0_rxfclk:135,dev_serdes_16g2_ip4_ln0_txclk:135,dev_serdes_16g2_ip4_ln0_txfclk:135,dev_serdes_16g2_ip4_ln0_txmclk:135,dev_serdes_16g2_ip4_ln1_refclk:135,dev_serdes_16g2_ip4_ln1_rxclk:135,dev_serdes_16g2_ip4_ln1_rxfclk:135,dev_serdes_16g2_ip4_ln1_txclk:135,dev_serdes_16g2_ip4_ln1_txfclk:135,dev_serdes_16g2_ip4_ln1_txmclk:135,dev_serdes_16g2_ref1_out_clk:135,dev_serdes_16g2_ref_der_out_clk:135,dev_serdes_16g2_ref_out_clk:135,dev_serdes_16g3_clk:135,dev_serdes_16g3_cmn_refclk1_m:135,dev_serdes_16g3_cmn_refclk1_p:135,dev_serdes_16g3_core_ref1_clk:135,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g3_core_ref_clk:135,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:135,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:135,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:135,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:135,dev_serdes_16g3_ip2_ln0_refclk:135,dev_serdes_16g3_ip2_ln0_rxclk:135,dev_serdes_16g3_ip2_ln0_rxfclk:135,dev_serdes_16g3_ip2_ln0_txclk:135,dev_serdes_16g3_ip2_ln0_txfclk:135,dev_serdes_16g3_ip2_ln0_txmclk:135,dev_serdes_16g3_ip2_ln1_refclk:135,dev_serdes_16g3_ip2_ln1_rxclk:135,dev_serdes_16g3_ip2_ln1_rxfclk:135,dev_serdes_16g3_ip2_ln1_txclk:135,dev_serdes_16g3_ip2_ln1_txfclk:135,dev_serdes_16g3_ip2_ln1_txmclk:135,dev_serdes_16g3_ip3_ln1_refclk:135,dev_serdes_16g3_ip3_ln1_rxclk:135,dev_serdes_16g3_ip3_ln1_rxfclk:135,dev_serdes_16g3_ip3_ln1_txclk:135,dev_serdes_16g3_ip3_ln1_txfclk:135,dev_serdes_16g3_ip3_ln1_txmclk:135,dev_serdes_16g3_ref1_out_clk:135,dev_serdes_16g3_ref_der_out_clk:135,dev_serdes_16g3_ref_out_clk:135,dev_spinlock0_vclk_clk:[33,47,61,75,164],dev_stm0_atb_clk:[33,47,61,75,121,135,150,164,178],dev_stm0_bus_atb_clk:[90,105],dev_stm0_bus_core_clk:[90,105],dev_stm0_bus_vbusp_clk:[90,105],dev_stm0_core_clk:[33,47,61,75,121,135,150,164,178],dev_stm0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_timer0_bus_timer_hclk_clk:[90,105],dev_timer0_bus_timer_tclk_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer0_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_pwm:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61,75,164],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[47,164],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61,75],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,61,75],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,75,121,135,150,164,178],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61,75,164],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61,75,164],dev_timer10_bus_timer_hclk_clk:[90,105],dev_timer10_bus_timer_tclk_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer10_timer_hclk_clk:[75,121,135,150,178],dev_timer10_timer_pwm:[75,121,135,150,178],dev_timer10_timer_tclk_clk:[75,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[75,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[75,121,135,150,178],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:75,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:75,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[75,121,135,150,178],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:75,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[75,121,135,150,178],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:75,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:75,dev_timer11_bus_timer_hclk_clk:[90,105],dev_timer11_bus_timer_tclk_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer11_clksel_vd_clk:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer11_timer_hclk_clk:[75,121,135,150,178],dev_timer11_timer_pwm:75,dev_timer11_timer_tclk_clk:[75,121,135,150,178],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:75,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:75,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:75,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:75,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:75,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[121,135,150,178],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:75,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:75,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:75,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[121,135,150,178],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:75,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:75,dev_timer12_timer_hclk_clk:[121,135,150,178],dev_timer12_timer_pwm:[121,135,150,178],dev_timer12_timer_tclk_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer13_clksel_vd_clk:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer13_timer_hclk_clk:[121,135,150,178],dev_timer13_timer_tclk_clk:[121,135,150,178],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[121,135,150,178],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[121,135,150,178],dev_timer14_timer_hclk_clk:[121,135,150,178],dev_timer14_timer_pwm:[121,135,150,178],dev_timer14_timer_tclk_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer15_clksel_vd_clk:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer15_timer_hclk_clk:[121,135,150,178],dev_timer15_timer_tclk_clk:[121,135,150,178],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[121,135,150,178],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[121,135,150,178],dev_timer16_timer_hclk_clk:[121,135,150,178],dev_timer16_timer_pwm:[121,135,150,178],dev_timer16_timer_tclk_clk:[121,135,150,178],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:[150,178],dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:[150,178],dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer17_clksel_vd_clk:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer17_timer_hclk_clk:[121,135,150,178],dev_timer17_timer_tclk_clk:[121,135,150,178],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[121,135,150,178],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:[150,178],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[121,135],dev_timer18_timer_hclk_clk:[121,135,150,178],dev_timer18_timer_pwm:[121,135,150,178],dev_timer18_timer_tclk_clk:[121,135,150,178],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:[150,178],dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:[150,178],dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer19_clksel_vd_clk:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer19_timer_hclk_clk:[121,135,150,178],dev_timer19_timer_tclk_clk:[121,135,150,178],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[121,135,150,178],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:[150,178],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[121,135],dev_timer1_bus_timer_hclk_clk:[90,105],dev_timer1_bus_timer_tclk_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer1_clksel_vd_clk:[121,135,164],dev_timer1_clksel_vd_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:164,dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,164],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,164],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer1_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_timer1_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_timer1_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:164,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,164],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer1_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,164],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer1_clksel_vd_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:164,dev_timer1_clksel_vd_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:164,dev_timer1_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer1_timer_pwm:[33,47,61,75,164],dev_timer1_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[61,75],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:75,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[61,75],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,75],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[61,75],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[33,47,121,135,150,164,178],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,75],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[61,75],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[61,75],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[121,135,150,178],dev_timer1_timer_tclk_clk_parent_main_timerclkn_sel_out1:[33,47,164],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[61,75],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[61,75],dev_timer2_bus_timer_hclk_clk:[90,105],dev_timer2_bus_timer_tclk_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer2_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_pwm:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61,75,164],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[47,164],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61,75],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,61,75],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,75,121,135,150,164,178],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61,75,164],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61,75,164],dev_timer3_bus_timer_hclk_clk:[90,105],dev_timer3_bus_timer_tclk_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer3_clksel_vd_clk:[121,135,164],dev_timer3_clksel_vd_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:164,dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,164],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,164],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer3_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_timer3_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_timer3_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:164,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,164],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer3_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,164],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer3_clksel_vd_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:164,dev_timer3_clksel_vd_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:164,dev_timer3_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer3_timer_pwm:[33,47,61,75,164],dev_timer3_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[61,75],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:75,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[61,75],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,75],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[61,75],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[33,47,121,135,150,164,178],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,75],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[61,75],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[61,75],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[121,135,150,178],dev_timer3_timer_tclk_clk_parent_main_timerclkn_sel_out3:[33,47,164],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[61,75],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[61,75],dev_timer4_bus_timer_hclk_clk:[90,105],dev_timer4_bus_timer_tclk_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer4_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_pwm:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61,75,164],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[47,164],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61,75],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,61,75],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,75,121,135,150,164,178],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61,75,164],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61,75,164],dev_timer5_bus_timer_hclk_clk:[90,105],dev_timer5_bus_timer_tclk_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer5_clksel_vd_clk:[121,135,164],dev_timer5_clksel_vd_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:164,dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,164],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,164],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer5_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_timer5_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_timer5_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:164,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,164],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer5_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,164],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer5_clksel_vd_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:164,dev_timer5_clksel_vd_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:164,dev_timer5_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer5_timer_pwm:[33,47,61,75,164],dev_timer5_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[61,75],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:75,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[61,75],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,75],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[61,75],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[33,47,121,135,150,164,178],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,75],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[61,75],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[61,75],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[121,135,150,178],dev_timer5_timer_tclk_clk_parent_main_timerclkn_sel_out5:[33,47,164],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[61,75],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[61,75],dev_timer6_bus_timer_hclk_clk:[90,105],dev_timer6_bus_timer_tclk_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer6_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_pwm:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61,75,164],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:[47,164],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61,75],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[33,61,75],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,75,164],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_5_hsdivout1_clk:33,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[33,47,61,75,121,135,150,164,178],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[33,47,61,75,164],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[33,47,61,75,164],dev_timer7_bus_timer_hclk_clk:[90,105],dev_timer7_bus_timer_tclk_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer7_clksel_vd_clk:[121,135,164],dev_timer7_clksel_vd_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:164,dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135,164],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135,164],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer7_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_timer7_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_timer7_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf1:164,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135,164],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer7_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135,164],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer7_clksel_vd_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:164,dev_timer7_clksel_vd_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:164,dev_timer7_timer_hclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer7_timer_pwm:[33,47,61,75,164],dev_timer7_timer_tclk_clk:[33,47,61,75,121,135,150,164,178],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[61,75],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:75,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[61,75],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[61,75],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[61,75],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[61,75],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[33,47,121,135,150,164,178],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[61,75],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[61,75],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[61,75],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[121,135,150,178],dev_timer7_timer_tclk_clk_parent_main_timerclkn_sel_out7:[33,47,164],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[61,75],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[61,75],dev_timer8_bus_timer_hclk_clk:[90,105],dev_timer8_bus_timer_tclk_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer8_timer_hclk_clk:[75,121,135,150,178],dev_timer8_timer_pwm:[75,121,135,150,178],dev_timer8_timer_tclk_clk:[75,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[75,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[75,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[75,121,135,150,178],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[150,178],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:75,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:75,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:178,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[75,121,135,150,178],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[135,150,178],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:75,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[121,150,178],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[75,121,135,150,178],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135,150,178],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[150,178],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[150,178],dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[150,178],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135,150,178],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[150,178],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:75,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:75,dev_timer9_bus_timer_hclk_clk:[90,105],dev_timer9_bus_timer_tclk_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[90,105],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[90,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[90,105],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[90,105],dev_timer9_clksel_vd_clk:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[121,135],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:121,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:121,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:135,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[121,135],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:135,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:121,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:135,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:135,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[121,135],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[121,135],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[121,135],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:135,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:121,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:121,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:135,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:135,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[121,135],dev_timer9_timer_hclk_clk:[75,121,135,150,178],dev_timer9_timer_pwm:75,dev_timer9_timer_tclk_clk:[75,121,135,150,178],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:75,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:75,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:75,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:75,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:75,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:75,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[121,135,150,178],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:75,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:75,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:75,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:75,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:75,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:75,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:75,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:75,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[121,135,150,178],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:75,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:75,dev_timermgr0_vclk_clk:75,dev_timesync_event_introuter0_intr_clk:[47,75,164],dev_timesync_event_router0_intr_clk:[33,61],dev_timesync_intrtr0_bus_intr_clk:[90,105],dev_timesync_intrtr0_intr_clk:[135,150,178],dev_uart0_bus_fclk_clk:[90,105],dev_uart0_bus_vbusp_clk:[90,105],dev_uart0_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[33,47,61,75,164],dev_uart0_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart1_bus_fclk_clk:[90,105],dev_uart1_bus_vbusp_clk:[90,105],dev_uart1_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[33,47,61,75,164],dev_uart1_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart2_bus_fclk_clk:[90,105],dev_uart2_bus_vbusp_clk:[90,105],dev_uart2_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[33,47,61,75,164],dev_uart2_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart3_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[33,47,61,75,164],dev_uart3_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart4_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[33,47,61,75,164],dev_uart4_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart5_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[33,47,61,75,164],dev_uart5_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart6_fclk_clk:[33,47,61,75,121,135,150,164,178],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[33,47,61,75,164],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[33,47,61,75,164],dev_uart6_vbusp_clk:[33,47,61,75,121,135,150,164,178],dev_uart7_fclk_clk:[121,135,150,178],dev_uart7_vbusp_clk:[121,135,150,178],dev_uart8_fclk_clk:[121,135,150,178],dev_uart8_vbusp_clk:[121,135,150,178],dev_uart9_fclk_clk:[121,135,150,178],dev_uart9_vbusp_clk:[121,135,150,178],dev_ufs0_ufshci_hclk_clk:[135,178],dev_ufs0_ufshci_mclk_clk:[135,178],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[135,178],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[135,178],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[135,178],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[135,178],dev_ufs0_ufshci_mphy_m31_vco_19p2m_clk:178,dev_ufs0_ufshci_mphy_m31_vco_26m_clk:178,dev_ufs0_ufshci_mphy_refclk:[135,178],dev_ufs0_ufshci_mphy_tx_ref_symbolclk:178,dev_usb0_aclk_clk:[75,121,135,150,178],dev_usb0_buf_clk:[121,135,150,178],dev_usb0_bus_clk:[33,47,61,164],dev_usb0_cfg_clk:[33,47,61,164],dev_usb0_clk_lpm_clk:[75,121,135,150,178],dev_usb0_pclk_clk:[75,121,135,150,178],dev_usb0_pipe_refclk:[75,121,135,150,178],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:135,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:150,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:121,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_refclk:178,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_refclk:178,dev_usb0_pipe_rxclk:[75,121,135,150,178],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:135,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:150,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxclk:178,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxclk:178,dev_usb0_pipe_rxfclk:[75,121,135,150,178],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:135,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:150,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxfclk:178,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxfclk:178,dev_usb0_pipe_txclk:[75,121,135,150,178],dev_usb0_pipe_txfclk:[75,121,135,150,178],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:135,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:150,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txfclk:178,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txfclk:178,dev_usb0_pipe_txmclk:[75,121,135,150,178],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:135,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:150,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txmclk:178,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txmclk:178,dev_usb0_usb2_apb_pclk_clk:[33,47,61,75,121,135,150,164,178],dev_usb0_usb2_refclock_clk:[33,47,61,75,121,135,150,164,178],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[121,135,150,178],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,75,121,135,150,164,178],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:75,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[33,47,61,164],dev_usb0_usb2_tap_tck:[33,47,61,150,164,178],dev_usb1_aclk_clk:[135,164],dev_usb1_buf_clk:135,dev_usb1_bus_clk:[33,47,61],dev_usb1_cfg_clk:[33,47,61],dev_usb1_clk_lpm_clk:[135,164],dev_usb1_pclk_clk:[135,164],dev_usb1_pipe_refclk:[135,164],dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:135,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:135,dev_usb1_pipe_rxclk:[135,164],dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:135,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:135,dev_usb1_pipe_rxfclk:[135,164],dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:135,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:135,dev_usb1_pipe_txclk:[135,164],dev_usb1_pipe_txfclk:[135,164],dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:135,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:135,dev_usb1_pipe_txmclk:[135,164],dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:135,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:135,dev_usb1_usb2_apb_pclk_clk:[33,47,61,135,164],dev_usb1_usb2_refclock_clk:[33,47,61,135,164],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:135,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,135,164],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:[33,47,61,164],dev_usb1_usb2_tap_tck:[33,47,61,164],dev_usb3ss0_bus_bus_clk:[90,105],dev_usb3ss0_bus_hsic_clk_clk:[90,105],dev_usb3ss0_bus_phy2_refclk960m_clk:[90,105],dev_usb3ss0_bus_pipe3_txb_clk:[90,105],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:90,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:105,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[90,105],dev_usb3ss0_bus_ref_clk:[90,105],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[90,105],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:90,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:105,dev_usb3ss0_bus_susp_clk:[90,105],dev_usb3ss0_bus_utmi_clk_clk:[90,105],dev_usb3ss1_bus_bus_clk:[90,105],dev_usb3ss1_bus_hsic_clk_clk:[90,105],dev_usb3ss1_bus_phy2_refclk960m_clk:[90,105],dev_usb3ss1_bus_pipe3_txb_clk:[90,105],dev_usb3ss1_bus_ref_clk:[90,105],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[90,105],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:90,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:105,dev_usb3ss1_bus_susp_clk:[90,105],dev_usb3ss1_bus_utmi_clk_clk:[90,105],dev_vpac0_clk:135,dev_vpac0_ldc0_clk_clk:[150,178],dev_vpac0_main_clk:[150,178],dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:[150,178],dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[150,178],dev_vpac0_msc_clk:[150,178],dev_vpac0_nf_clk_clk:[150,178],dev_vpac0_pll_ctrl_clk:[33,164],dev_vpac0_pll_dco_clk:135,dev_vpac0_psil_leaf_clk:[150,178],dev_vpac0_viss0_clk_clk:[150,178],dev_vpac0_vpac_pll_cfg_clk:[33,164],dev_vpac0_vpac_pll_clk:[33,164],dev_vpac1_ldc0_clk_clk:178,dev_vpac1_main_clk:178,dev_vpac1_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:178,dev_vpac1_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:178,dev_vpac1_msc_clk:178,dev_vpac1_nf_clk_clk:178,dev_vpac1_psil_leaf_clk:178,dev_vpac1_viss0_clk_clk:178,dev_vpac_rsws_bw_limiter7_clk_clk:[33,164],dev_vpac_rsws_bw_limiter8_clk_clk:[33,164],dev_vpfe0_ccd_pclk_clk:135,dev_vpfe0_vpfe_clk:135,dev_vtm0_fix_ref2_clk:75,dev_vtm0_fix_ref_clk:75,dev_vtm0_vbusp_clk:75,dev_vusr_dual0_v0_clk:[150,178],dev_vusr_dual0_v0_rxfl_clk:[150,178],dev_vusr_dual0_v0_rxpm_clk:[150,178],dev_vusr_dual0_v0_txfl_clk:[150,178],dev_vusr_dual0_v0_txpm_clk:[150,178],dev_vusr_dual0_v1_clk:[150,178],dev_vusr_dual0_v1_rxfl_clk:[150,178],dev_vusr_dual0_v1_rxpm_clk:[150,178],dev_vusr_dual0_v1_txfl_clk:[150,178],dev_vusr_dual0_v1_txpm_clk:[150,178],dev_vusr_dual0_vusrx_ln0_refclk:[150,178],dev_vusr_dual0_vusrx_ln0_rxclk:[150,178],dev_vusr_dual0_vusrx_ln0_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln0_txclk:[150,178],dev_vusr_dual0_vusrx_ln0_txfclk:[150,178],dev_vusr_dual0_vusrx_ln0_txmclk:[150,178],dev_vusr_dual0_vusrx_ln1_refclk:[150,178],dev_vusr_dual0_vusrx_ln1_rxclk:[150,178],dev_vusr_dual0_vusrx_ln1_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln1_txclk:[150,178],dev_vusr_dual0_vusrx_ln1_txfclk:[150,178],dev_vusr_dual0_vusrx_ln1_txmclk:[150,178],dev_vusr_dual0_vusrx_ln2_refclk:[150,178],dev_vusr_dual0_vusrx_ln2_rxclk:[150,178],dev_vusr_dual0_vusrx_ln2_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln2_txclk:[150,178],dev_vusr_dual0_vusrx_ln2_txfclk:[150,178],dev_vusr_dual0_vusrx_ln2_txmclk:[150,178],dev_vusr_dual0_vusrx_ln3_refclk:[150,178],dev_vusr_dual0_vusrx_ln3_rxclk:[150,178],dev_vusr_dual0_vusrx_ln3_rxfclk:[150,178],dev_vusr_dual0_vusrx_ln3_txclk:[150,178],dev_vusr_dual0_vusrx_ln3_txfclk:[150,178],dev_vusr_dual0_vusrx_ln3_txmclk:[150,178],dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[90,105],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[90,105],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[90,105],dev_wkup_clkout_sel_dev_vd_clk:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_clk_32k_rc_sel_out0:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_hfosc0_clkout:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_gluelogic_rcosc_clkout:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[33,47,164],dev_wkup_clkout_sel_dev_vd_clk_parent_postdiv4_16ff_main_2_hsdivout9_clk:[33,47,164],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[90,105],dev_wkup_ddpa0_ddpa_clk:[121,135,150,178],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:[33,47,61,164],dev_wkup_dmsc0_bus_dap_clk:90,dev_wkup_dmsc0_bus_ext_clk:90,dev_wkup_dmsc0_bus_func_32k_rc_clk:90,dev_wkup_dmsc0_bus_func_32k_rt_clk:90,dev_wkup_dmsc0_bus_func_mosc_clk:90,dev_wkup_dmsc0_bus_sec_efc_fclk:90,dev_wkup_dmsc0_bus_vbus_clk:90,dev_wkup_ecc_aggr0_bus_aggr_clk:[90,105],dev_wkup_esm0_bus_clk:[90,105],dev_wkup_esm0_clk:[33,47,61,121,135,150,164,178],dev_wkup_gpio0_bus_mmr_clk:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[90,105],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[90,105],dev_wkup_gpio0_mmr_clk:[121,135,150,178],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:121,dev_wkup_gpio1_mmr_clk:[121,135,150,178],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:121,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:121,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:121,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:121,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[90,105],dev_wkup_gpiomux_intrtr0_intr_clk:[135,150,178],dev_wkup_gtc0_gtc_clk:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[33,47,61,164],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:[33,47,164],dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:61,dev_wkup_gtc0_vbusp_clk:[33,47,61,164],dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_gtc0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_gtc0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_hsm0_dap_clk:[150,178],dev_wkup_i2c0_bus_clk:[90,105],dev_wkup_i2c0_bus_piscl:90,dev_wkup_i2c0_bus_pisys_clk:[90,105],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[90,105],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_wkup_i2c0_clk:[33,47,61,121,135,150,164,178],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_i2c0_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_i2c0_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_i2c0_piscl:[47,61,121,135,150,164,178],dev_wkup_i2c0_pisys_clk:[33,47,61,121,135,150,164,178],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[135,150,178],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[135,150,178],dev_wkup_i2c0_porscl:[33,47,61,121,135,150,164,178],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:[150,178],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:[150,178],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:[150,178],dev_wkup_mcu_gpiomux_introuter0_intr_clk:[33,47,61,164],dev_wkup_pbist0_clk8_clk:[33,47,61,164],dev_wkup_pllctrl0_bus_pll_clkout_clk:[90,105],dev_wkup_pllctrl0_bus_pll_refclk_clk:[90,105],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[90,105],dev_wkup_porz_sync0_clk_12m_rc_clk:[121,135,150,178],dev_wkup_psc0_bus_clk:[90,105],dev_wkup_psc0_bus_slow_clk:[90,105],dev_wkup_psc0_clk:[33,47,61,121,135,150,164,178],dev_wkup_psc0_slow_clk:[33,47,61,121,135,150,164,178],dev_wkup_r5fss0_core0_cpu_clk:[33,47,61,164],dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv2_16fft_main_15_hsdivout2_clk:33,dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:[47,164],dev_wkup_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_r5fss0_core0_interface_clk:[33,47,61,164],dev_wkup_rtcss0_ana_osc32k_clk:[33,47,61,164],dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_wkup_rtcss0_ana_osc32k_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:61,dev_wkup_rtcss0_jtag_wrck:[33,47,164],dev_wkup_rtcss0_vclk_clk:[33,47,61,164],dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_rtcss0_vclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_rtcss0_vclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_rti0_rti_clk:[33,47,61,164],dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,164],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[33,47,61,164],dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:61,dev_wkup_rti0_vbusp_clk:[33,47,61,164],dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_rti0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_rti0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_timer0_timer_hclk_clk:[33,47,61,164],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_timer0_timer_pwm:[33,47,164],dev_wkup_timer0_timer_tclk_clk:[33,47,61,164],dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[33,47,61,164],dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:[33,47,61,164],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:[47,164],dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[33,61],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[33,47,61,164],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:[33,47,164],dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[33,47,61,164],dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:61,dev_wkup_timer0_timer_tclk_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:[33,47,164],dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:[33,47,61,164],dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:61,dev_wkup_timer1_clksel_vd_clk:164,dev_wkup_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:164,dev_wkup_timer1_clksel_vd_clk_parent_clk_32k_rc_sel_out0:164,dev_wkup_timer1_clksel_vd_clk_parent_cpsw_3guss_am67_main_0_cpts_genf0:164,dev_wkup_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:164,dev_wkup_timer1_clksel_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:164,dev_wkup_timer1_clksel_vd_clk_parent_gluelogic_rcosc_clkout:164,dev_wkup_timer1_clksel_vd_clk_parent_postdiv1_16fft_mcu_0_hsdivout5_clk:164,dev_wkup_timer1_clksel_vd_clk_parent_wkup_clksel_out04:164,dev_wkup_timer1_timer_hclk_clk:[33,47,61,164],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_timer1_timer_tclk_clk:[33,47,61,164],dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:61,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:61,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:61,dev_wkup_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_wkup_0_timer_pwm:[33,47,164],dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:61,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:61,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:61,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:61,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1:[33,47,164],dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:61,dev_wkup_uart0_bus_fclk_clk:[90,105],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:90,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[90,105],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:105,dev_wkup_uart0_bus_vbusp_clk:[90,105],dev_wkup_uart0_fclk_clk:[33,47,61,121,135,150,164,178],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[121,135,150,178],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:[150,178],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[121,135],dev_wkup_uart0_vbusp_clk:[33,47,61,121,135,150,164,178],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_uart0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_uart0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_vtm0_bus_fix_ref_clk:[90,105],dev_wkup_vtm0_bus_vbusp_clk:[90,105],dev_wkup_vtm0_fix_ref2_clk:[33,47,61,121,135,150,164,178],dev_wkup_vtm0_fix_ref_clk:[33,47,61,121,135,150,164,178],dev_wkup_vtm0_vbusp_clk:[33,47,61,121,135,150,164,178],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:61,dev_wkup_vtm0_vbusp_clk_parent_hsdiv2_16fft_main_15_hsdivout0_clk:33,dev_wkup_vtm0_vbusp_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:[47,164],dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:[33,47,61,164],dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:121,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:121,dev_wkup_wakeup0_wkup_rcosc_32k_clk:121,develop:[26,204],devgrp:[26,27,28,29,32],devgrp_00:[46,60,74,89,104,119,134,148,163,177,191,193],devgrp_01:[46,60,74,89,104,119,134,148,163,177,191,193],devgrp_02:193,devgrp_03:193,devgrp_04:193,devgrp_05:193,devgrp_06:193,devgrp_al:193,devgrp_boardcfg:32,devgrp_devic:32,devgrp_t:[25,27,28,29,193],devgrp_valid:32,devic:[4,5,8,9,10,11,12,13,14,15,16,17,19,21,22,23,25,26,29,32,37,44,51,58,65,72,79,86,87,94,101,102,109,116,117,120,125,132,139,146,154,161,168,175,182,189,192,195,196,197,199,201,202,205,206],device_id:[5,32],device_off:32,device_on:32,devstat:[27,39,53,67,81,96,111,127,141,156,170,184],diagram:[0,2,192,198,205],did:195,dies:14,differ:[0,2,5,7,12,22,23,25,26,27,28,37,39,51,53,65,67,79,81,94,96,109,111,125,127,139,141,154,156,168,170,182,184,194,195,196,197,198,200],differenti:[2,195,197],digit:192,direct:[33,45,47,59,61,73,75,88,90,103,105,118,121,133,135,147,150,162,164,176,178,190,197,202],directli:[2,9,12,13,194],directori:[23,204],dirstring_typ:[23,200,201,204],disabl:[5,6,7,9,11,13,14,23,25,32,197,204,205],disable_main_nav_secure_proxi:25,discard:[12,22],discoveri:28,discuss:[25,193],dispc_intr_req_0:[95,110],dispc_intr_req_1:[95,110],disregard:2,distinct:[37,51,65,79,94,109,125,139,154,168,182,204],distinguish:[14,23,200,204],distinguished_nam:[23,200,201,204],distribut:[2,205],div2:14,div3:14,div4:14,divid:[5,12,14,27],dkek:[16,29],dkek_allowed_host:29,dkek_config:29,dm2dmsc:[125,133,139,147],dm2tif:[37,45,51,59,65,73,154,162,168,176,182,190],dma:[0,2,7,13,120,194],dma_event_intr:[95,110,126,140,155,183],dma_pvu0_exp_intr:126,dmass0_bcdma_0:[35,38,43,49,52,57,63,66,71,77,80,85,166,169,174],dmass0_pktdma_0:[35,43,49,57,63,71,77,85,166,174],dmass0_ringacc_0:[43,57,71,85,174],dmass1_bcdma_0:[35,38,43,49,52,57,166,169,174],dmpac_level:169,dmsc2dm:[125,133,139,147],dmsc:[0,3,10,12,14,18,22,26,28,29,34,36,48,50,62,64,76,77,78,79,80,84,85,91,92,93,94,95,98,99,100,106,107,108,109,110,113,114,115,122,123,124,125,126,129,130,131,136,137,138,139,140,143,144,145,151,153,165,167,179,181,194,200,205],dmss:18,doc:192,document:[0,14,15,17,19,21,22,24,28,29,33,39,45,47,53,59,61,67,73,75,81,88,90,96,103,105,111,118,121,127,133,135,141,147,150,156,162,164,170,176,178,184,190,192,193,194,195,196,197,198,200,201,203,204,205,206],doe:[0,3,5,8,9,13,14,23,26,28,29,36,41,50,55,64,69,78,83,93,108,124,138,153,167,172,181,193,194,196,197,200,202,204],doesn:[3,36,50,64,78,93,108,124,138,153,167,181,201],doing:204,domain:[0,6,7,8,9,46,51,60,74,89,104,119,120,134,148,163,168,177,191,193,199,206],domgrp:149,domgrp_00:[149,195],domgrp_01:[149,195],domgrp_02:195,domgrp_03:195,domgrp_04:195,domgrp_05:195,domgrp_06:195,domgrp_compat:[8,149,195],domgrp_t:[8,195],don:[6,13,193],done:[5,14,39,53,67,81,96,111,127,141,156,170,184,194,197,201],doorbel:12,doubl:[25,200,201],down:[14,193],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[23,200,204],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:204,driven:0,driver:[5,6,9,11,14,27,28,32],dru:28,dsi_0_func_intr:[140,155,183],dsp:[0,6],dss0:[53,67,170],dss1:[39,53,67,170],dss2:[53,170],dss:[96,111,141,156,184],dss_inst0_dispc_func_irq_proc0:[140,155,183],dss_inst0_dispc_func_irq_proc1:[140,155,183],dss_inst0_dispc_safety_error_irq_proc0:[140,155,183],dss_inst0_dispc_safety_error_irq_proc1:[140,155,183],dss_inst0_dispc_secure_irq_proc0:[140,155,183],dss_inst0_dispc_secure_irq_proc1:[140,155,183],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,20,28,32,192,200],due:[2,5,6,13,14,25,28,32,194,196,198],dump:197,durat:14,dure:[7,13,14,23,26,28,32,39,46,53,60,67,74,81,87,89,96,102,104,111,117,119,127,134,141,148,156,163,170,177,184,191,193,196,204,205],each:[0,2,3,5,9,12,14,18,22,23,25,26,27,28,29,32,35,36,37,42,43,49,50,51,56,57,63,64,65,70,71,77,78,79,84,85,92,93,94,99,100,107,108,109,114,115,123,124,125,130,131,137,138,139,144,145,152,153,154,159,160,166,167,168,173,174,180,181,182,187,188,193,194,195,196,197,198,202,204],earli:[32,195],earlier:[0,192,193],earliest:32,early_can:195,eas:[33,47,61,75,90,105,121,135,150,164,178],easili:[7,32,196],eavesdropp:202,ecap_int:[95,110,126,140,155,183],ecc:[0,202],ecc_intr_err_pend:140,ecdsa:200,edit:28,editor:204,effect:[29,32,192,193,204],effici:[0,195],efus:[0,17,19,20,23,32,192,194,196,198,200,201,204],egress:202,einval:5,either:[2,12,14,19,37,51,65,79,94,109,125,139,154,168,182],element:[9,12,25,26,28,29],elimin:7,elm_porocpsinterrupt_lvl:[95,110,126,140,155,183],els:[5,23,201],elsiz:12,email:204,emailaddress:[23,200,201,204],embed:26,emmcsdss_intr:[95,110,126,140,155,183],emmcss_intr:[126,140,155,183],emploi:26,empti:[3,5,6,8,14,25,27,28,29],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:204,enabl:[0,2,3,5,6,7,8,9,11,12,13,14,17,21,23,25,27,29,32,197,198,202,204],enable_saul_psil_global_config_writ:29,enc:[23,200],enc_aes_kei:200,enc_bmpk_signed_aes_kei:200,enc_smpk_signed_aes_kei:200,encod:[12,14,20,23,26,28,194,201,204],encrypt:[7,15,16,19,25,27,28,29,194,196,200],encryption_extend:23,end:[0,3,5,23,28,32,36,50,64,78,93,108,124,138,153,167,181,193,200,204,205],end_address:[18,23],endaddress0:23,endaddress1:23,endaddress:23,endian:[14,23,204],enforc:[14,29,196,198,200,202,203,204],engin:[0,194,202],enodev:5,ensur:[0,5,23,25,27,28,29,198,205],enter:7,entir:[149,193],entiti:[0,5,6,11,14,25,28,29,37,44,45,51,58,59,65,72,73,79,86,88,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,168,175,176,182,189,190,197],entitl:0,entri:[7,12,13,20,28,44,58,72,86,101,116,132,146,161,175,189,196,205],enumer:[2,20,23,27,28,33,47,61,75,90,105,121,135,150,164,178],eoe:[13,95,110,126,140,155,183],epwm_etint:[95,110,126,140,155,183],epwm_synco_o:[38,52,66,80,169],epwm_tripzint:[95,110,126,140,155,183],eqep_int:[95,110,126,140,155,183],equal:[5,11,23,193,204],equival:[0,8],eras:[15,16],err_level:140,errataid:12,error:[8,10,12,13,28,32,38,45,52,59,66,73,80,88,95,103,110,118,126,133,140,147,155,162,169,176,183,190,197,200],esd:28,esm_int_cfg_lvl:140,esm_int_hi_lvl:140,esm_int_low_lvl:140,esm_pls_event0:[38,52,66,80,95,110,126,140,155,169,183],esm_pls_event1:[38,52,66,80,95,110,126,140,155,169,183],esm_pls_event2:[38,52,66,80,95,110,126,140,155,169,183],especi:32,essenti:[3,5,6,8,14,25,27,28,29],establish:[14,198],etc:[0,14,32,193,197,204],evalu:5,even:[2,12,13,29,193,194,196,204],event:[0,8,9,10,12,13,14,27,28,32],event_pend_intr:[95,110,126,140,155,183],everi:[0,14,23,28,197],everyon:[36,50,64,78,93,108,124,138,153,167,181],everyth:193,evm:204,evnt_pend:[126,140,155,183],exact:[25,39,53,67,81,96,111,127,141,156,170,184],exactli:25,exampl:[2,3,6,19,23,25,26,27,28,193,195,197,201,202,204],exceed:5,except:[3,7,14,17,197,205],exchang:6,exclus:[0,6,32,193,198],exclusive_busi:32,exclusive_devic:32,exe:204,execut:[0,5,7,9,12,14,32,192,196,204],exist:[10,11,12,13,19,27,28,36,50,64,78,93,108,124,138,153,167,181],exit:[28,204],exp_intr:[95,110,140,155,183],expans:[10,11],expect:[2,14,25,27,28,193,196,200,204],explain:14,explicitli:[27,28,198],expon:32,expos:194,ext:[19,23,200],ext_boot_info:26,ext_otp:[23,200],extboot_boardcfg_desc:26,extboot_boardcfg_num_field:26,extboot_boardcfg_pm_pres:26,extboot_boardcfg_pm_valid:26,extboot_boardcfg_pres:26,extboot_boardcfg_rm_pres:26,extboot_boardcfg_rm_valid:26,extboot_boardcfg_security_pres:26,extboot_boardcfg_security_valid:26,extboot_boardcfg_valid:26,extboot_pres:26,extboot_statu:[3,26],extboot_valid:26,extboot_x509_comp:26,extboot_x509_t:26,extend:[0,3,4,5,13,20,25,26,32,199,206],extended_ch_typ:13,extens:[2,19,20,21,22,26,198,200,203],extern:[5,13,22,27],extra:5,extract:[21,196],extrem:[3,14,28],fact:6,factor:25,factori:[194,196,200],fail:[5,6,14,18,19,22,23,24,26,27,28,32],failur:[2,5,14,18,19,23,28,32],fals:[17,28,36,50,64,78,93,108,124,138,153,167,181],famili:[0,5,6,14,23,28,196,197,202,204,206],familiar:[193,194],faq:[18,36,50,64,78,93,108,124,138,153,167,181,199,206],far:[3,9],fashion:204,fast:[14,32],faster:[28,104,119,134,148,163,191],fault:[23,25],favour:197,fdepth:[13,32],fdq0:32,fdq1:32,fdq2:32,fdq3:32,featur:[0,2,3,5,14,16,25,28,29,202,205],fed:194,fek:[19,200],fenc:[25,28],fetch:[3,13,32],few:[0,23],field:[2,5,6,9,11,14,15,16,18,19,21,22,25,26,28,29,32,193,194,195,196,198,205],fieldvalid:23,fifo:13,figur:[0,198,200],file:[28,204],fill:[21,22,23,200,204],filter:32,finalstatu:5,find:[5,9,204],finer:5,firewal:[0,2,3,4,9,10,11,12,13,14,25,28,29,32,120,194,199,200,202,204,205,206],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,194,195,196,197,199,200,201,202,203,205,206],first:[2,7,14,27,28,29,193,203,204],fix:[25,27,28,29,196,198],flag:[5,6,7,8,27,28,29,46,60,74,89,104,119,134,148,149,163,177,191,192,194,204],flagsvalid:23,flat:29,flexbl:[21,22],flexibl:198,flow:[5,23,28,32,95,110,126,140,155,183,192,193,198,203],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:195,folder:204,follow:[0,2,3,6,9,12,13,14,18,22,23,25,26,27,28,29,32,33,39,47,53,61,67,75,81,87,90,96,102,105,111,117,121,127,135,141,150,156,164,170,178,184,192,193,194,195,197,198,200,201,202,203,204],forc:14,form:[28,36,50,64,78,93,108,124,138,153,167,181,201],format:[0,2,11,14,19,20,21,22,23,25,27,28,29,30,192,193,195,197,200,201,204,206],formula:12,forwar:0,forward:[0,5],found:[5,14,23,28,32,192,197,200,204],foundat:[26,37,51,168],foundpar:5,four:204,fraction:[25,39,53,67,81,96,111,127,141,156,170,184],fragment:195,framework:23,free:[0,9,13,14,205],freed:[9,11],freeli:202,freq:[5,39,53,67,81,96,111,127,141,156,170,184],freq_hz:5,frequenc:[2,27,32,39,53,67,81,96,111,127,141,156,170,184],from:[0,2,3,5,6,7,8,9,11,12,13,14,17,18,19,20,21,22,23,25,26,27,28,29,32,33,37,39,47,51,53,61,65,67,75,79,81,90,94,96,105,109,111,121,125,127,135,139,141,150,154,156,164,168,170,178,182,184,192,194,195,196,197,198,200,201,202,203,204,205],ftbool:[25,29],full:[3,5,6,8,14,23,25,27,28,29,192,193,198,202,204],fulli:11,fundament:14,further:[22,45,59,73,88,103,118,133,147,162,176,190,193,196,202,204],fuse:200,futur:[2,10,11,19,23,25,29,32,192,200],fw_cap:3,fwl:197,fwl_id:[18,23],fwl_max_privid_slot:23,fwl_region_info:23,fwlid0:23,fwlid1:23,fwlid:23,gain:202,gatekeep:14,gcfg:[13,32],gen_ign_bootvector:14,gen_level:140,gener:[0,6,9,12,13,15,16,18,19,23,24,28,32,46,60,74,89,104,119,134,148,149,163,177,191,192,193,194,195,196,198,200,202,204,206],generic_debug:32,generic_ipc:85,get:[2,3,5,6,7,13,20,23,27,32,193],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:32,getuid:204,gevt:[38,52,66,80,95,110,126,140,155,169,183],gic500ss_main_0:[103,118],gic_output_waker_gic_pwr0_wake_request:140,gic_spi:[38,169],gic_spi_37:45,gic_spi_64:133,gic_spi_65:133,gic_spi_66:133,gic_spi_67:133,gic_spi_68:133,gic_spi_69:[133,176],gic_spi_70:[133,176],gic_spi_71:133,gic_spi_72:133,gic_spi_73:133,gicss0:[45,59,73,88,176],give:[2,5,7,10,14,39,53,67,81,96,111,127,141,156,170,184,201],given:[0,5,19,27,193,194],glitch:[14,27],global:[9,12,32],global_ev:9,global_soft_lock:17,goe:[2,14],going:14,gpio:[28,38,52,66,80,95,110,169],gpio_bank:[38,52,66,80,95,110,126,140,155,169,183],gpmc_sinterrupt:[95,110,126,140,155,183],gpu:[51,53,65,73,141,156,168,170,184],gpu_0:[50,51,59,64,93,94,103,108,109,118,138,139,147,153,154,162,167,168,176,181,182,190],gpu_1:[50,51,59,94,103,109,118,167,168,176],gpu_irq:[95,110],gpu_pwrctrl_req:[155,183],gqe843yqv0sag:[23,200,204],grant:[9,12,13],granular:[14,32,33,47,61,75,90,105,121,135,150,164,178,196],greater:[5,11,12,13,28,204],group:[23,25,26,29,32,120,199,206],gtc_push_ev:[38,52,66,80,95,110,126,140,155,169,183],guarante:[5,28,32,192],guid:[0,14,28,200,202],guidanc:[193,195],guidelin:28,had:[0,14],halt:[7,14],hand:[14,24,205],handl:[0,6,8,9,13,14,23,32],handler:[27,28,32],handov:[4,199,206],handover_msg_send:29,handover_processor:14,handover_to_host_id:[29,205],handshak:6,happen:[2,7,204],hard:14,hardwar:[0,3,5,6,7,8,13,14,17,22,193,194,197],has:[0,2,5,6,14,17,22,23,24,26,28,29,32,33,47,61,75,90,105,121,135,150,164,178,193,194,196,197,198,200,201,202,205],hash:[23,32,192,198,200,201,203,204],have:[0,2,3,5,6,9,11,13,14,23,25,26,28,29,32,33,36,46,47,50,60,61,64,74,75,78,89,90,93,104,105,108,119,121,124,134,135,138,148,150,153,163,164,167,177,178,181,191,194,195,196,197,200,202,204],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,26,27,28,29,194,197],help:[14,26,28,197,201,204],henc:14,henceforth:0,here:[7,14,23,29,33,47,61,75,90,105,121,135,150,164,178,193,198,200],heterogen:0,hex:[23,197,200,201,204],hexadecim:204,hfosc:[27,39,53,67,81,96,111,127,141,156,170,184],hierarchi:25,high:[2,3,7,12,13,25,27,29,37,51,65,79,94,109,125,139,154,168,182,193,198,201,202,204],high_prior:[103,118,133,147,162,190],higher:[14,19,20,204],highli:25,highlight:0,his:23,hit:[14,197],hlo:[7,9,193],hold:[5,14],holder:[23,200,204],hole:25,home:[28,204],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,20,23,24,25,27,28,32,35,36,38,40,43,45,49,50,52,54,57,59,63,64,66,68,71,73,77,78,80,82,85,88,92,93,95,97,98,100,103,107,108,110,112,113,115,118,120,123,124,126,128,129,131,133,137,138,140,142,143,145,147,152,153,155,157,158,160,162,166,167,169,171,174,176,180,181,183,185,186,188,190,194,196,202,204,205],host_cfg:28,host_cfg_entri:28,host_hierarchi:29,host_hierarchy_entri:29,host_id:[14,28,29,40,54,68,82,97,112,128,142,157,171,185],host_id_al:[28,94,109],host_perm:29,host_system_error:[126,140,155,183],hostid:[37,51,65,79,94,109,125,139,154,168,182],how:[0,6,13,14,23,25,27,28,29,32,196,198,202,204],howev:[0,2,6,12,14,22,25,27,28,32,33,47,61,75,90,105,121,135,150,164,178,198,200,205],hpb_intr:140,hsdiv0:[39,53,67,81,127,141,156,170,184],hsdiv1:[39,53,67,81,96,111,127,141,156,170,184],hsdiv2:[39,53,67,81,96,111,127,141,156,170,184],hsdiv3:[39,53,67,81,96,111,127,141,156,170,184],hsdiv4:[39,53,67,81,96,111,127,141,156,170,184],hsdiv5:[39,53,67,81,127,141,156,170,184],hsdiv6:[39,53,67,81,127,141,156,170,184],hsdiv7:[39,53,67,81,127,141,156,170,184],hsdiv8:[39,53,67,81,127,141,156,170,184],hsm0:[40,54,68,171],hsm:[0,14,26,36,37,45,50,51,59,64,65,73,153,154,162,167,168,176,181,182,190],hsm_dbg_en:14,html:[28,192],http:[23,28,192],huge:32,human:[3,32],hw_read_lock:17,hw_write_lock:17,hypervisor:12,hypothet:[5,14],i00_lvl:[95,110],i01_lvl:[95,110],i02_lvl:[95,110],i03_lvl:[95,110],i04_lvl:[95,110],i05_lvl:[95,110],i06_lvl:[95,110],i07_lvl:[95,110],i08_lvl:[95,110],i09_lvl:[95,110],i10_lvl:[95,110],i11_lvl:[95,110],i12_lvl:[95,110],i13_lvl:[95,110],i14_lvl:[95,110],i15_lvl:[95,110],i2023:12,i2c:193,i3c__int:[126,140],ia_global_ev:32,ia_id:9,ia_vint:32,ia_vint_status_bit:32,icss:[6,94,109],icssg0_rx:[84,99,114],icssg0_tx:[84,99,114],icssg1_rx:[84,99,114],icssg1_tx:[84,99,114],icssg2_rx:[99,114],icssg2_tx:[99,114],icssg:[79,93,108,139],icssg_0:[79,88,94,103,109,118,139,147],icssg_0_rx_chan:[77,85],icssg_0_tx_chan:[77,85],icssg_1:[79,88,94,103,109,118],icssg_1_rx_chan:[77,85],icssg_1_tx_chan:[77,85],icssg_2:[94,103,109,118],identif:[37,45,51,59,65,73,79,88,94,103,109,118,125,133,139,147,154,162,168,176,182,190,193,195],identifi:[2,5,6,14,21,23,27,28,32,36,37,50,51,64,65,78,79,93,94,108,109,120,124,125,138,139,149,153,154,167,168,181,182,194,195,197,204],ids:[32,197],iec:23,ietf:192,ignor:[5,6,12,13,17,23,29,32,194,197,204],illeg:197,illustr:200,imag:[3,19,30,192,198,203,206],image_addr_hi:19,image_addr_lo:19,image_address_hi:14,image_address_lo:14,image_integr:201,image_s:14,images:[23,201],immedi:[25,32],impact:[0,14,32,193],implement:[0,2,3,5,6,8,9,12,14,25,27,28,29,33,47,61,75,90,105,121,135,150,164,178,197],impli:[14,27,33,37,47,51,61,65,75,79,90,94,105,109,121,125,135,139,150,154,164,168,178,182,193,196],improv:198,in_intr:[95,110,126,140,155,183],inact:[23,25],inc:201,includ:[0,2,5,6,7,9,13,23,26,192,193,197,204,205],inclus:28,incom:[33,47,61,75,90,105,121,135,150,164,178,197],increas:[12,193,198,203],increment:204,indefinit:202,independ:[0,3,6,14,29,196,198],index:[9,10,11,12,13,17,18,23,28,32,35,38,43,49,52,57,63,66,71,77,80,85,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,200,201],indic:[2,3,5,6,13,14,17,18,19,22,23,24,26,29,32,192,193,197,204],individu:[6,10,12,13,26,39,53,67,81,96,111,127,141,156,170,184,196,200,204],infifo_level:140,info:[3,13,18,26,32],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,17,19,20,21,23,24,25,26,28,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,194,195,196,197,200,204,205],infrastructur:3,ingress:202,ingroup_level:140,init:[32,39,46,53,60,67,74,81,89,96,104,111,119,127,134,141,148,156,163,170,177,184,191],init_err:[95,110],initalvector:23,initi:[2,3,5,14,23,29,32,46,60,74,89,104,119,134,148,163,177,191,192,194,196,197,198,200,202,203,205],initialvector:[23,198],inlin:28,inline_sort:28,inner:26,input:[5,9,12,13,15,16,19,26,27,28,32,33,35,39,42,43,47,49,53,56,57,61,63,67,70,71,75,77,81,84,85,90,92,96,98,99,100,105,107,111,113,114,115,121,123,127,129,130,131,135,137,141,143,144,145,150,152,156,158,159,160,164,166,170,173,174,178,180,184,186,187,188,194,195,200,203],insecur:25,insert:2,insid:[32,194,204],instal:204,instanc:[14,15,16,23,25,27,28,32,193,195,202],instead:[5,23,28,193,194,196,198,200,201,203],instrument:[0,4,201,204,206],insur:6,int_cal_l:[95,110],intact:2,intaggr_levi_pend:[38,52,66,80,126,140,155,169,183],intaggr_vintr_pend:[95,110,126,140,155,183],integ:[20,23,200,201,204],integ_check:2,integr:[0,14,19,25,26,28,29,192,198,203],intend:[3,29,37,51,65,79,94,109,125,139,154,168,182],intent:[2,18],intention:25,interact:[0,2,3,14],interchang:0,interconnect:[23,36,50,64,78,93,108,124,138,153,167,181,197],interest:[5,32,193],interfac:[0,4,14,21,32,38,52,66,80,95,110,126,140,155,169,183,194,197,206],intern:[5,9,12,13,14,18,19,26,28,205],interpret:[0,2,5,13,23,32,197,206],interrupt:[0,2,9,14,32,120],intial:26,intiti:23,intput:28,intr:[38,52,66,80,95,110,126,140,155,169,183],intr_224:[133,147,162,190],intr_225:[133,147,162,190],intr_226:[133,147,162,190],intr_227:[133,147,162,190],intr_64:[45,59,73,88,133,147,162,176,190],intr_65:[45,59,73,88,133,147,162,176,190],intr_66:[88,133,147,162,190],intr_67:[45,59,73,88,133,147,162,176,190],intr_69:133,intr_70:[133,147,162,190],intr_71:[133,147,162,190],intr_72:[133,147,162,190],intr_73:[133,147,162,190],intr_74:[133,147,162,190],intr_75:[147,162,190],intr_done_level:[95,110,126,140,155,183],intr_pend:[95,110,126,140,155,183],intr_spi:[95,110,126,140,155,183],intr_wwd:140,intreg:23,intrins:201,introduc:[0,193,197],introduct:206,invalid:[5,7,13,17,19,23,25,28,32,95,110,126,140,155,183,193],invalid_st:32,invas:[14,23,204],invoc:14,invok:[6,27,193,194,195,205],involv:[14,15,16,22,27,28],invovl:14,io_pvu0_exp_intr:126,io_tbu0_ras_intr:140,ir_input:32,ir_inst:28,ir_output:32,iram:205,irbit:204,irq:[4,6,12,13,32,45,59,73,88,103,118,126,133,140,147,155,162,176,183,190,197],irq_dst_host_irq:32,irq_dst_id:32,irq_global_ev:32,irq_ia_id:32,irq_ia_init:32,irq_ia_map_vint:32,irq_ia_oes_get:32,irq_ia_oes_set:32,irq_ia_unmap_vint:32,irq_init:32,irq_ir_cfg:32,irq_ir_clr:32,irq_ir_init:32,irq_releaes_respons:9,irq_releas:[9,32],irq_secondary_host:32,irq_set:[9,32],irq_set_respons:9,irq_src_id:32,irq_src_index:32,irq_vint:32,irq_vint_status_bit_index:32,irrespect:196,isc:[12,205],island:[0,37,65,79,94,109,125,139,154,182],iso:23,isol:[6,7,8,25,27,29],issu:[5,8,32,194],iter:[12,14],iterationcnt:[23,198],itm:[25,32],its:[2,5,10,12,13,14,23,26,192,194,201,202,204],itself:[0,14,26,202],itu:23,j7200:[14,26,32,196,201,202,206],j7200_dev_a72ss0_core0:[121,122,134],j7200_dev_a72ss0_core0_0:[121,122,134],j7200_dev_a72ss0_core0_1:[121,122,134],j7200_dev_atl0:[121,122,134],j7200_dev_board0:[121,122,134],j7200_dev_cmpevent_intrtr0:[121,122,126,132,134],j7200_dev_compute_cluster0:[121,122,134],j7200_dev_compute_cluster0_cfg_wrap:[122,134],j7200_dev_compute_cluster0_clec:[122,134],j7200_dev_compute_cluster0_core_cor:[122,134],j7200_dev_compute_cluster0_debug_wrap:[122,134],j7200_dev_compute_cluster0_divh2_divh0:[122,134],j7200_dev_compute_cluster0_divp_tft0:[122,134],j7200_dev_compute_cluster0_dmsc_wrap:[122,134],j7200_dev_compute_cluster0_en_msmc_domain:[122,134],j7200_dev_compute_cluster0_gic500ss:[122,126,134],j7200_dev_compute_cluster0_pbist_wrap:[121,122,134],j7200_dev_cpsw0:[121,122,126,134],j7200_dev_cpsw_tx_rgmii0:[121,122,134],j7200_dev_cpt2_aggr0:[121,122,134],j7200_dev_cpt2_aggr1:[121,122,134],j7200_dev_cpt2_aggr2:[121,122,134],j7200_dev_cpt2_aggr3:[121,122,134],j7200_dev_dcc0:[121,122,126,134],j7200_dev_dcc1:[121,122,126,134],j7200_dev_dcc2:[121,122,126,134],j7200_dev_dcc3:[121,122,126,134],j7200_dev_dcc4:[121,122,126,134],j7200_dev_dcc5:[121,122,126,134],j7200_dev_dcc6:[121,122,126,134],j7200_dev_ddr0:[121,122,126,134],j7200_dev_debugss_wrap0:[121,122,134],j7200_dev_ecap0:[121,122,126,134],j7200_dev_ecap1:[121,122,126,134],j7200_dev_ecap2:[121,122,126,134],j7200_dev_ehrpwm0:[121,122,126,134],j7200_dev_ehrpwm1:[121,122,126,134],j7200_dev_ehrpwm2:[121,122,126,134],j7200_dev_ehrpwm3:[121,122,126,134],j7200_dev_ehrpwm4:[121,122,126,134],j7200_dev_ehrpwm5:[121,122,126,134],j7200_dev_elm0:[121,122,126,134],j7200_dev_emif_data_0_vd:[122,134],j7200_dev_eqep0:[121,122,126,134],j7200_dev_eqep1:[121,122,126,134],j7200_dev_eqep2:[121,122,126,134],j7200_dev_esm0:[121,122,126,134],j7200_dev_ffi_main_infra_cbass_vd:[122,134],j7200_dev_ffi_main_ip_cbass_vd:[122,134],j7200_dev_ffi_main_rc_cbass_vd:[122,134],j7200_dev_gpio0:[121,122,126,134],j7200_dev_gpio2:[121,122,126,134],j7200_dev_gpio4:[121,122,126,134],j7200_dev_gpio6:[121,122,126,134],j7200_dev_gpiomux_intrtr0:[121,122,126,132,134],j7200_dev_gpmc0:[121,122,126,134],j7200_dev_gtc0:[121,122,126,134],j7200_dev_i2c0:[121,122,126,134],j7200_dev_i2c1:[121,122,126,134],j7200_dev_i2c2:[121,122,126,134],j7200_dev_i2c3:[121,122,126,134],j7200_dev_i2c4:[121,122,126,134],j7200_dev_i2c5:[121,122,126,134],j7200_dev_i2c6:[121,122,126,134],j7200_dev_i3c0:[121,122,126,134],j7200_dev_led0:[121,122,134],j7200_dev_main0:[122,134],j7200_dev_main2mcu_lvl_intrtr0:[122,126,132,134],j7200_dev_main2mcu_pls_intrtr0:[122,126,132,134],j7200_dev_main2wkupmcu_vd:[122,134],j7200_dev_main_pll8_sel_extwave_vd:[121,122,134],j7200_dev_mcan0:[121,122,126,134],j7200_dev_mcan10:[121,122,126,134],j7200_dev_mcan11:[121,122,126,134],j7200_dev_mcan12:[121,122,126,134],j7200_dev_mcan13:[121,122,126,134],j7200_dev_mcan14:[121,122,126,134],j7200_dev_mcan15:[121,122,126,134],j7200_dev_mcan16:[121,122,126,134],j7200_dev_mcan17:[121,122,126,134],j7200_dev_mcan1:[121,122,126,134],j7200_dev_mcan2:[121,122,126,134],j7200_dev_mcan3:[121,122,126,134],j7200_dev_mcan4:[121,122,126,134],j7200_dev_mcan5:[121,122,126,134],j7200_dev_mcan6:[121,122,126,134],j7200_dev_mcan7:[121,122,126,134],j7200_dev_mcan8:[121,122,126,134],j7200_dev_mcan9:[121,122,126,134],j7200_dev_mcasp0:[121,122,126,134],j7200_dev_mcasp1:[121,122,126,134],j7200_dev_mcasp2:[121,122,126,134],j7200_dev_mcspi0:[121,122,126,134],j7200_dev_mcspi1:[121,122,126,134],j7200_dev_mcspi2:[121,122,126,134],j7200_dev_mcspi3:[121,122,126,134],j7200_dev_mcspi4:[121,122,126,134],j7200_dev_mcspi5:[121,122,126,134],j7200_dev_mcspi6:[121,122,126,134],j7200_dev_mcspi7:[121,122,126,134],j7200_dev_mcu_adc0:[121,122,134],j7200_dev_mcu_adc1:[121,122,134],j7200_dev_mcu_cpsw0:[121,122,126,134],j7200_dev_mcu_cpt2_aggr0:[121,122,134],j7200_dev_mcu_dcc0:[121,122,134],j7200_dev_mcu_dcc1:[121,122,134],j7200_dev_mcu_dcc2:[121,122,134],j7200_dev_mcu_esm0:[121,122,134],j7200_dev_mcu_fss0:[122,134],j7200_dev_mcu_fss0_fsas_0:[121,122,134],j7200_dev_mcu_fss0_hyperbus1p0_0:[121,122,134],j7200_dev_mcu_fss0_ospi_0:[121,122,134],j7200_dev_mcu_fss0_ospi_1:[121,122,134],j7200_dev_mcu_i2c0:[121,122,134],j7200_dev_mcu_i2c1:[121,122,134],j7200_dev_mcu_i3c0:[121,122,134],j7200_dev_mcu_i3c1:[121,122,134],j7200_dev_mcu_mcan0:[121,122,134],j7200_dev_mcu_mcan1:[121,122,134],j7200_dev_mcu_mcspi0:[121,122,134],j7200_dev_mcu_mcspi1:[121,122,134],j7200_dev_mcu_mcspi2:[121,122,134],j7200_dev_mcu_navss0:[122,130,134],j7200_dev_mcu_navss0_intr_0:[121,122,126,132,134],j7200_dev_mcu_navss0_mcrc_0:[121,122,126,134],j7200_dev_mcu_navss0_modss:[121,122,134],j7200_dev_mcu_navss0_proxy0:[121,122,129,132,134],j7200_dev_mcu_navss0_ringacc0:[121,122,126,131,132,134],j7200_dev_mcu_navss0_udmap_0:[121,122,123,126,132,134],j7200_dev_mcu_navss0_udmass:[121,122,134],j7200_dev_mcu_navss0_udmass_inta_0:[121,122,126,132,134],j7200_dev_mcu_pbist0:[121,122,134],j7200_dev_mcu_pbist1:[121,122,134],j7200_dev_mcu_pbist2:[121,122,134],j7200_dev_mcu_r5fss0:[122,134],j7200_dev_mcu_r5fss0_core0:[121,122,126,134],j7200_dev_mcu_r5fss0_core1:[121,122,126,134],j7200_dev_mcu_rti0:[121,122,134],j7200_dev_mcu_rti1:[121,122,134],j7200_dev_mcu_sa2_ul0:[121,122,134,202],j7200_dev_mcu_timer0:[121,122,134],j7200_dev_mcu_timer1:[121,122,134],j7200_dev_mcu_timer1_clksel_vd:[121,122,134],j7200_dev_mcu_timer2:[121,122,134],j7200_dev_mcu_timer3:[121,122,134],j7200_dev_mcu_timer3_clksel_vd:[121,122,134],j7200_dev_mcu_timer4:[121,122,134],j7200_dev_mcu_timer5:[121,122,134],j7200_dev_mcu_timer5_clksel_vd:[121,122,134],j7200_dev_mcu_timer6:[121,122,134],j7200_dev_mcu_timer7:[121,122,134],j7200_dev_mcu_timer7_clksel_vd:[121,122,134],j7200_dev_mcu_timer8:[121,122,134],j7200_dev_mcu_timer9:[121,122,134],j7200_dev_mcu_timer9_clksel_vd:[121,122,134],j7200_dev_mcu_uart0:[121,122,134],j7200_dev_mmcsd0:[121,122,126,134],j7200_dev_mmcsd1:[121,122,126,134],j7200_dev_navss0:[121,122,126,130,134],j7200_dev_navss0_cpts_0:[121,122,126,134],j7200_dev_navss0_dti_0:[121,122,134],j7200_dev_navss0_intr_router_0:[121,122,126,132,134],j7200_dev_navss0_mailbox_0:[121,122,126,134],j7200_dev_navss0_mailbox_10:[121,122,126,134],j7200_dev_navss0_mailbox_11:[121,122,126,134],j7200_dev_navss0_mailbox_1:[121,122,126,134],j7200_dev_navss0_mailbox_2:[121,122,126,134],j7200_dev_navss0_mailbox_3:[121,122,126,134],j7200_dev_navss0_mailbox_4:[121,122,126,134],j7200_dev_navss0_mailbox_5:[121,122,126,134],j7200_dev_navss0_mailbox_6:[121,122,126,134],j7200_dev_navss0_mailbox_7:[121,122,126,134],j7200_dev_navss0_mailbox_8:[121,122,126,134],j7200_dev_navss0_mailbox_9:[121,122,126,134],j7200_dev_navss0_mcrc_0:[121,122,126,134],j7200_dev_navss0_modss:[121,122,134],j7200_dev_navss0_modss_inta_0:[121,122,126,132,134],j7200_dev_navss0_modss_inta_1:[121,122,126,132,134],j7200_dev_navss0_proxy_0:[121,122,129,132,134],j7200_dev_navss0_ringacc_0:[121,122,126,131,132,134],j7200_dev_navss0_spinlock_0:[121,122,134],j7200_dev_navss0_tbu_0:[121,122,134],j7200_dev_navss0_timermgr_0:[121,122,134],j7200_dev_navss0_timermgr_1:[121,122,134],j7200_dev_navss0_udmap_0:[121,122,123,126,132,134],j7200_dev_navss0_udmass:[121,122,134],j7200_dev_navss0_udmass_inta_0:[121,122,126,132,134],j7200_dev_navss0_virtss:[121,122,126,134],j7200_dev_pbist0:[121,122,134],j7200_dev_pbist1:[121,122,134],j7200_dev_pbist2:[121,122,134],j7200_dev_pcie1:[121,122,126,134],j7200_dev_psc0:[121,122,134],j7200_dev_r5fss0:[122,134],j7200_dev_r5fss0_core0:[121,122,126,134],j7200_dev_r5fss0_core1:[121,122,126,134],j7200_dev_rti0:[121,122,134],j7200_dev_rti1:[121,122,134],j7200_dev_rti28:[121,122,134],j7200_dev_rti29:[121,122,134],j7200_dev_serdes_10g1:[121,122,134],j7200_dev_stm0:[121,122,134],j7200_dev_timer0:[121,122,126,134],j7200_dev_timer10:[121,122,126,134],j7200_dev_timer11:[121,122,126,134],j7200_dev_timer11_clksel_vd:[121,122,134],j7200_dev_timer12:[121,122,126,134],j7200_dev_timer13:[121,122,126,134],j7200_dev_timer13_clksel_vd:[121,122,134],j7200_dev_timer14:[121,122,126,134],j7200_dev_timer15:[121,122,126,134],j7200_dev_timer15_clksel_vd:[121,122,134],j7200_dev_timer16:[121,122,126,134],j7200_dev_timer17:[121,122,126,134],j7200_dev_timer17_clksel_vd:[121,122,134],j7200_dev_timer18:[121,122,126,134],j7200_dev_timer19:[121,122,126,134],j7200_dev_timer19_clksel_vd:[121,122,134],j7200_dev_timer1:[121,122,126,134],j7200_dev_timer1_clksel_vd:[121,122,134],j7200_dev_timer2:[121,122,126,134],j7200_dev_timer3:[121,122,126,134],j7200_dev_timer3_clksel_vd:[121,122,134],j7200_dev_timer4:[121,122,126,134],j7200_dev_timer5:[121,122,126,134],j7200_dev_timer5_clksel_vd:[121,122,134],j7200_dev_timer6:[121,122,126,134],j7200_dev_timer7:[121,122,126,134],j7200_dev_timer7_clksel_vd:[121,122,134],j7200_dev_timer8:[121,122,126,134],j7200_dev_timer9:[121,122,126,134],j7200_dev_timer9_clksel_vd:[121,122,134],j7200_dev_timesync_intrtr0:[122,126,132,134],j7200_dev_uart0:[121,122,126,134],j7200_dev_uart1:[121,122,126,134],j7200_dev_uart2:[121,122,126,134],j7200_dev_uart3:[121,122,126,134],j7200_dev_uart4:[121,122,126,134],j7200_dev_uart5:[121,122,126,134],j7200_dev_uart6:[121,122,126,134],j7200_dev_uart7:[121,122,126,134],j7200_dev_uart8:[121,122,126,134],j7200_dev_uart9:[121,122,126,134],j7200_dev_usb0:[121,122,126,134],j7200_dev_wkup_ddpa0:[121,122,134],j7200_dev_wkup_dmsc0:[122,134],j7200_dev_wkup_esm0:[121,122,126,134],j7200_dev_wkup_gpio0:[121,122,126,134],j7200_dev_wkup_gpio1:[121,122,126,134],j7200_dev_wkup_gpiomux_intrtr0:[122,126,132,134],j7200_dev_wkup_i2c0:[121,122,134],j7200_dev_wkup_porz_sync0:[121,122,134],j7200_dev_wkup_psc0:[121,122,134],j7200_dev_wkup_uart0:[121,122,134],j7200_dev_wkup_vtm0:[121,122,134],j7200_dev_wkup_wakeup0:[121,122,134],j7200_dev_wkupmcu2main_vd:[122,134],j721e:[14,28,32,196,198,201,202,206],j721e_dev_a72ss0:[135,136,148],j721e_dev_a72ss0_core0:[135,136,148],j721e_dev_a72ss0_core1:[135,136,148],j721e_dev_aasrc0:[135,136,140,148],j721e_dev_acspcie_buffer0:[135,136,148],j721e_dev_acspcie_buffer1:[135,136,148],j721e_dev_atl0:[135,136,148],j721e_dev_board0:[135,136,148],j721e_dev_c66ss0:[136,148],j721e_dev_c66ss0_core0:[135,136,140,148],j721e_dev_c66ss0_introuter0:[135,136,140,146,148],j721e_dev_c66ss0_pbist0:[136,148],j721e_dev_c66ss1:[136,148],j721e_dev_c66ss1_core0:[135,136,140,148],j721e_dev_c66ss1_introuter0:[135,136,140,146,148],j721e_dev_c66ss1_pbist0:[136,148],j721e_dev_c71ss0:[135,136,148],j721e_dev_c71ss0_mma:[135,136,148],j721e_dev_c71x_0_pbist_vd:[136,148],j721e_dev_cmpevent_intrtr0:[135,136,140,146,148],j721e_dev_compute_cluster0:[136,140,148],j721e_dev_compute_cluster0_cfg_wrap:[135,136,148],j721e_dev_compute_cluster0_clec:[135,136,140,148],j721e_dev_compute_cluster0_core_cor:[135,136,148],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[135,136,148],j721e_dev_compute_cluster0_debug_wrap:[135,136,148],j721e_dev_compute_cluster0_divh2_divh0:[136,148],j721e_dev_compute_cluster0_divp_tft0:[136,148],j721e_dev_compute_cluster0_dmsc_wrap:[135,136,148],j721e_dev_compute_cluster0_en_msmc_domain:[135,136,148],j721e_dev_compute_cluster0_gic500ss:[135,136,140,148],j721e_dev_compute_cluster0_pbist_wrap:[135,136,148],j721e_dev_cpsw0:[135,136,140,148],j721e_dev_cpt2_aggr0:[135,136,148],j721e_dev_cpt2_aggr1:[135,136,148],j721e_dev_cpt2_aggr2:[135,136,148],j721e_dev_csi_psilss0:[135,136,148],j721e_dev_csi_rx_if0:[135,136,140,148],j721e_dev_csi_rx_if1:[135,136,140,148],j721e_dev_csi_tx_if0:[135,136,140,148],j721e_dev_dcc0:[135,136,140,148],j721e_dev_dcc10:[135,136,140,148],j721e_dev_dcc11:[135,136,140,148],j721e_dev_dcc12:[135,136,140,148],j721e_dev_dcc1:[135,136,140,148],j721e_dev_dcc2:[135,136,140,148],j721e_dev_dcc3:[135,136,140,148],j721e_dev_dcc4:[135,136,140,148],j721e_dev_dcc5:[135,136,140,148],j721e_dev_dcc6:[135,136,140,148],j721e_dev_dcc7:[135,136,140,148],j721e_dev_dcc8:[135,136,140,148],j721e_dev_dcc9:[135,136,140,148],j721e_dev_ddr0:[135,136,140,148],j721e_dev_debugss_wrap0:[135,136,148],j721e_dev_decoder0:[135,136,140,148],j721e_dev_dmpac0:[135,136,148],j721e_dev_dmpac0_sde_0:[135,136,148],j721e_dev_dphy_rx0:[135,136,148],j721e_dev_dphy_rx1:[135,136,148],j721e_dev_dphy_tx0:[135,136,148],j721e_dev_dss0:[135,136,140,148],j721e_dev_dss_dsi0:[135,136,140,148],j721e_dev_dss_edp0:[135,136,140,148],j721e_dev_ecap0:[135,136,140,148],j721e_dev_ecap1:[135,136,140,148],j721e_dev_ecap2:[135,136,140,148],j721e_dev_ehrpwm0:[135,136,140,148],j721e_dev_ehrpwm1:[135,136,140,148],j721e_dev_ehrpwm2:[135,136,140,148],j721e_dev_ehrpwm3:[135,136,140,148],j721e_dev_ehrpwm4:[135,136,140,148],j721e_dev_ehrpwm5:[135,136,140,148],j721e_dev_elm0:[135,136,140,148],j721e_dev_emif_data_0_vd:[136,148],j721e_dev_encoder0:[135,136,140,148],j721e_dev_eqep0:[135,136,140,148],j721e_dev_eqep1:[135,136,140,148],j721e_dev_eqep2:[135,136,140,148],j721e_dev_esm0:[135,136,140,148],j721e_dev_gpio0:[135,136,140,148],j721e_dev_gpio1:[135,136,140,148],j721e_dev_gpio2:[135,136,140,148],j721e_dev_gpio3:[135,136,140,148],j721e_dev_gpio4:[135,136,140,148],j721e_dev_gpio5:[135,136,140,148],j721e_dev_gpio6:[135,136,140,148],j721e_dev_gpio7:[135,136,140,148],j721e_dev_gpiomux_intrtr0:[135,136,140,146,148],j721e_dev_gpmc0:[135,136,140,148],j721e_dev_gpu0:[136,148],j721e_dev_gpu0_dft_pbist_0:[136,148],j721e_dev_gpu0_gpu_0:[135,136,148],j721e_dev_gpu0_gpucore_0:[136,148],j721e_dev_gtc0:[135,136,140,148],j721e_dev_i2c0:[135,136,140,148],j721e_dev_i2c1:[135,136,140,148],j721e_dev_i2c2:[135,136,140,148],j721e_dev_i2c3:[135,136,140,148],j721e_dev_i2c4:[135,136,140,148],j721e_dev_i2c5:[135,136,140,148],j721e_dev_i2c6:[135,136,140,148],j721e_dev_i3c0:[135,136,140,148],j721e_dev_led0:[135,136,148],j721e_dev_main2mcu_lvl_intrtr0:[135,136,140,146,148],j721e_dev_main2mcu_pls_intrtr0:[135,136,140,146,148],j721e_dev_main2wkupmcu_vd:[136,148],j721e_dev_main_pll8_sel_extwave_vd:[135,136,148],j721e_dev_mcan0:[135,136,140,148],j721e_dev_mcan10:[135,136,140,148],j721e_dev_mcan11:[135,136,140,148],j721e_dev_mcan12:[135,136,140,148],j721e_dev_mcan13:[135,136,140,148],j721e_dev_mcan1:[135,136,140,148],j721e_dev_mcan2:[135,136,140,148],j721e_dev_mcan3:[135,136,140,148],j721e_dev_mcan4:[135,136,140,148],j721e_dev_mcan5:[135,136,140,148],j721e_dev_mcan6:[135,136,140,148],j721e_dev_mcan7:[135,136,140,148],j721e_dev_mcan8:[135,136,140,148],j721e_dev_mcan9:[135,136,140,148],j721e_dev_mcasp0:[135,136,140,148],j721e_dev_mcasp10:[135,136,140,148],j721e_dev_mcasp11:[135,136,140,148],j721e_dev_mcasp1:[135,136,140,148],j721e_dev_mcasp2:[135,136,140,148],j721e_dev_mcasp3:[135,136,140,148],j721e_dev_mcasp4:[135,136,140,148],j721e_dev_mcasp5:[135,136,140,148],j721e_dev_mcasp6:[135,136,140,148],j721e_dev_mcasp7:[135,136,140,148],j721e_dev_mcasp8:[135,136,140,148],j721e_dev_mcasp9:[135,136,140,148],j721e_dev_mcspi0:[135,136,140,148],j721e_dev_mcspi1:[135,136,140,148],j721e_dev_mcspi2:[135,136,140,148],j721e_dev_mcspi3:[135,136,140,148],j721e_dev_mcspi4:[135,136,140,148],j721e_dev_mcspi5:[135,136,140,148],j721e_dev_mcspi6:[135,136,140,148],j721e_dev_mcspi7:[135,136,140,148],j721e_dev_mcu_adc12_16ffc0:[135,136,140,148],j721e_dev_mcu_adc12_16ffc1:[135,136,140,148],j721e_dev_mcu_cpsw0:[135,136,140,148],j721e_dev_mcu_cpt2_aggr0:[135,136,148],j721e_dev_mcu_dcc0:[135,136,140,148],j721e_dev_mcu_dcc1:[135,136,140,148],j721e_dev_mcu_dcc2:[135,136,140,148],j721e_dev_mcu_esm0:[135,136,140,148],j721e_dev_mcu_fss0:[136,148],j721e_dev_mcu_fss0_fsas_0:[135,136,140,148],j721e_dev_mcu_fss0_hyperbus1p0_0:[135,136,140,148],j721e_dev_mcu_fss0_ospi_0:[135,136,140,148],j721e_dev_mcu_fss0_ospi_1:[135,136,140,148],j721e_dev_mcu_i2c0:[135,136,140,148],j721e_dev_mcu_i2c1:[135,136,140,148],j721e_dev_mcu_i3c0:[135,136,140,148],j721e_dev_mcu_i3c1:[135,136,140,148],j721e_dev_mcu_mcan0:[135,136,140,148],j721e_dev_mcu_mcan1:[135,136,140,148],j721e_dev_mcu_mcspi0:[135,136,140,148],j721e_dev_mcu_mcspi1:[135,136,140,148],j721e_dev_mcu_mcspi2:[135,136,140,148],j721e_dev_mcu_navss0:[136,144,148],j721e_dev_mcu_navss0_intr_0:[135,136,140,146,148],j721e_dev_mcu_navss0_mcrc_0:[135,136,140,148],j721e_dev_mcu_navss0_modss:[135,136,148],j721e_dev_mcu_navss0_proxy0:[135,136,143,146,148],j721e_dev_mcu_navss0_ringacc0:[135,136,140,145,146,148],j721e_dev_mcu_navss0_udmap_0:[135,136,137,140,146,148],j721e_dev_mcu_navss0_udmass:[135,136,148],j721e_dev_mcu_navss0_udmass_inta_0:[135,136,140,146,148],j721e_dev_mcu_pbist0:[136,148],j721e_dev_mcu_pbist1:[136,148],j721e_dev_mcu_r5fss0:[136,148],j721e_dev_mcu_r5fss0_core0:[135,136,140,148],j721e_dev_mcu_r5fss0_core1:[135,136,140,148],j721e_dev_mcu_rti0:[135,136,148],j721e_dev_mcu_rti1:[135,136,148],j721e_dev_mcu_sa2_ul0:[135,136,140,148,202],j721e_dev_mcu_timer0:[135,136,140,148],j721e_dev_mcu_timer1:[135,136,140,148],j721e_dev_mcu_timer1_clksel_vd:[135,136,148],j721e_dev_mcu_timer2:[135,136,140,148],j721e_dev_mcu_timer3:[135,136,140,148],j721e_dev_mcu_timer3_clksel_vd:[135,136,148],j721e_dev_mcu_timer4:[135,136,140,148],j721e_dev_mcu_timer5:[135,136,140,148],j721e_dev_mcu_timer5_clksel_vd:[135,136,148],j721e_dev_mcu_timer6:[135,136,140,148],j721e_dev_mcu_timer7:[135,136,140,148],j721e_dev_mcu_timer7_clksel_vd:[135,136,148],j721e_dev_mcu_timer8:[135,136,140,148],j721e_dev_mcu_timer9:[135,136,140,148],j721e_dev_mcu_timer9_clksel_vd:[135,136,148],j721e_dev_mcu_uart0:[135,136,140,148],j721e_dev_mlb0:[135,136,140,148],j721e_dev_mmcsd0:[135,136,140,148],j721e_dev_mmcsd1:[135,136,140,148],j721e_dev_mmcsd2:[135,136,140,148],j721e_dev_navss0:[135,136,140,144,148],j721e_dev_navss0_cpts_0:[135,136,140,148],j721e_dev_navss0_dti_0:[135,136,148],j721e_dev_navss0_intr_router_0:[135,136,140,146,148],j721e_dev_navss0_mailbox_0:[135,136,140,148],j721e_dev_navss0_mailbox_10:[135,136,140,148],j721e_dev_navss0_mailbox_11:[135,136,140,148],j721e_dev_navss0_mailbox_1:[135,136,140,148],j721e_dev_navss0_mailbox_2:[135,136,140,148],j721e_dev_navss0_mailbox_3:[135,136,140,148],j721e_dev_navss0_mailbox_4:[135,136,140,148],j721e_dev_navss0_mailbox_5:[135,136,140,148],j721e_dev_navss0_mailbox_6:[135,136,140,148],j721e_dev_navss0_mailbox_7:[135,136,140,148],j721e_dev_navss0_mailbox_8:[135,136,140,148],j721e_dev_navss0_mailbox_9:[135,136,140,148],j721e_dev_navss0_mcrc_0:[135,136,140,148],j721e_dev_navss0_modss:[135,136,148],j721e_dev_navss0_modss_intaggr_0:[135,136,140,146,148],j721e_dev_navss0_modss_intaggr_1:[135,136,140,146,148],j721e_dev_navss0_proxy_0:[135,136,143,146,148],j721e_dev_navss0_pvu_0:[135,136,140,148],j721e_dev_navss0_pvu_1:[135,136,140,148],j721e_dev_navss0_pvu_2:[135,136,140,148],j721e_dev_navss0_ringacc_0:[135,136,140,145,146,148],j721e_dev_navss0_spinlock_0:[135,136,148],j721e_dev_navss0_tbu_0:[135,136,140,148],j721e_dev_navss0_tcu_0:[135,136,140,148],j721e_dev_navss0_timermgr_0:[135,136,148],j721e_dev_navss0_timermgr_1:[135,136,148],j721e_dev_navss0_udmap_0:[135,136,137,140,146,148],j721e_dev_navss0_udmass:[135,136,148],j721e_dev_navss0_udmass_intaggr_0:[135,136,140,146,148],j721e_dev_navss0_virtss:[135,136,148],j721e_dev_pbist0:[136,148],j721e_dev_pbist10:[136,148],j721e_dev_pbist1:[136,148],j721e_dev_pbist2:[136,148],j721e_dev_pbist3:[136,148],j721e_dev_pbist4:[136,148],j721e_dev_pbist5:[136,148],j721e_dev_pbist6:[136,148],j721e_dev_pbist7:[136,148],j721e_dev_pbist9:[136,148],j721e_dev_pcie0:[135,136,140,148],j721e_dev_pcie1:[135,136,140,148],j721e_dev_pcie2:[135,136,140,148],j721e_dev_pcie3:[135,136,140,148],j721e_dev_pru_icssg0:[135,136,140,148],j721e_dev_pru_icssg1:[135,136,140,148],j721e_dev_psc0:[135,136,148],j721e_dev_r5fss0:[136,148],j721e_dev_r5fss0_core0:[135,136,140,148],j721e_dev_r5fss0_core1:[135,136,140,148],j721e_dev_r5fss0_introuter0:[135,136,140,146,148],j721e_dev_r5fss1:[136,148],j721e_dev_r5fss1_core0:[135,136,140,148],j721e_dev_r5fss1_core1:[135,136,140,148],j721e_dev_r5fss1_introuter0:[135,136,140,146,148],j721e_dev_rti0:[135,136,148],j721e_dev_rti15:[135,136,148],j721e_dev_rti16:[135,136,148],j721e_dev_rti1:[135,136,148],j721e_dev_rti24:[135,136,140,148],j721e_dev_rti25:[135,136,140,148],j721e_dev_rti28:[135,136,148],j721e_dev_rti29:[135,136,148],j721e_dev_rti30:[135,136,148],j721e_dev_rti31:[135,136,148],j721e_dev_sa2_ul0:[135,136,140,148,202],j721e_dev_serdes_10g0:[135,136,148],j721e_dev_serdes_16g0:[135,136,148],j721e_dev_serdes_16g1:[135,136,148],j721e_dev_serdes_16g2:[135,136,148],j721e_dev_serdes_16g3:[135,136,148],j721e_dev_stm0:[135,136,148],j721e_dev_timer0:[135,136,140,148],j721e_dev_timer10:[135,136,140,148],j721e_dev_timer11:[135,136,140,148],j721e_dev_timer11_clksel_vd:[135,136,148],j721e_dev_timer12:[135,136,140,148],j721e_dev_timer13:[135,136,140,148],j721e_dev_timer13_clksel_vd:[135,136,148],j721e_dev_timer14:[135,136,140,148],j721e_dev_timer15:[135,136,140,148],j721e_dev_timer15_clksel_vd:[135,136,148],j721e_dev_timer16:[135,136,140,148],j721e_dev_timer17:[135,136,140,148],j721e_dev_timer17_clksel_vd:[135,136,148],j721e_dev_timer18:[135,136,140,148],j721e_dev_timer19:[135,136,140,148],j721e_dev_timer19_clksel_vd:[135,136,148],j721e_dev_timer1:[135,136,140,148],j721e_dev_timer1_clksel_vd:[135,136,148],j721e_dev_timer2:[135,136,140,148],j721e_dev_timer3:[135,136,140,148],j721e_dev_timer3_clksel_vd:[135,136,148],j721e_dev_timer4:[135,136,140,148],j721e_dev_timer5:[135,136,140,148],j721e_dev_timer5_clksel_vd:[135,136,148],j721e_dev_timer6:[135,136,140,148],j721e_dev_timer7:[135,136,140,148],j721e_dev_timer7_clksel_vd:[135,136,148],j721e_dev_timer8:[135,136,140,148],j721e_dev_timer9:[135,136,140,148],j721e_dev_timer9_clksel_vd:[135,136,148],j721e_dev_timesync_intrtr0:[135,136,140,146,148],j721e_dev_uart0:[135,136,140,148],j721e_dev_uart1:[135,136,140,148],j721e_dev_uart2:[135,136,140,148],j721e_dev_uart3:[135,136,140,148],j721e_dev_uart4:[135,136,140,148],j721e_dev_uart5:[135,136,140,148],j721e_dev_uart6:[135,136,140,148],j721e_dev_uart7:[135,136,140,148],j721e_dev_uart8:[135,136,140,148],j721e_dev_uart9:[135,136,140,148],j721e_dev_ufs0:[135,136,140,148],j721e_dev_usb0:[135,136,140,148],j721e_dev_usb1:[135,136,140,148],j721e_dev_vpac0:[135,136,148],j721e_dev_vpfe0:[135,136,140,148],j721e_dev_wkup_ddpa0:[135,136,148],j721e_dev_wkup_dmsc0:[136,148],j721e_dev_wkup_esm0:[135,136,140,148],j721e_dev_wkup_gpio0:[135,136,140,148],j721e_dev_wkup_gpio1:[135,136,140,148],j721e_dev_wkup_gpiomux_intrtr0:[135,136,140,146,148],j721e_dev_wkup_i2c0:[135,136,140,148],j721e_dev_wkup_porz_sync0:[135,136,148],j721e_dev_wkup_psc0:[135,136,148],j721e_dev_wkup_uart0:[135,136,140,148],j721e_dev_wkup_vtm0:[135,136,140,148],j721e_dev_wkupmcu2main_vd:[136,148],j721s2:[14,16,32,196,202,206],j721s2_dev_a72ss0:[150,151,163],j721s2_dev_a72ss0_core0:[150,151,163],j721s2_dev_a72ss0_core0_pbist_wrap:[151,163],j721s2_dev_a72ss0_core1:[150,151,163],j721s2_dev_acspcie_buffer0:[150,151,163],j721s2_dev_aggr_atb0:[150,151,163],j721s2_dev_atl0:[150,151,163],j721s2_dev_board0:[150,151,163],j721s2_dev_c71x_0_pbist_vd:[151,163],j721s2_dev_c71x_1_pbist_vd:[151,163],j721s2_dev_cmpevent_intrtr0:[150,151,155,161,163],j721s2_dev_codec0:[150,151,155,163],j721s2_dev_compute_cluster0:[151,163],j721s2_dev_compute_cluster0_c71ss0_0:[150,151,163],j721s2_dev_compute_cluster0_c71ss0_mma_0:[151,163],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[151,163],j721s2_dev_compute_cluster0_c71ss1_0:[150,151,163],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[151,163],j721s2_dev_compute_cluster0_cfg_wrap_0:[151,163],j721s2_dev_compute_cluster0_clec:[150,151,155,163],j721s2_dev_compute_cluster0_core_cor:[150,151,163],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[151,163],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[151,163],j721s2_dev_compute_cluster0_debug_wrap_0:[150,151,163],j721s2_dev_compute_cluster0_divh2_divh0_0:[151,163],j721s2_dev_compute_cluster0_divh2_divh0_1:[151,163],j721s2_dev_compute_cluster0_divp_tft0_0:[151,163],j721s2_dev_compute_cluster0_divp_tft0_1:[151,163],j721s2_dev_compute_cluster0_dmsc_wrap_0:[151,163],j721s2_dev_compute_cluster0_en_msmc_domain_0:[150,151,163],j721s2_dev_compute_cluster0_gic500ss:[150,151,155,163],j721s2_dev_compute_cluster0_pbist_wrap_0:[150,151,163],j721s2_dev_cpsw1:[150,151,155,163],j721s2_dev_cpt2_aggr0:[150,151,163],j721s2_dev_cpt2_aggr1:[150,151,163],j721s2_dev_cpt2_aggr2:[150,151,163],j721s2_dev_cpt2_aggr3:[150,151,163],j721s2_dev_cpt2_aggr4:[150,151,163],j721s2_dev_cpt2_aggr5:[150,151,163],j721s2_dev_csi_psilss0:[150,151,163],j721s2_dev_csi_rx_if0:[150,151,155,163],j721s2_dev_csi_rx_if1:[150,151,155,163],j721s2_dev_csi_tx_if_v2_0:[150,151,155,163],j721s2_dev_csi_tx_if_v2_1:[150,151,155,163],j721s2_dev_dcc0:[150,151,155,163],j721s2_dev_dcc1:[150,151,155,163],j721s2_dev_dcc2:[150,151,155,163],j721s2_dev_dcc3:[150,151,155,163],j721s2_dev_dcc4:[150,151,155,163],j721s2_dev_dcc5:[150,151,155,163],j721s2_dev_dcc6:[150,151,155,163],j721s2_dev_dcc7:[150,151,155,163],j721s2_dev_dcc8:[150,151,155,163],j721s2_dev_dcc9:[150,151,155,163],j721s2_dev_ddr0:[150,151,155,163],j721s2_dev_ddr1:[150,151,155,163],j721s2_dev_debugss_wrap0:[150,151,163],j721s2_dev_debugsuspendrtr0:[150,151,163],j721s2_dev_dmpac0:[150,151,163],j721s2_dev_dmpac0_ctset_0:[151,163],j721s2_dev_dmpac0_intd_0:[151,155,163],j721s2_dev_dmpac0_sde_0:[150,151,163],j721s2_dev_dmpac0_utc_0:[150,151,163],j721s2_dev_dmpac_vpac_psilss0:[150,151,163],j721s2_dev_dphy_rx0:[150,151,163],j721s2_dev_dphy_rx1:[150,151,163],j721s2_dev_dphy_tx0:[150,151,163],j721s2_dev_dphy_tx1:[150,151,163],j721s2_dev_dss0:[150,151,155,163],j721s2_dev_dss_dsi0:[150,151,155,163],j721s2_dev_dss_dsi1:[150,151,155,163],j721s2_dev_dss_edp0:[150,151,155,163],j721s2_dev_ecap0:[150,151,155,163],j721s2_dev_ecap1:[150,151,155,163],j721s2_dev_ecap2:[150,151,155,163],j721s2_dev_elm0:[150,151,155,163],j721s2_dev_emif_data_0_vd:[151,163],j721s2_dev_emif_data_1_vd:[151,163],j721s2_dev_epwm0:[150,151,155,163],j721s2_dev_epwm1:[150,151,155,163],j721s2_dev_epwm2:[150,151,155,163],j721s2_dev_epwm3:[150,151,155,163],j721s2_dev_epwm4:[150,151,155,163],j721s2_dev_epwm5:[150,151,155,163],j721s2_dev_eqep0:[150,151,155,163],j721s2_dev_eqep1:[150,151,155,163],j721s2_dev_eqep2:[150,151,155,163],j721s2_dev_esm0:[150,151,155,163],j721s2_dev_ffi_main_ac_cbass_vd:[151,163],j721s2_dev_ffi_main_ac_qm_cbass_vd:[151,163],j721s2_dev_ffi_main_hc_cbass_vd:[151,163],j721s2_dev_ffi_main_infra_cbass_vd:[151,163],j721s2_dev_ffi_main_ip_cbass_vd:[151,163],j721s2_dev_ffi_main_rc_cbass_vd:[151,163],j721s2_dev_gpio0:[150,151,155,163],j721s2_dev_gpio2:[150,151,155,163],j721s2_dev_gpio4:[150,151,155,163],j721s2_dev_gpio6:[150,151,155,163],j721s2_dev_gpiomux_intrtr0:[150,151,155,161,163],j721s2_dev_gpmc0:[150,151,155,163],j721s2_dev_gtc0:[150,151,155,163],j721s2_dev_i2c0:[150,151,155,163],j721s2_dev_i2c1:[150,151,155,163],j721s2_dev_i2c2:[150,151,155,163],j721s2_dev_i2c3:[150,151,155,163],j721s2_dev_i2c4:[150,151,155,163],j721s2_dev_i2c5:[150,151,155,163],j721s2_dev_i2c6:[150,151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0:[151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[151,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,151,155,163],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[151,163],j721s2_dev_j7am_32_64_atb_funnel0:[150,151,163],j721s2_dev_j7am_32_64_atb_funnel1:[150,151,163],j721s2_dev_j7am_32_64_atb_funnel2:[150,151,163],j721s2_dev_j7am_bolt_pgd0:[150,151,163],j721s2_dev_j7am_hwa_atb_funnel0:[150,151,163],j721s2_dev_j7am_main_16ff0:[150,151,163],j721s2_dev_j7am_pulsar_atb_funnel0:[150,151,163],j721s2_dev_led0:[150,151,163],j721s2_dev_main2mcu_lvl_intrtr0:[150,151,155,161,163],j721s2_dev_main2mcu_pls_intrtr0:[150,151,155,161,163],j721s2_dev_main2wkupmcu_vd:[151,163],j721s2_dev_mcan0:[150,151,155,163],j721s2_dev_mcan10:[150,151,155,163],j721s2_dev_mcan11:[150,151,155,163],j721s2_dev_mcan12:[150,151,155,163],j721s2_dev_mcan13:[150,151,155,163],j721s2_dev_mcan14:[150,151,155,163],j721s2_dev_mcan15:[150,151,155,163],j721s2_dev_mcan16:[150,151,155,163],j721s2_dev_mcan17:[150,151,155,163],j721s2_dev_mcan1:[150,151,155,163],j721s2_dev_mcan2:[150,151,155,163],j721s2_dev_mcan3:[150,151,155,163],j721s2_dev_mcan4:[150,151,155,163],j721s2_dev_mcan5:[150,151,155,163],j721s2_dev_mcan6:[150,151,155,163],j721s2_dev_mcan7:[150,151,155,163],j721s2_dev_mcan8:[150,151,155,163],j721s2_dev_mcan9:[150,151,155,163],j721s2_dev_mcasp0:[150,151,155,163],j721s2_dev_mcasp1:[150,151,155,163],j721s2_dev_mcasp2:[150,151,155,163],j721s2_dev_mcasp3:[150,151,155,163],j721s2_dev_mcasp4:[150,151,155,163],j721s2_dev_mcspi0:[150,151,155,163],j721s2_dev_mcspi1:[150,151,155,163],j721s2_dev_mcspi2:[150,151,155,163],j721s2_dev_mcspi3:[150,151,155,163],j721s2_dev_mcspi4:[150,151,155,163],j721s2_dev_mcspi5:[150,151,155,163],j721s2_dev_mcspi6:[150,151,155,163],j721s2_dev_mcspi7:[150,151,155,163],j721s2_dev_mcu_adc12fc_16ffc0:[150,151,163],j721s2_dev_mcu_adc12fc_16ffc1:[150,151,163],j721s2_dev_mcu_cpsw0:[150,151,155,163],j721s2_dev_mcu_cpt2_aggr0:[150,151,163],j721s2_dev_mcu_dcc0:[150,151,163],j721s2_dev_mcu_dcc1:[150,151,163],j721s2_dev_mcu_dcc2:[150,151,163],j721s2_dev_mcu_esm0:[150,151,163],j721s2_dev_mcu_fss0:[151,163],j721s2_dev_mcu_fss0_fsas_0:[150,151,163],j721s2_dev_mcu_fss0_hyperbus1p0_0:[150,151,163],j721s2_dev_mcu_fss0_ospi_0:[150,151,163],j721s2_dev_mcu_fss0_ospi_1:[150,151,163],j721s2_dev_mcu_i2c0:[150,151,163],j721s2_dev_mcu_i2c1:[150,151,163],j721s2_dev_mcu_i3c0:[150,151,163],j721s2_dev_mcu_i3c1:[150,151,163],j721s2_dev_mcu_mcan0:[150,151,163],j721s2_dev_mcu_mcan1:[150,151,163],j721s2_dev_mcu_mcspi0:[150,151,163],j721s2_dev_mcu_mcspi1:[150,151,163],j721s2_dev_mcu_mcspi2:[150,151,163],j721s2_dev_mcu_navss0:[151,159,163],j721s2_dev_mcu_navss0_intr_router_0:[150,151,155,161,163],j721s2_dev_mcu_navss0_mcrc_0:[150,151,155,163],j721s2_dev_mcu_navss0_modss:[150,151,163],j721s2_dev_mcu_navss0_proxy0:[150,151,158,161,163],j721s2_dev_mcu_navss0_ringacc0:[150,151,155,160,161,163],j721s2_dev_mcu_navss0_udmap_0:[150,151,152,155,161,163],j721s2_dev_mcu_navss0_udmass:[150,151,163],j721s2_dev_mcu_navss0_udmass_inta_0:[150,151,155,161,163],j721s2_dev_mcu_pbist0:[150,151,163],j721s2_dev_mcu_pbist1:[150,151,163],j721s2_dev_mcu_pbist2:[150,151,163],j721s2_dev_mcu_r5fss0:[151,163],j721s2_dev_mcu_r5fss0_core0:[150,151,155,163],j721s2_dev_mcu_r5fss0_core1:[150,151,155,163],j721s2_dev_mcu_rti0:[150,151,163],j721s2_dev_mcu_rti1:[150,151,163],j721s2_dev_mcu_timer0:[150,151,163],j721s2_dev_mcu_timer1:[150,151,163],j721s2_dev_mcu_timer2:[150,151,163],j721s2_dev_mcu_timer3:[150,151,163],j721s2_dev_mcu_timer4:[150,151,163],j721s2_dev_mcu_timer5:[150,151,163],j721s2_dev_mcu_timer6:[150,151,163],j721s2_dev_mcu_timer7:[150,151,163],j721s2_dev_mcu_timer8:[150,151,163],j721s2_dev_mcu_timer9:[150,151,163],j721s2_dev_mcu_uart0:[150,151,163],j721s2_dev_mmcsd0:[150,151,155,163],j721s2_dev_mmcsd1:[150,151,155,163],j721s2_dev_navss0:[150,151,155,159,163],j721s2_dev_navss0_bcdma_0:[150,151,152,160,161,163],j721s2_dev_navss0_cpts_0:[150,151,155,163],j721s2_dev_navss0_intr_0:[150,151,155,161,163],j721s2_dev_navss0_mailbox1_0:[150,151,155,163],j721s2_dev_navss0_mailbox1_10:[150,151,155,163],j721s2_dev_navss0_mailbox1_11:[150,151,155,163],j721s2_dev_navss0_mailbox1_1:[150,151,155,163],j721s2_dev_navss0_mailbox1_2:[150,151,155,163],j721s2_dev_navss0_mailbox1_3:[150,151,155,163],j721s2_dev_navss0_mailbox1_4:[150,151,155,163],j721s2_dev_navss0_mailbox1_5:[150,151,155,163],j721s2_dev_navss0_mailbox1_6:[150,151,155,163],j721s2_dev_navss0_mailbox1_7:[150,151,155,163],j721s2_dev_navss0_mailbox1_8:[150,151,155,163],j721s2_dev_navss0_mailbox1_9:[150,151,155,163],j721s2_dev_navss0_mailbox_0:[150,151,155,163],j721s2_dev_navss0_mailbox_10:[150,151,155,163],j721s2_dev_navss0_mailbox_11:[150,151,155,163],j721s2_dev_navss0_mailbox_1:[150,151,155,163],j721s2_dev_navss0_mailbox_2:[150,151,155,163],j721s2_dev_navss0_mailbox_3:[150,151,155,163],j721s2_dev_navss0_mailbox_4:[150,151,155,163],j721s2_dev_navss0_mailbox_5:[150,151,155,163],j721s2_dev_navss0_mailbox_6:[150,151,155,163],j721s2_dev_navss0_mailbox_7:[150,151,155,163],j721s2_dev_navss0_mailbox_8:[150,151,155,163],j721s2_dev_navss0_mailbox_9:[150,151,155,163],j721s2_dev_navss0_mcrc_0:[150,151,155,163],j721s2_dev_navss0_modss:[150,151,163],j721s2_dev_navss0_modss_inta_0:[150,151,155,161,163],j721s2_dev_navss0_modss_inta_1:[150,151,155,161,163],j721s2_dev_navss0_proxy_0:[150,151,158,161,163],j721s2_dev_navss0_pvu_0:[150,151,155,163],j721s2_dev_navss0_pvu_1:[150,151,155,163],j721s2_dev_navss0_ringacc_0:[150,151,155,160,161,163],j721s2_dev_navss0_spinlock_0:[150,151,163],j721s2_dev_navss0_timermgr_0:[150,151,163],j721s2_dev_navss0_timermgr_1:[150,151,163],j721s2_dev_navss0_udmap_0:[150,151,152,155,161,163],j721s2_dev_navss0_udmass:[150,151,163],j721s2_dev_navss0_udmass_inta_0:[150,151,155,161,163],j721s2_dev_navss0_virtss:[150,151,163],j721s2_dev_pbist0:[150,151,163],j721s2_dev_pbist10:[150,151,163],j721s2_dev_pbist11:[150,151,163],j721s2_dev_pbist1:[150,151,163],j721s2_dev_pbist2:[150,151,163],j721s2_dev_pbist3:[150,151,163],j721s2_dev_pbist4:[150,151,163],j721s2_dev_pbist5:[150,151,163],j721s2_dev_pbist7:[151,163],j721s2_dev_pbist8:[151,163],j721s2_dev_pcie1:[150,151,155,163],j721s2_dev_psc0:[150,151,163],j721s2_dev_r5fss0:[151,163],j721s2_dev_r5fss0_core0:[150,151,155,163],j721s2_dev_r5fss0_core1:[150,151,155,163],j721s2_dev_r5fss1:[151,163],j721s2_dev_r5fss1_core0:[150,151,155,163],j721s2_dev_r5fss1_core1:[150,151,155,163],j721s2_dev_rti0:[150,151,163],j721s2_dev_rti15:[150,151,163],j721s2_dev_rti16:[150,151,163],j721s2_dev_rti17:[150,151,163],j721s2_dev_rti1:[150,151,163],j721s2_dev_rti28:[150,151,163],j721s2_dev_rti29:[150,151,163],j721s2_dev_rti30:[150,151,163],j721s2_dev_rti31:[150,151,163],j721s2_dev_sa2_cpsw_psilss0:[150,151,163,202],j721s2_dev_sa2_ul0:[150,151,155,163,202],j721s2_dev_serdes_10g0:[150,151,163],j721s2_dev_stm0:[150,151,163],j721s2_dev_timer0:[150,151,155,163],j721s2_dev_timer10:[150,151,155,163],j721s2_dev_timer11:[150,151,155,163],j721s2_dev_timer12:[150,151,155,163],j721s2_dev_timer13:[150,151,155,163],j721s2_dev_timer14:[150,151,155,163],j721s2_dev_timer15:[150,151,155,163],j721s2_dev_timer16:[150,151,155,163],j721s2_dev_timer17:[150,151,155,163],j721s2_dev_timer18:[150,151,155,163],j721s2_dev_timer19:[150,151,155,163],j721s2_dev_timer1:[150,151,155,163],j721s2_dev_timer2:[150,151,155,163],j721s2_dev_timer3:[150,151,155,163],j721s2_dev_timer4:[150,151,155,163],j721s2_dev_timer5:[150,151,155,163],j721s2_dev_timer6:[150,151,155,163],j721s2_dev_timer7:[150,151,155,163],j721s2_dev_timer8:[150,151,155,163],j721s2_dev_timer9:[150,151,155,163],j721s2_dev_timesync_intrtr0:[150,151,155,161,163],j721s2_dev_uart0:[150,151,155,163],j721s2_dev_uart1:[150,151,155,163],j721s2_dev_uart2:[150,151,155,163],j721s2_dev_uart3:[150,151,155,163],j721s2_dev_uart4:[150,151,155,163],j721s2_dev_uart5:[150,151,155,163],j721s2_dev_uart6:[150,151,155,163],j721s2_dev_uart7:[150,151,155,163],j721s2_dev_uart8:[150,151,155,163],j721s2_dev_uart9:[150,151,155,163],j721s2_dev_usb0:[150,151,155,163],j721s2_dev_vpac0:[150,151,155,163],j721s2_dev_vusr_dual0:[150,151,155,163],j721s2_dev_wkup_ddpa0:[150,151,163],j721s2_dev_wkup_esm0:[150,151,155,163],j721s2_dev_wkup_gpio0:[150,151,155,163],j721s2_dev_wkup_gpio1:[150,151,155,163],j721s2_dev_wkup_gpiomux_intrtr0:[150,151,155,161,163],j721s2_dev_wkup_hsm0:[150,151,155,163],j721s2_dev_wkup_i2c0:[150,151,163],j721s2_dev_wkup_j7am_wakeup_16ff0:[150,151,163],j721s2_dev_wkup_porz_sync0:[150,151,163],j721s2_dev_wkup_psc0:[150,151,163],j721s2_dev_wkup_sms0:[151,163],j721s2_dev_wkup_uart0:[150,151,163],j721s2_dev_wkup_vtm0:[150,151,163],j721s2_dev_wkupmcu2main_vd:[151,163],j722:206,j722s_dev_a53_rs_bw_limiter0:[164,165,177],j722s_dev_a53_ws_bw_limiter1:[164,165,177],j722s_dev_a53ss0:[164,165,177],j722s_dev_a53ss0_core_0:[164,165,177],j722s_dev_a53ss0_core_1:[164,165,177],j722s_dev_a53ss0_core_2:[164,165,177],j722s_dev_a53ss0_core_3:[164,165,177],j722s_dev_atl0:[164,165,177],j722s_dev_board0:[164,165,177],j722s_dev_c7x256v0:[165,177],j722s_dev_c7x256v0_c7xv_core_0:[164,165,177],j722s_dev_c7x256v0_clec:[165,169,177],j722s_dev_c7x256v0_clk:[164,165,177],j722s_dev_c7x256v0_core0:[164,165,177],j722s_dev_c7x256v0_debug:[165,177],j722s_dev_c7x256v0_gicss:[165,177],j722s_dev_c7x256v0_pbist:[165,177],j722s_dev_c7x256v1:[165,177],j722s_dev_c7x256v1_c7xv_core_0:[164,165,177],j722s_dev_c7x256v1_clec:[165,169,177],j722s_dev_c7x256v1_clk:[164,165,177],j722s_dev_c7x256v1_core0:[164,165,177],j722s_dev_c7x256v1_debug:[165,177],j722s_dev_c7x256v1_gicss:[165,177],j722s_dev_c7x256v1_pbist:[165,177],j722s_dev_c7xv_rsws_bs_limiter11:[164,165,177],j722s_dev_c7xv_rsws_bs_limiter6:[164,165,177],j722s_dev_clk_32k_rc_sel_dev_vd:[164,165,177],j722s_dev_codec0:[164,165,177],j722s_dev_codec_rs_bw_limiter2:[164,165,177],j722s_dev_codec_ws_bw_limiter3:[164,165,177],j722s_dev_compute_cluster0:[165,177],j722s_dev_compute_cluster0_clkdiv_0:[164,165,177],j722s_dev_compute_cluster0_pbist_0:[164,165,177],j722s_dev_cpsw0:[164,165,169,177],j722s_dev_cpt2_aggr0:[164,165,177],j722s_dev_cpt2_aggr1:[164,165,177],j722s_dev_csi_rx_if0:[164,165,177],j722s_dev_csi_rx_if1:[164,165,177],j722s_dev_csi_rx_if2:[164,165,177],j722s_dev_csi_rx_if3:[164,165,177],j722s_dev_csi_tx_if0:[164,165,177],j722s_dev_cti0:[164,165,177],j722s_dev_cti1:[164,165,177],j722s_dev_dbgsuspendrouter0:[164,165,177],j722s_dev_dcc0:[164,165,177],j722s_dev_dcc1:[164,165,177],j722s_dev_dcc2:[164,165,177],j722s_dev_dcc3:[164,165,177],j722s_dev_dcc4:[164,165,177],j722s_dev_dcc5:[164,165,177],j722s_dev_dcc6:[164,165,177],j722s_dev_dcc7:[164,165,177],j722s_dev_dcc8:[164,165,177],j722s_dev_ddpa0:[164,165,177],j722s_dev_ddr32ss0:[164,165,177],j722s_dev_debugss0:[164,165,177],j722s_dev_debugss_wrap0:[164,165,177],j722s_dev_dmass0:[165,173,177],j722s_dev_dmass0_bcdma_0:[164,165,166,174,175,177],j722s_dev_dmass0_cbass_0:[164,165,177],j722s_dev_dmass0_intaggr_0:[164,165,169,175,177],j722s_dev_dmass0_ipcss_0:[164,165,177],j722s_dev_dmass0_pktdma_0:[164,165,166,174,175,177],j722s_dev_dmass0_ringacc_0:[164,165,169,174,175],j722s_dev_dmass1:[165,173,177],j722s_dev_dmass1_bcdma_0:[164,165,166,174,175,177],j722s_dev_dmass1_intaggr_0:[164,165,169,175,177],j722s_dev_dmpac0:[164,165,169,177],j722s_dev_dphy_rx0:[164,165,177],j722s_dev_dphy_rx1:[164,165,177],j722s_dev_dphy_rx2:[164,165,177],j722s_dev_dphy_rx3:[164,165,177],j722s_dev_dphy_tx0:[164,165,177],j722s_dev_dss0:[164,165,177],j722s_dev_dss1:[164,165,177],j722s_dev_dss1_dpi0_pllsel_dev_vd:[164,165,177],j722s_dev_dss1_dpi1_pllsel_dev_vd:[164,165,177],j722s_dev_dss_dsi0:[164,165,177],j722s_dev_ecap0:[164,165,177],j722s_dev_ecap1:[164,165,177],j722s_dev_ecap2:[164,165,177],j722s_dev_elm0:[164,165,177],j722s_dev_epwm0:[164,165,169,177],j722s_dev_epwm1:[164,165,177],j722s_dev_epwm2:[164,165,177],j722s_dev_eqep0:[164,165,177],j722s_dev_eqep1:[164,165,177],j722s_dev_eqep2:[164,165,177],j722s_dev_esm0:[164,165,177],j722s_dev_fss0:[165,177],j722s_dev_fss0_fsas_0:[164,165,177],j722s_dev_fss0_ospi_0:[164,165,177],j722s_dev_gicss0:[164,165,169,177],j722s_dev_gpio0:[164,165,169,177],j722s_dev_gpio1:[164,165,169,177],j722s_dev_gpmc0:[164,165,177],j722s_dev_gpu0:[164,165,177],j722s_dev_gpu0_core_vd:[165,177],j722s_dev_gpu_rs_bw_limiter9:[164,165,177],j722s_dev_gpu_ws_bw_limiter10:[164,165,177],j722s_dev_hsm0:[164,165,169,177],j722s_dev_i2c0:[164,165,177],j722s_dev_i2c1:[164,165,177],j722s_dev_i2c2:[164,165,177],j722s_dev_i2c3:[164,165,177],j722s_dev_i2c4:[164,165,169,177],j722s_dev_jpgenc0:[164,165,177],j722s_dev_jpgenc_rs_bw_limiter4:[164,165,177],j722s_dev_jpgenc_ws_bw_limiter5:[164,165,177],j722s_dev_led0:[164,165,177],j722s_dev_mailbox0:[165,177],j722s_dev_main2mcu_vd:[165,177],j722s_dev_main_emif_cfg_iso_vd:[165,177],j722s_dev_main_emif_data_iso_vd:[165,177],j722s_dev_main_gpiomux_introuter0:[164,165,169,175,177],j722s_dev_main_usb0_iso_vd:[165,177],j722s_dev_main_usb2_iso_vd:[165,177],j722s_dev_mcan0:[164,165,177],j722s_dev_mcan1:[164,165,177],j722s_dev_mcasp0:[164,165,177],j722s_dev_mcasp1:[164,165,177],j722s_dev_mcasp2:[164,165,177],j722s_dev_mcasp3:[164,165,169,177],j722s_dev_mcasp4:[164,165,169,177],j722s_dev_mcrc64_0:[164,165,177],j722s_dev_mcspi0:[164,165,177],j722s_dev_mcspi1:[164,165,177],j722s_dev_mcspi2:[164,165,177],j722s_dev_mcu_cpt2_aggr0:[164,165,177],j722s_dev_mcu_dcc0:[164,165,177],j722s_dev_mcu_dcc1:[164,165,177],j722s_dev_mcu_gpio0:[164,165,169,177],j722s_dev_mcu_i2c0:[164,165,177],j722s_dev_mcu_mcan0:[164,165,177],j722s_dev_mcu_mcan1:[164,165,177],j722s_dev_mcu_mcrc64_0:[164,165,177],j722s_dev_mcu_mcspi0:[164,165,177],j722s_dev_mcu_mcspi1:[164,165,177],j722s_dev_mcu_mcu_16ff0:[164,165,177],j722s_dev_mcu_obsclk_mux_sel_dev_vd:[164,165,177],j722s_dev_mcu_pbist0:[164,165,177],j722s_dev_mcu_r5fss0:[165,177],j722s_dev_mcu_r5fss0_core0:[164,165,169,177],j722s_dev_mcu_rti0:[164,165,177],j722s_dev_mcu_timer0:[164,165,169,177],j722s_dev_mcu_timer1:[164,165,169,177],j722s_dev_mcu_timer1_clksel_vd:[164,165,177],j722s_dev_mcu_timer2:[164,165,169,177],j722s_dev_mcu_timer3:[164,165,169,177],j722s_dev_mcu_timer3_clksel_vd:[164,165,177],j722s_dev_mcu_uart0:[164,165,177],j722s_dev_mmcsd0:[164,165,177],j722s_dev_mmcsd1:[164,165,177],j722s_dev_mmcsd2:[164,165,177],j722s_dev_msram8kx256e0:[164,165,177],j722s_dev_obsclk0_mux_sel_dev_vd:[164,165,177],j722s_dev_oldi0_vd:[165,177],j722s_dev_oldi1_vd:[165,177],j722s_dev_oldi_tx_core0:[164,165,177],j722s_dev_oldi_tx_core1:[164,165,177],j722s_dev_pbist0:[164,165,177],j722s_dev_pbist1:[164,165,177],j722s_dev_pbist2:[164,165,177],j722s_dev_pbist3:[164,165,177],j722s_dev_pcie0:[164,165,169,177],j722s_dev_psc0:[164,165,177],j722s_dev_psc0_fw_0:[164,165,177],j722s_dev_pscss0:[165,177],j722s_dev_r5fss0:[165,177],j722s_dev_r5fss0_core0:[164,165,169,177],j722s_dev_r5fss0_ss0:[165,177],j722s_dev_rti0:[164,165,177],j722s_dev_rti15:[164,165,177],j722s_dev_rti1:[164,165,177],j722s_dev_rti2:[164,165,177],j722s_dev_rti3:[164,165,177],j722s_dev_rti4:[164,165,177],j722s_dev_rti5:[164,165,177],j722s_dev_rti8:[164,165,177],j722s_dev_serdes_10g0:[164,165,177],j722s_dev_serdes_10g1:[164,165,177],j722s_dev_sms0:[165,177],j722s_dev_spinlock0:[164,165,177],j722s_dev_stm0:[164,165,177],j722s_dev_timer0:[164,165,169,177],j722s_dev_timer1:[164,165,169,177],j722s_dev_timer1_clksel_vd:[164,165,177],j722s_dev_timer2:[164,165,169,177],j722s_dev_timer3:[164,165,169,177],j722s_dev_timer3_clksel_vd:[164,165,177],j722s_dev_timer4:[164,165,169,177],j722s_dev_timer5:[164,165,169,177],j722s_dev_timer5_clksel_vd:[164,165,177],j722s_dev_timer6:[164,165,169,177],j722s_dev_timer7:[164,165,169,177],j722s_dev_timer7_clksel_vd:[164,165,177],j722s_dev_timesync_event_introuter0:[164,165,169,175,177],j722s_dev_uart0:[164,165,177],j722s_dev_uart1:[164,165,177],j722s_dev_uart2:[164,165,177],j722s_dev_uart3:[164,165,177],j722s_dev_uart4:[164,165,177],j722s_dev_uart5:[164,165,177],j722s_dev_uart6:[164,165,177],j722s_dev_usb0:[164,165,177],j722s_dev_usb1:[164,165,177],j722s_dev_vpac0:[164,165,177],j722s_dev_vpac_rsws_bw_limiter7:[164,165,177],j722s_dev_vpac_rsws_bw_limiter8:[164,165,177],j722s_dev_wkup_clkout_sel_dev_vd:[164,165,177],j722s_dev_wkup_deepsleep_sources0:[164,165,177],j722s_dev_wkup_esm0:[164,165,169,177],j722s_dev_wkup_gtc0:[164,165,169,177],j722s_dev_wkup_i2c0:[164,165,177],j722s_dev_wkup_mcu_gpiomux_introuter0:[164,165,169,175,177],j722s_dev_wkup_pbist0:[164,165,177],j722s_dev_wkup_pbist1:[165,177],j722s_dev_wkup_psc0:[164,165,177],j722s_dev_wkup_r5fss0:[165,177],j722s_dev_wkup_r5fss0_core0:[164,165,169,177],j722s_dev_wkup_r5fss0_ss0:[165,177],j722s_dev_wkup_rtcss0:[164,165,177],j722s_dev_wkup_rti0:[164,165,177],j722s_dev_wkup_timer0:[164,165,169,177],j722s_dev_wkup_timer1:[164,165,169,177],j722s_dev_wkup_timer1_clksel_vd:[164,165,177],j722s_dev_wkup_uart0:[164,165,177],j722s_dev_wkup_vtm0:[164,165,177],j784s2:14,j784s4:[16,32,196,202,206],j784s4_dev_a72ss0:[178,179,191],j784s4_dev_a72ss0_core0:[178,179,191],j784s4_dev_a72ss0_core1:[178,179,191],j784s4_dev_a72ss0_core2:[178,179,191],j784s4_dev_a72ss0_core3:[178,179,191],j784s4_dev_a72ss1:[178,179,191],j784s4_dev_a72ss1_core0:[178,179,191],j784s4_dev_a72ss1_core1:[178,179,191],j784s4_dev_a72ss1_core2:[178,179,191],j784s4_dev_a72ss1_core3:[178,179,191],j784s4_dev_acspcie_buffer0:[178,179,191],j784s4_dev_acspcie_buffer1:[178,179,191],j784s4_dev_aggr_atb0:[178,179,191],j784s4_dev_atl0:[178,179,191],j784s4_dev_board0:[178,179,191],j784s4_dev_c71x_0_pbist_vd:[179,191],j784s4_dev_c71x_1_pbist_vd:[179,191],j784s4_dev_cmpevent_intrtr0:[178,179,183,189,191],j784s4_dev_codec0:[178,179,183,191],j784s4_dev_codec1:[178,179,183,191],j784s4_dev_compute_cluster0:[179,191],j784s4_dev_compute_cluster0_ac71_4_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_ac71_5_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_ac71_6_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_ac71_7_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_1:[179,191],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_1:[179,191],j784s4_dev_compute_cluster0_aw4_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_aw5_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_aw6_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_aw7_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_compute_cluster0_c71ss0:[178,179,191],j784s4_dev_compute_cluster0_c71ss0_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss0_mma_0:[179,191],j784s4_dev_compute_cluster0_c71ss1:[178,179,191],j784s4_dev_compute_cluster0_c71ss1_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss1_mma_0:[179,191],j784s4_dev_compute_cluster0_c71ss2:[178,179,191],j784s4_dev_compute_cluster0_c71ss2_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss2_mma_0:[179,191],j784s4_dev_compute_cluster0_c71ss3:[178,179,191],j784s4_dev_compute_cluster0_c71ss3_core0:[178,179,191],j784s4_dev_compute_cluster0_c71ss3_mma_0:[179,191],j784s4_dev_compute_cluster0_cfg_wrap_0:[179,191],j784s4_dev_compute_cluster0_clec:[179,183,191],j784s4_dev_compute_cluster0_core_cor:[178,179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_0:[179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_1:[179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_2:[179,191],j784s4_dev_compute_cluster0_ddr32ss_emif_3:[179,191],j784s4_dev_compute_cluster0_debug_wrap_0:[178,179,191],j784s4_dev_compute_cluster0_divh2_divh_0:[179,191],j784s4_dev_compute_cluster0_divh2_divh_1:[179,191],j784s4_dev_compute_cluster0_divh4_divh_0:[179,191],j784s4_dev_compute_cluster0_divp_tft_0:[179,191],j784s4_dev_compute_cluster0_divp_tft_1:[179,191],j784s4_dev_compute_cluster0_dmsc_wrap_0:[179,191],j784s4_dev_compute_cluster0_dru0:[179,191],j784s4_dev_compute_cluster0_dru4:[179,191],j784s4_dev_compute_cluster0_dru5:[179,191],j784s4_dev_compute_cluster0_dru6:[179,191],j784s4_dev_compute_cluster0_dru7:[179,191],j784s4_dev_compute_cluster0_en_msmc_domain_0:[179,191],j784s4_dev_compute_cluster0_gic500ss:[178,179,183,191],j784s4_dev_compute_cluster0_msmc2_wrap_0:[179,191],j784s4_dev_compute_cluster0_msmc_dft_embed_pbist_0:[179,191],j784s4_dev_cpsw1:[178,179,183,191],j784s4_dev_cpsw_9xuss_j7am0:[178,179,183,191],j784s4_dev_cpt2_aggr0:[178,179,191],j784s4_dev_cpt2_aggr1:[178,179,191],j784s4_dev_cpt2_aggr2:[178,179,191],j784s4_dev_cpt2_aggr3:[178,179,191],j784s4_dev_cpt2_aggr4:[178,179,191],j784s4_dev_cpt2_aggr5:[178,179,191],j784s4_dev_csi_psilss0:[178,179,191],j784s4_dev_csi_rx_if0:[178,179,183,191],j784s4_dev_csi_rx_if1:[178,179,183,191],j784s4_dev_csi_rx_if2:[178,179,183,191],j784s4_dev_csi_tx_if0:[178,179,183,191],j784s4_dev_csi_tx_if1:[178,179,183,191],j784s4_dev_dcc0:[178,179,183,191],j784s4_dev_dcc1:[178,179,183,191],j784s4_dev_dcc2:[178,179,183,191],j784s4_dev_dcc3:[178,179,183,191],j784s4_dev_dcc4:[178,179,183,191],j784s4_dev_dcc5:[178,179,183,191],j784s4_dev_dcc6:[178,179,183,191],j784s4_dev_dcc7:[178,179,183,191],j784s4_dev_dcc8:[178,179,183,191],j784s4_dev_dcc9:[178,179,183,191],j784s4_dev_ddr0:[178,179,183,191],j784s4_dev_ddr1:[178,179,183,191],j784s4_dev_ddr2:[178,179,183,191],j784s4_dev_ddr3:[178,179,183,191],j784s4_dev_debugss_wrap0:[178,179,191],j784s4_dev_debugsuspendrtr0:[178,179,191],j784s4_dev_dmpac0:[178,179,191],j784s4_dev_dmpac0_ctset_0:[179,191],j784s4_dev_dmpac0_intd_0:[179,183,191],j784s4_dev_dmpac0_sde_0:[178,179,191],j784s4_dev_dmpac0_utc_0:[178,179,191],j784s4_dev_dmpac_vpac_psilss0:[178,179,191],j784s4_dev_dphy_rx0:[178,179,191],j784s4_dev_dphy_rx1:[178,179,191],j784s4_dev_dphy_rx2:[178,179,191],j784s4_dev_dphy_tx0:[178,179,191],j784s4_dev_dphy_tx1:[178,179,191],j784s4_dev_dss0:[178,179,183,191],j784s4_dev_dss_dsi0:[178,179,183,191],j784s4_dev_dss_dsi1:[178,179,183,191],j784s4_dev_dss_edp0:[178,179,183,191],j784s4_dev_ecap0:[178,179,183,191],j784s4_dev_ecap1:[178,179,183,191],j784s4_dev_ecap2:[178,179,183,191],j784s4_dev_elm0:[178,179,183,191],j784s4_dev_emif_data_0_vd:[179,191],j784s4_dev_emif_data_1_vd:[179,191],j784s4_dev_emif_data_2_vd:[179,191],j784s4_dev_emif_data_3_vd:[179,191],j784s4_dev_epwm0:[178,179,183,191],j784s4_dev_epwm1:[178,179,183,191],j784s4_dev_epwm2:[178,179,183,191],j784s4_dev_epwm3:[178,179,183,191],j784s4_dev_epwm4:[178,179,183,191],j784s4_dev_epwm5:[178,179,183,191],j784s4_dev_eqep0:[178,179,183,191],j784s4_dev_eqep1:[178,179,183,191],j784s4_dev_eqep2:[178,179,183,191],j784s4_dev_esm0:[178,179,183,191],j784s4_dev_ffi_main_ac_cbass_vd:[179,191],j784s4_dev_ffi_main_ac_qm_cbass_vd:[179,191],j784s4_dev_ffi_main_hc_cbass_vd:[179,191],j784s4_dev_ffi_main_infra_cbass_vd:[179,191],j784s4_dev_ffi_main_ip_cbass_vd:[179,191],j784s4_dev_ffi_main_rc_cbass_vd:[179,191],j784s4_dev_gpio0:[178,179,183,191],j784s4_dev_gpio2:[178,179,183,191],j784s4_dev_gpio4:[178,179,183,191],j784s4_dev_gpio6:[178,179,183,191],j784s4_dev_gpiomux_intrtr0:[178,179,183,189,191],j784s4_dev_gpmc0:[178,179,183,191],j784s4_dev_gtc0:[178,179,183,191],j784s4_dev_i2c0:[178,179,183,191],j784s4_dev_i2c1:[178,179,183,191],j784s4_dev_i2c2:[178,179,183,191],j784s4_dev_i2c3:[178,179,183,191],j784s4_dev_i2c4:[178,179,183,191],j784s4_dev_i2c5:[178,179,183,191],j784s4_dev_i2c6:[178,179,183,191],j784s4_dev_j7aep_gpu_bxs464_wrap0:[179,183,191],j784s4_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[179,191],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[178,179,183,191],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[179,191],j784s4_dev_j7am_32_64_atb_funnel0:[178,179,191],j784s4_dev_j7am_32_64_atb_funnel1:[178,179,191],j784s4_dev_j7am_32_64_atb_funnel2:[178,179,191],j784s4_dev_j7am_bolt_pgd0:[178,179,191],j784s4_dev_j7am_bolt_psc_wrap0:[178,179,191],j784s4_dev_j7am_hwa_atb_funnel0:[178,179,191],j784s4_dev_j7am_main_16ff0:[178,179,191],j784s4_dev_j7am_pulsar_atb_funnel0:[178,179,191],j784s4_dev_led0:[178,179,191],j784s4_dev_main2mcu_lvl_intrtr0:[178,179,183,189,191],j784s4_dev_main2mcu_pls_intrtr0:[178,179,183,189,191],j784s4_dev_main2wkupmcu_vd:[179,191],j784s4_dev_mcan0:[178,179,183,191],j784s4_dev_mcan10:[178,179,183,191],j784s4_dev_mcan11:[178,179,183,191],j784s4_dev_mcan12:[178,179,183,191],j784s4_dev_mcan13:[178,179,183,191],j784s4_dev_mcan14:[178,179,183,191],j784s4_dev_mcan15:[178,179,183,191],j784s4_dev_mcan16:[178,179,183,191],j784s4_dev_mcan17:[178,179,183,191],j784s4_dev_mcan1:[178,179,183,191],j784s4_dev_mcan2:[178,179,183,191],j784s4_dev_mcan3:[178,179,183,191],j784s4_dev_mcan4:[178,179,183,191],j784s4_dev_mcan5:[178,179,183,191],j784s4_dev_mcan6:[178,179,183,191],j784s4_dev_mcan7:[178,179,183,191],j784s4_dev_mcan8:[178,179,183,191],j784s4_dev_mcan9:[178,179,183,191],j784s4_dev_mcasp0:[178,179,183,191],j784s4_dev_mcasp1:[178,179,183,191],j784s4_dev_mcasp2:[178,179,183,191],j784s4_dev_mcasp3:[178,179,183,191],j784s4_dev_mcasp4:[178,179,183,191],j784s4_dev_mcspi0:[178,179,183,191],j784s4_dev_mcspi1:[178,179,183,191],j784s4_dev_mcspi2:[178,179,183,191],j784s4_dev_mcspi3:[178,179,183,191],j784s4_dev_mcspi4:[178,179,183,191],j784s4_dev_mcspi5:[178,179,183,191],j784s4_dev_mcspi6:[178,179,183,191],j784s4_dev_mcspi7:[178,179,183,191],j784s4_dev_mcu_adc12fc_16ffc0:[178,179,191],j784s4_dev_mcu_adc12fc_16ffc1:[178,179,191],j784s4_dev_mcu_cpsw0:[178,179,183,191],j784s4_dev_mcu_cpt2_aggr0:[178,179,191],j784s4_dev_mcu_dcc0:[178,179,191],j784s4_dev_mcu_dcc1:[178,179,191],j784s4_dev_mcu_dcc2:[178,179,191],j784s4_dev_mcu_esm0:[178,179,191],j784s4_dev_mcu_fss0:[179,191],j784s4_dev_mcu_fss0_fsas_0:[178,179,191],j784s4_dev_mcu_fss0_hyperbus1p0_0:[178,179,191],j784s4_dev_mcu_fss0_ospi_0:[178,179,191],j784s4_dev_mcu_fss0_ospi_1:[178,179,191],j784s4_dev_mcu_i2c0:[178,179,191],j784s4_dev_mcu_i2c1:[178,179,191],j784s4_dev_mcu_i3c0:[178,179,191],j784s4_dev_mcu_i3c1:[178,179,191],j784s4_dev_mcu_mcan0:[178,179,191],j784s4_dev_mcu_mcan1:[178,179,191],j784s4_dev_mcu_mcspi0:[178,179,191],j784s4_dev_mcu_mcspi1:[178,179,191],j784s4_dev_mcu_mcspi2:[178,179,191],j784s4_dev_mcu_navss0:[179,187,191],j784s4_dev_mcu_navss0_intr_router_0:[178,179,183,189,191],j784s4_dev_mcu_navss0_mcrc_0:[178,179,183,191],j784s4_dev_mcu_navss0_modss:[178,179,191],j784s4_dev_mcu_navss0_proxy0:[178,179,186,189,191],j784s4_dev_mcu_navss0_ringacc0:[178,179,183,188,189,191],j784s4_dev_mcu_navss0_udmap_0:[178,179,180,183,189,191],j784s4_dev_mcu_navss0_udmass:[178,179,191],j784s4_dev_mcu_navss0_udmass_inta_0:[178,179,183,189,191],j784s4_dev_mcu_pbist0:[178,179,191],j784s4_dev_mcu_pbist1:[178,179,191],j784s4_dev_mcu_pbist2:[178,179,191],j784s4_dev_mcu_r5fss0:[179,191],j784s4_dev_mcu_r5fss0_core0:[178,179,183,191],j784s4_dev_mcu_r5fss0_core1:[178,179,183,191],j784s4_dev_mcu_rti0:[178,179,191],j784s4_dev_mcu_rti1:[178,179,191],j784s4_dev_mcu_timer0:[178,179,191],j784s4_dev_mcu_timer1:[178,179,191],j784s4_dev_mcu_timer2:[178,179,191],j784s4_dev_mcu_timer3:[178,179,191],j784s4_dev_mcu_timer4:[178,179,191],j784s4_dev_mcu_timer5:[178,179,191],j784s4_dev_mcu_timer6:[178,179,191],j784s4_dev_mcu_timer7:[178,179,191],j784s4_dev_mcu_timer8:[178,179,191],j784s4_dev_mcu_timer9:[178,179,191],j784s4_dev_mcu_uart0:[178,179,191],j784s4_dev_mmcsd0:[178,179,183,191],j784s4_dev_mmcsd1:[178,179,183,191],j784s4_dev_navss0:[178,179,183,187,191],j784s4_dev_navss0_bcdma_0:[178,179,180,188,189,191],j784s4_dev_navss0_cpts_0:[178,179,183,191],j784s4_dev_navss0_intr_0:[178,179,183,189,191],j784s4_dev_navss0_mailbox1_0:[178,179,183,191],j784s4_dev_navss0_mailbox1_10:[178,179,183,191],j784s4_dev_navss0_mailbox1_11:[178,179,183,191],j784s4_dev_navss0_mailbox1_1:[178,179,183,191],j784s4_dev_navss0_mailbox1_2:[178,179,183,191],j784s4_dev_navss0_mailbox1_3:[178,179,183,191],j784s4_dev_navss0_mailbox1_4:[178,179,183,191],j784s4_dev_navss0_mailbox1_5:[178,179,183,191],j784s4_dev_navss0_mailbox1_6:[178,179,183,191],j784s4_dev_navss0_mailbox1_7:[178,179,183,191],j784s4_dev_navss0_mailbox1_8:[178,179,183,191],j784s4_dev_navss0_mailbox1_9:[178,179,183,191],j784s4_dev_navss0_mailbox_0:[178,179,183,191],j784s4_dev_navss0_mailbox_10:[178,179,183,191],j784s4_dev_navss0_mailbox_11:[178,179,183,191],j784s4_dev_navss0_mailbox_1:[178,179,183,191],j784s4_dev_navss0_mailbox_2:[178,179,183,191],j784s4_dev_navss0_mailbox_3:[178,179,183,191],j784s4_dev_navss0_mailbox_4:[178,179,183,191],j784s4_dev_navss0_mailbox_5:[178,179,183,191],j784s4_dev_navss0_mailbox_6:[178,179,183,191],j784s4_dev_navss0_mailbox_7:[178,179,183,191],j784s4_dev_navss0_mailbox_8:[178,179,183,191],j784s4_dev_navss0_mailbox_9:[178,179,183,191],j784s4_dev_navss0_mcrc_0:[178,179,183,191],j784s4_dev_navss0_modss:[178,179,191],j784s4_dev_navss0_modss_inta_0:[178,179,183,189,191],j784s4_dev_navss0_modss_inta_1:[178,179,183,189,191],j784s4_dev_navss0_proxy_0:[178,179,186,189,191],j784s4_dev_navss0_pvu_0:[178,179,183,191],j784s4_dev_navss0_pvu_1:[178,179,183,191],j784s4_dev_navss0_ringacc_0:[178,179,183,188,189,191],j784s4_dev_navss0_spinlock_0:[178,179,191],j784s4_dev_navss0_timermgr_0:[178,179,191],j784s4_dev_navss0_timermgr_1:[178,179,191],j784s4_dev_navss0_udmap_0:[178,179,180,183,189,191],j784s4_dev_navss0_udmass:[178,179,191],j784s4_dev_navss0_udmass_inta_0:[178,179,183,189,191],j784s4_dev_navss0_virtss:[178,179,191],j784s4_dev_pbist0:[178,179,191],j784s4_dev_pbist10:[178,179,191],j784s4_dev_pbist11:[178,179,191],j784s4_dev_pbist13:[179,191],j784s4_dev_pbist14:[178,179,191],j784s4_dev_pbist15:[179,191],j784s4_dev_pbist1:[178,179,191],j784s4_dev_pbist2:[178,179,191],j784s4_dev_pbist3:[178,179,191],j784s4_dev_pbist4:[178,179,191],j784s4_dev_pbist5:[178,179,191],j784s4_dev_pbist7:[179,191],j784s4_dev_pbist8:[179,191],j784s4_dev_pcie0:[178,179,183,191],j784s4_dev_pcie1:[178,179,183,191],j784s4_dev_pcie2:[178,179,183,191],j784s4_dev_pcie3:[178,179,183,191],j784s4_dev_psc0:[178,179,191],j784s4_dev_r5fss0:[179,191],j784s4_dev_r5fss0_core0:[178,179,183,191],j784s4_dev_r5fss0_core1:[178,179,183,191],j784s4_dev_r5fss1:[179,191],j784s4_dev_r5fss1_core0:[178,179,183,191],j784s4_dev_r5fss1_core1:[178,179,183,191],j784s4_dev_r5fss2:[179,191],j784s4_dev_r5fss2_core0:[178,179,183,191],j784s4_dev_r5fss2_core1:[178,179,183,191],j784s4_dev_rti0:[178,179,191],j784s4_dev_rti15:[178,179,191],j784s4_dev_rti16:[178,179,191],j784s4_dev_rti17:[178,179,191],j784s4_dev_rti18:[178,179,191],j784s4_dev_rti19:[178,179,191],j784s4_dev_rti1:[178,179,191],j784s4_dev_rti28:[178,179,191],j784s4_dev_rti29:[178,179,191],j784s4_dev_rti2:[178,179,191],j784s4_dev_rti30:[178,179,191],j784s4_dev_rti31:[178,179,191],j784s4_dev_rti32:[178,179,191],j784s4_dev_rti33:[178,179,191],j784s4_dev_rti3:[178,179,191],j784s4_dev_rti4:[178,179,191],j784s4_dev_rti5:[178,179,191],j784s4_dev_rti6:[178,179,191],j784s4_dev_rti7:[178,179,191],j784s4_dev_sa2_cpsw_psilss0:[178,179,191,202],j784s4_dev_sa2_ul0:[178,179,183,191,202],j784s4_dev_serdes_10g0:[178,179,191],j784s4_dev_serdes_10g1:[178,179,191],j784s4_dev_serdes_10g2:[178,179,191],j784s4_dev_serdes_10g4:[178,179,191],j784s4_dev_stm0:[178,179,191],j784s4_dev_timer0:[178,179,183,191],j784s4_dev_timer10:[178,179,183,191],j784s4_dev_timer11:[178,179,183,191],j784s4_dev_timer12:[178,179,183,191],j784s4_dev_timer13:[178,179,183,191],j784s4_dev_timer14:[178,179,183,191],j784s4_dev_timer15:[178,179,183,191],j784s4_dev_timer16:[178,179,183,191],j784s4_dev_timer17:[178,179,183,191],j784s4_dev_timer18:[178,179,183,191],j784s4_dev_timer19:[178,179,183,191],j784s4_dev_timer1:[178,179,183,191],j784s4_dev_timer2:[178,179,183,191],j784s4_dev_timer3:[178,179,183,191],j784s4_dev_timer4:[178,179,183,191],j784s4_dev_timer5:[178,179,183,191],j784s4_dev_timer6:[178,179,183,191],j784s4_dev_timer7:[178,179,183,191],j784s4_dev_timer8:[178,179,183,191],j784s4_dev_timer9:[178,179,183,191],j784s4_dev_timesync_intrtr0:[178,179,183,189,191],j784s4_dev_uart0:[178,179,183,191],j784s4_dev_uart1:[178,179,183,191],j784s4_dev_uart2:[178,179,183,191],j784s4_dev_uart3:[178,179,183,191],j784s4_dev_uart4:[178,179,183,191],j784s4_dev_uart5:[178,179,183,191],j784s4_dev_uart6:[178,179,183,191],j784s4_dev_uart7:[178,179,183,191],j784s4_dev_uart8:[178,179,183,191],j784s4_dev_uart9:[178,179,183,191],j784s4_dev_ufs0:[178,179,183,191],j784s4_dev_usb0:[178,179,183,191],j784s4_dev_vpac0:[178,179,183,191],j784s4_dev_vpac1:[178,179,183,191],j784s4_dev_vusr_dual0:[178,179,183,191],j784s4_dev_wkup_ddpa0:[178,179,191],j784s4_dev_wkup_esm0:[178,179,183,191],j784s4_dev_wkup_gpio0:[178,179,183,191],j784s4_dev_wkup_gpio1:[178,179,183,191],j784s4_dev_wkup_gpiomux_intrtr0:[178,179,183,189,191],j784s4_dev_wkup_hsm0:[178,179,183,191],j784s4_dev_wkup_i2c0:[178,179,191],j784s4_dev_wkup_j7am_wakeup_16ff0:[178,179,191],j784s4_dev_wkup_porz_sync0:[178,179,191],j784s4_dev_wkup_psc0:[178,179,191],j784s4_dev_wkup_sms0:[179,191],j784s4_dev_wkup_uart0:[178,179,191],j784s4_dev_wkup_vtm0:[178,179,191],j784s4_dev_wkupmcu2main_vd:[179,191],j7_main_sec_mmr_main_0:142,j7_mcu_sec_mmr_mcu_0:142,j7am_main_sec_mmr_main_0:[157,185],j7vcl_main_sec_mmr_main_0:128,j7vcl_mcu_sec_mmr_mcu_0:[128,157,185],jitter:5,job:9,json:28,jtag:[0,7,21,23,25,29,200],jtag_unlock_host:[29,204],judgement:14,judici:28,just:[14,202],kdf:[15,16],kdf_context_len:[15,16],kdf_label_and_context:[15,16],kdf_label_and_context_len_max:[15,16],kdf_label_len:[15,16],keep:[2,3,6,28,32],kei:[0,2,14,15,16,21,22,25,27,28,192,196,198,199,201,202,203,204,206],kek:[4,16,25,199,206],kept:[0,5],key_prog_mask:19,keycnt:[20,23,200],keycount:[20,201],keyrev:[20,23,29,32,199,200,206],keyrevis:[20,23,201],keyston:204,keystor:[22,120],keywr:[23,200],keywr_aes_enc_bmek:23,keywr_aes_enc_bmpkh:23,keywr_aes_enc_ext_otp:23,keywr_aes_enc_smek:23,keywr_aes_enc_smpkh:23,keywr_enc_a:23,keywr_enc_bmpk_sign_a:23,keywr_enc_smpk_sign_a:23,keywr_err_decrypt_aes256_kei:19,keywr_err_decrypt_bmek:19,keywr_err_decrypt_bmpkh:19,keywr_err_decrypt_ext_otp:19,keywr_err_decrypt_smek:19,keywr_err_decrypt_smpkh:19,keywr_err_img_integ_smpk_cert:19,keywr_err_interal_op:19,keywr_err_invalid_ext_count:19,keywr_err_parse_cert:19,keywr_err_parse_fek:19,keywr_err_parse_smpk_cert:19,keywr_err_progr_bmek:19,keywr_err_progr_bmpkh_part_1:19,keywr_err_progr_bmpkh_part_2:19,keywr_err_progr_ext_otp:19,keywr_err_progr_fw_cfg_rev:19,keywr_err_progr_keycount:19,keywr_err_progr_keyrev:19,keywr_err_progr_msv:19,keywr_err_progr_overrid:19,keywr_err_progr_smek:19,keywr_err_progr_smpkh_part_1:19,keywr_err_progr_smpkh_part_2:19,keywr_err_progr_swrev:19,keywr_err_validation_bmpk_kei:19,keywr_err_validation_cert:19,keywr_err_validation_smpk_cert:19,keywr_err_validation_smpk_kei:19,keywr_err_write_prot_keycount:19,keywr_err_write_prot_keyrev:19,keywr_keycnt:23,keywr_keyrev:23,keywr_mek_opt:23,keywr_mpk_opt:23,keywr_msv:23,keywr_swrev_sbl:23,keywr_swrev_sec_bcfg:23,keywr_swrev_sysfw:23,keywr_vers:23,keywrit:[4,200,201],keywriter_error_cod:19,kfp5ugcgwxxcfxi:[23,200,204],kind:0,kindli:0,knob:[14,22],know:[0,3,5,26,193],knowledg:0,known:[8,11,28,92,107,123,137,152,180],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,16,194,205],lack:[0,5],larg:[32,193],larger:5,last:[6,14,23,27,28,204,205],latenc:[14,193],later:[3,193,198,204],latest:28,launch:204,layer:[2,31,206],layout:[2,13],lead:[8,23,201],least:[14,23],leav:[2,8,200],left:[9,13,32,201,205],legal:13,length:[2,15,16,22,23,28,194,198,200,203],less:5,lesser:193,let:[3,14,197],level:[2,14,23,26,29,37,51,65,79,94,109,125,139,154,168,182,197,204],levent_in:[95,110],leverag:201,levt:[38,52,66,80,169],librari:[0,26],like:[0,2,6,14,22,26,202],limit:[2,5,14,15,16,22,25,28,193,194,197,202,204,205],line4:197,line:[6,23,197,204],link:[3,37,42,51,56,65,70,79,84,94,99,109,114,125,130,139,144,154,159,168,173,182,187,197],linux:[0,2,204],list:[0,2,5,10,12,13,14,15,16,18,20,22,23,24,25,28,32,193,194,197,200,202,203,204,205],lite:2,littl:[14,204],load:[3,6,14,26,192,198,203],loader:204,local:[6,12,28,32,204],local_rm_boardcfg:28,locat:[0,2,10,12,13,14,23,25,26,27,28,29,40,54,68,82,97,112,128,142,157,171,185,198,203,204],lock:[23,27,196,204,205],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,27,28,32,197],log_output_consol:28,log_output_fil:28,logic:[14,23,37,51,65,79,94,109,125,139,154,168,182,193,200],longer:14,look:[2,39,53,67,81,96,111,127,141,156,170,184,204],loop:[5,14,27],lost:6,low:[2,3,4,6,12,13,25,27,28,29,32],low_prior:[45,59,73,88,103,118,133,147,162,176,190],lower:[14,19,20,23,32,194,197],lpm:7,lpm_seq:32,lpsc:[14,32],lpsc_main_debug_err_intr:[95,110],lpsc_main_infra_err_intr:[95,110],lpsc_per_common_err_intr:[95,110],lrst:6,lsb:[2,12,22,28,200,201],m4_0:[64,65,73,78,79,88],machin:32,macro:[7,25],made:[0,5,25,28,37,51,65,79,94,109,125,139,154,168,182,194],magic:[26,28,29,192],magic_word:26,mai:[2,5,6,8,13,14,23,26,27,193,195,202],main2mcu:28,main:[0,8,23,25,27,28,29,32,37,39,51,53,65,67,79,81,94,96,109,111,125,127,139,141,149,154,156,168,170,182,184,195],main_0_c6x_0_nonsecur:138,main_0_c6x_0_secur:138,main_0_c6x_1_nonsecur:138,main_0_c6x_1_secur:138,main_0_c7x_0_nonsecur:[36,138,153,167,181],main_0_c7x_0_secur:[138,153,181],main_0_icssg_0:[78,138],main_0_icssg_1:78,main_0_icssm_0:64,main_0_r5_0:[37,45,65,73,79,88,125,133,139,147,154,162,168,176,182,190],main_0_r5_0_nonsecur:[36,64,78,124,138,153,167,181],main_0_r5_0_secur:[36,64,78,124,138,153,167,181],main_0_r5_1:[37,45,65,73,79,88,125,133,139,147,154,162,168,176,182,190],main_0_r5_1_nonsecur:[36,64,78,124,138,153,181],main_0_r5_1_secur:[36,64,78,124,138,153,181],main_0_r5_2:[37,45,65,73,79,88,125,133,139,147,154,162,182,190],main_0_r5_3:[37,45,65,73,79,88,125,133,139,147,154,162,182,190],main_1_c7x_0_nonsecur:[153,167,181],main_1_c7x_0_secur:[153,181],main_1_r5_0:[79,88,139,147,154,162,182,190],main_1_r5_0_nonsecur:[78,138,153,181],main_1_r5_0_secur:[78,138,153,181],main_1_r5_1:[79,88,139,147,154,162,182,190],main_1_r5_1_nonsecur:[78,138,153,181],main_1_r5_1_secur:[78,138,153,181],main_1_r5_2:[79,88,139,147,154,162,182,190],main_1_r5_3:[79,88,139,147,154,162,182,190],main_2_c7x_0_nonsecur:181,main_2_c7x_0_secur:181,main_2_r5_0:[182,190],main_2_r5_0_nonsecur:181,main_2_r5_0_secur:181,main_2_r5_1:[182,190],main_2_r5_1_nonsecur:181,main_2_r5_1_secur:181,main_2_r5_2:[182,190],main_2_r5_3:[182,190],main_3_c7x_0_nonsecur:181,main_3_c7x_0_secur:181,main_io:7,main_isolation_en:25,main_isolation_hostid:25,maintain:[2,8,39,53,67,81,96,111,127,141,156,170,184,194,196,197,205],major:[2,3,25,32],make:[2,5,9,10,12,13,14,23,27,28,29,192,193,200,204],manag:[3,8,15,16,17,18,23,25,30,33,34,36,37,47,48,50,51,61,62,64,65,75,76,78,79,90,91,93,94,105,106,108,109,120,121,122,124,125,135,136,138,139,150,151,153,154,164,165,167,168,178,179,181,182,194,201,205,206],mandatori:[2,14,21,22,23,26,29,45,59,73,88,103,118,133,147,162,176,190,204],mani:[5,6,13,14,27,32],manipul:9,manner:[2,18,193,194,204],manual:[6,14,23,197],manufactur:[194,200],map:[9,11,12,13,26,27,28,29,32,33,38,47,52,61,66,75,80,90,105,121,135,150,155,164,169,178,183,196,197,200],mark:[2,5,14,29,33,35,38,42,43,47,49,52,56,57,61,63,66,70,71,75,77,80,84,85,90,92,95,98,99,100,105,107,110,113,114,115,121,123,126,129,130,131,135,137,140,143,144,145,150,152,155,158,159,160,164,166,169,173,174,178,180,183,186,187,188,194,196,197],mask:[17,196,200],maskabl:14,master:[14,29,36,50,64,78,93,108,124,138,153,167,181],match:[5,14,25,28,29,32,192,204],materi:194,max:[5,201],max_cpu_cor:23,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,16,22,25,28,44,58,72,86,101,116,132,146,161,175,189,196,200,201],mcanss_ext_ts_rollover_lvl_int:[126,140,155,183],mcanss_mcan_lvl_int:[126,140,155,183],mcu0:[96,111],mcu:[0,2,3,7,8,14,25,26,28,29,37,39,46,51,53,60,67,74,81,89,94,104,109,119,125,134,139,148,149,154,163,168,170,177,182,191,195],mcu_0_r5_0:[36,37,45,50,51,59,125,133,139,147,154,162,167,168,176,182,190],mcu_0_r5_1:[125,133,139,147,154,162,182,190],mcu_0_r5_2:[125,133,139,147,154,162,182,190],mcu_0_r5_3:[125,133,139,147,154,162,182,190],mcu_armss0_cpu0:[103,118],mcu_armss0_cpu1:[103,118],mcu_cpsw:[127,141,156,184],mcu_gpio0:7,mcu_io:7,mcu_ipc:7,mcu_m4fss0_core0:[68,82],mcu_navss0_ringacc0:[100,115,131,145,160,188],mcu_navss0_udmap0:[92,95,107,110],mcu_navss0_udmap_0:[123,126,137,140,152,155,180,183],mcu_per:[127,141,156,184],mcu_pulsar:[127,141,156,184],mcu_r5fss0_core0:[40,54,128,133,142,147,157,162,171,185,190],mcu_r5fss0_core1:[128,133,142,147,157,162,185,190],mcu_sec_mmr0:[97,112,204],mdio_pend:[126,140,155,183],mean:[3,6,14,19,23,25,28,32,36,50,64,78,93,108,124,138,153,167,181,192],meant:[5,14,195],meanwhil:3,mechan:[2,13,28],mek:[198,203],mem_init_di:14,member:[23,29],memori:[0,2,3,7,18,25,26,27,28,29,37,51,65,79,94,109,125,139,154,168,182,194,196,198,201,202,203,204,205],memset:5,mention:[14,192,193],messag:[0,14,26,32,33,34,35,38,39,42,43,45,47,48,49,52,53,56,57,59,61,62,63,66,67,70,71,73,75,76,77,80,81,84,85,88,90,91,92,95,96,98,99,100,103,105,106,107,110,111,113,114,115,118,121,122,123,126,127,129,130,131,133,135,136,137,140,141,143,144,145,147,150,151,152,155,156,158,159,160,162,164,165,166,169,170,173,174,176,178,179,180,183,184,186,187,188,190,194,196,197,203,204,205,206],method:[21,22,23,26,197],mevt:[38,52,66,80,95,110,126,140,155,169,183],mhz:[0,39,53,67,81,96,111,127,141,156,170,184],micro:14,might:[5,14,37,51,65,79,94,109,125,139,154,168,182],milli:14,millisecond:198,min:[5,200],min_cert_rev:[29,204],min_freq_hz:5,min_hz:5,mind:[3,6,37,51,65,79,94,109,125,139,154,168,182],minim:[0,12,26],minimum:[5,14,29,192,204],minor:[3,25,32,203],misc_lvl:[95,110],misconfigur:25,mismatch:25,mitig:[0,194],mix:193,mlbss_mlb_ahb_int:140,mlbss_mlb_int:140,mmr:[13,27,29,196,201,202],mmr_idx:17,mmr_val:17,mmra:202,mmu:[0,2,14],mode:[0,2,3,4,12,14,32,193,194,198,203,204],model:200,modif:196,modifi:[5,6,12,14,22,32,34,48,62,76,91,106,122,136,151,165,179,196,202,203,204],modul:[0,2,5,6,8,14,25,27,32,39,53,67,81,96,111,127,141,156,170,184,202],module_get:32,module_put:32,moduleclockparentchang:5,moment:[10,11],monitor:[32,95,100,110,115,126,131,140,145,155,160,183,188],monoton:6,more:[0,2,13,21,23,26,27,28,32,36,44,46,50,58,60,64,72,74,78,86,89,93,101,104,108,116,119,124,132,134,138,146,148,149,153,161,163,167,175,177,181,189,191,193,196,197,200,201,202],most:[5,12,22,28,196,201,205],motiv:193,mount:[33,47,61,75,90,105,121,135,150,164,178],move:[23,27],movement:0,mpk:[198,203],mpu:[2,25],mrst:6,msb:[2,12,22,200],msd:32,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:32,msg_param_v:32,msg_receiv:32,msmc0_rx:[99,114],msmc0_tx:[99,114],msmc:25,msmc_cache_s:[3,25],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:19,multi:5,multipl:[0,2,5,6,23,26,27,28,32,194,196,197,198,200,202,203,204,205],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,17,18,19,21,22,23,24,25,26,27,28,29,192,193,194,196,197,198,200,202,203,204,205],mutual:193,mux:[9,33,47,61,75,90,105,121,135,150,164,178],n_permission_reg:[18,23],nack:[5,11,13,18,24,27,28,44,58,72,86,101,116,132,146,161,175,189,205],nak:[2,5,6,7,8,14,25],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,84,85,86,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,200,201,204,205],nativ:[37,51,65,79,94,109,125,139,154,168,182],natur:2,nav:25,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[152,155,160,180,183,188],navss0_ringacc0:[100,115],navss0_ringacc_0:[131,145,160,188],navss0_udmap0:[92,95,107,110],navss0_udmap_0:[123,126,137,140,152,155,180,183],navss:[18,32,197],navss_main_cpsw2_rx:[159,187],navss_main_cpsw2_tx:[159,187],navss_main_cpsw5_rx:[130,159,187],navss_main_cpsw5_tx:[130,159,187],navss_main_cpsw9_rx:144,navss_main_cpsw9_tx:144,navss_main_csi_rx:[144,159,187],navss_main_csi_tx:[144,159,187],navss_main_dmpac_tc0_cc_rx:144,navss_main_dmpac_tc0_cc_tx:144,navss_main_icssg0_rx:144,navss_main_icssg0_tx:144,navss_main_icssg1_rx:144,navss_main_icssg1_tx:144,navss_main_msmc0_rx:[144,159,187],navss_main_msmc0_tx:[144,159,187],navss_main_pdma_main_aasrc_rx:[130,144,159,187],navss_main_pdma_main_aasrc_tx:[130,144,159,187],navss_main_pdma_main_debug_ccmcu_rx:[130,144],navss_main_pdma_main_debug_mainc66_rx:[130,144,159,187],navss_main_pdma_main_debug_rx:[159,187],navss_main_pdma_main_mcan_rx:[130,144,159,187],navss_main_pdma_main_mcan_tx:[130,144,159,187],navss_main_pdma_main_mcasp_g0_rx:[130,144],navss_main_pdma_main_mcasp_g0_tx:[130,144],navss_main_pdma_main_mcasp_g1_rx:144,navss_main_pdma_main_mcasp_g1_tx:144,navss_main_pdma_main_mcasp_rx:[159,187],navss_main_pdma_main_mcasp_tx:[159,187],navss_main_pdma_main_misc_g0_rx:144,navss_main_pdma_main_misc_g0_tx:144,navss_main_pdma_main_misc_g1_rx:[130,144,159,187],navss_main_pdma_main_misc_g1_tx:[130,144,159,187],navss_main_pdma_main_misc_g2_rx:[130,144,159,187],navss_main_pdma_main_misc_g2_tx:[130,144,159,187],navss_main_pdma_main_misc_g3_rx:[130,144,159,187],navss_main_pdma_main_misc_g3_tx:[130,144,159,187],navss_main_pdma_main_misc_rx:[159,187],navss_main_pdma_main_misc_tx:[159,187],navss_main_pdma_main_spi_g0_rx:130,navss_main_pdma_main_spi_g0_tx:130,navss_main_pdma_main_spi_g1_rx:130,navss_main_pdma_main_spi_g1_tx:130,navss_main_pdma_main_usart_g0_rx:[130,144],navss_main_pdma_main_usart_g0_tx:[130,144],navss_main_pdma_main_usart_g1_rx:[130,144,159,187],navss_main_pdma_main_usart_g1_tx:[130,144,159,187],navss_main_pdma_main_usart_g2_rx:[130,144,159,187],navss_main_pdma_main_usart_g2_tx:[130,144,159,187],navss_main_pdma_main_usart_rx:[159,187],navss_main_pdma_main_usart_tx:[159,187],navss_main_saul0_rx:[144,159,187],navss_main_saul0_tx:[144,159,187],navss_main_udmap0_rx:[130,144,159,187],navss_main_udmap0_tx:[130,144,159,187],navss_main_vpac_dmpac_rx:[159,187],navss_main_vpac_dmpac_tx:[159,187],navss_main_vpac_tc0_cc_rx:144,navss_main_vpac_tc0_cc_tx:144,navss_main_vpac_tc1_cc_rx:144,navss_main_vpac_tc1_cc_tx:144,navss_mcu_pdma_adc_rx:[130,144,159,187],navss_mcu_pdma_adc_tx:[130,144,159,187],navss_mcu_pdma_cpsw0_rx:[130,144,159,187],navss_mcu_pdma_cpsw0_tx:[130,144,159,187],navss_mcu_pdma_mcu0_rx:[130,144,159,187],navss_mcu_pdma_mcu0_tx:[130,144,159,187],navss_mcu_pdma_mcu1_rx:[130,144,159,187],navss_mcu_pdma_mcu1_tx:[130,144,159,187],navss_mcu_pdma_mcu2_rx:[130,144,159,187],navss_mcu_pdma_mcu2_tx:[130,144,159,187],navss_mcu_saul0_rx:[130,144,159,187],navss_mcu_saul0_tx:[130,144,159,187],navss_mcu_udmap0_rx:[130,144,159,187],navss_mcu_udmap0_tx:[130,144,159,187],necessari:[8,14,29,32,196,205],need:[0,2,3,10,11,12,14,22,23,25,26,27,28,192,193,198,200,203,204,205],never:196,newer:5,next:[2,27,28,196,204],nich:28,nist:194,nmfi_en:14,nobmp:[23,200,201,204],node:204,non:[0,7,11,12,13,14,17,23,26,28,29,36,37,50,51,64,65,78,79,93,94,104,108,109,119,124,125,134,138,139,148,153,154,163,167,168,181,182,191,194,196,197,200,204],none:[25,28,36,50,64,78,93,108,124,138,153,167,181,197,200,202],nonsec:204,nonsec_a53_2_response_tx:[45,59,73,176],nonsec_a53_3_response_tx:[45,59,73,176],nonsec_a53_4_response_tx:[45,59,73,176],nonsec_a72_2_notify_tx:[133,147,162,190],nonsec_a72_2_response_tx:[133,147,162,190],nonsec_a72_3_notify_tx:[133,147,162,190],nonsec_a72_3_response_tx:[133,147,162,190],nonsec_a72_4_notify_tx:[133,147,162,190],nonsec_a72_4_response_tx:[133,147,162,190],nonsec_a72_5_notify_tx:190,nonsec_a72_5_response_tx:190,nonsec_a72_6_notify_tx:190,nonsec_a72_6_response_tx:190,nonsec_a72_7_notify_tx:190,nonsec_a72_7_response_tx:190,nonsec_c6x_0_1_notify_tx:147,nonsec_c6x_0_1_response_tx:147,nonsec_c6x_1_1_notify_tx:147,nonsec_c6x_1_1_response_tx:147,nonsec_c7x_0_0_response_tx:[45,176],nonsec_c7x_0_1_notify_tx:[162,190],nonsec_c7x_0_1_response_tx:[162,190],nonsec_c7x_1_0_response_tx:176,nonsec_c7x_1_1_notify_tx:[162,190],nonsec_c7x_1_1_response_tx:[162,190],nonsec_c7x_1_notify_tx:147,nonsec_c7x_1_response_tx:147,nonsec_c7x_2_1_notify_tx:190,nonsec_c7x_2_1_response_tx:190,nonsec_c7x_3_1_notify_tx:190,nonsec_c7x_3_1_response_tx:190,nonsec_dmsc2dm_notify_tx:[133,147],nonsec_dmsc2dm_response_tx:[133,147],nonsec_gpu_0_notify_tx:[147,162,190],nonsec_gpu_0_response_tx:[59,147,162,176,190],nonsec_gpu_1_response_tx:[59,176],nonsec_gpu_response_tx:73,nonsec_high_priority_rx:[133,147,162,190],nonsec_icssg_0_notify_tx:147,nonsec_icssg_0_response_tx:147,nonsec_low_priority_rx:[45,59,73,133,147,162,176,190],nonsec_m4_0_response_tx:73,nonsec_main_0_r5_0_notify_tx:[133,147,162,190],nonsec_main_0_r5_0_response_tx:[133,147,162,190],nonsec_main_0_r5_1_response_tx:[45,73,176],nonsec_main_0_r5_2_notify_tx:[133,147,162,190],nonsec_main_0_r5_2_response_tx:[133,147,162,190],nonsec_main_0_r5_3_response_tx:[45,73],nonsec_main_1_r5_0_notify_tx:[147,162,190],nonsec_main_1_r5_0_response_tx:[147,162,190],nonsec_main_1_r5_2_notify_tx:[147,162,190],nonsec_main_1_r5_2_response_tx:[147,162,190],nonsec_main_2_r5_0_notify_tx:190,nonsec_main_2_r5_0_response_tx:190,nonsec_main_2_r5_2_notify_tx:190,nonsec_main_2_r5_2_response_tx:190,nonsec_mcu_0_r5_0_notify_tx:[133,147,162,190],nonsec_mcu_0_r5_0_response_tx:[45,59,133,147,162,176,190],nonsec_mcu_0_r5_2_notify_tx:[133,147,162,190],nonsec_mcu_0_r5_2_response_tx:[133,147,162,190],nonsec_notify_resp_rx:[133,147,162,190],nonsec_tifs2dm_notify_tx:[162,190],nonsec_tifs2dm_response_tx:[45,59,73,162,176,190],nonsec_wkup_0_r5_1_response_tx:[59,176],normal:[3,5,6,7,8,9,10,11,12,13,14,15,16,18,20,21,23,24,25,27,28,29,198,204],notat:23,note:[0,5,6,7,9,14,22,29,32,33,40,47,54,61,68,75,82,90,92,97,105,107,112,121,123,128,135,137,142,150,152,157,164,171,178,180,185,197,200,204],notif:[2,3,25,26,27,28,29],notifi:[3,28,103,118,133,147,162,190],notify_resp:[103,118,133,147,162,190],now:[17,23,26,27,28,192,193,198],npaddingbyt:23,num:5,num_comp:26,num_elem:26,num_match_iter:14,num_par:5,num_parents32:5,num_resourc:28,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,18,22,23,26,27,28,29,32,37,44,45,51,58,59,65,72,73,79,86,88,94,101,103,109,116,118,125,132,133,139,146,147,154,161,162,168,175,176,182,189,190,192,193,196,197,200,201,202,204],numconfig:23,numpar:5,numpermiss:23,numpermissions0:23,numpermissions1:23,nvic:[38,52,66,80,95,110,155,169,183],nvic_217:[45,59,73,176],nvic_81:[162,190],obtain:[21,23,194,197,202,204],occup:12,occur:[13,14,22,32,197],ocmc:[25,28,29],oct:[23,200,201,204],octet:[23,200],oem:200,oes_reg_index:32,ofc:27,off:[5,6,7,14,32],offer:[2,196,198],offici:27,offset:[13,14,26,32,35,49,63,77,166,196,201],often:[2,196],oid:[23,201],old:5,older:[5,204],omiss:192,onc:[5,6,14,22,26,27,28,32,39,53,67,81,96,111,127,141,156,170,184,194,196,204,205],one:[0,3,5,7,12,14,15,16,17,22,23,25,27,28,29,33,36,47,50,61,64,75,78,90,93,105,108,121,124,135,138,150,153,164,167,178,181,193,194,196,197,198,200,202,204],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,32,36,50,64,78,93,108,124,138,153,167,181,192,193,194,196,197,198,200,201,202,203,204,205],onto:25,open:[23,28,200,202,204,205],openssl:204,oper:[0,2,5,6,11,13,14,17,18,19,22,23,27,28,29,32,192,193,194,196,198,203,204],opt:[23,200,204],optim:[23,26,193],option:[0,2,5,9,12,13,14,22,25,26,28,29,33,46,47,60,61,74,75,89,90,104,105,119,121,134,135,148,150,163,164,177,178,191,194,195,204],order:[2,6,12,13,14,25,26,27,28,29,32,92,107,123,137,152,180,192,193,197,200,202,203,204],order_id:12,orderid:[12,13],org:192,organ:[33,47,61,75,90,105,121,135,150,164,178,193,196,198],origin:[5,12,13,27,198],origpar:5,os_irq:[155,183],osal:32,ospi_lvl_intr:140,otfa_intr_err_pend:140,otg_lvl:[95,110],otgirq:[126,140,155,183],other:[0,2,5,6,9,12,13,14,17,19,21,22,23,25,28,29,32,192,193,194,196,197,198,201,202,203,204,205],otherwis:[2,5,7,9,13,18,28,29,204],otp:[4,25,32,192,199,206],otp_config:29,otp_entri:29,otp_rev_id_sbl:20,otp_rev_id_sec_brdcfg:20,otp_rev_id_sysfw:20,out:[6,14,194,197,198,200,203,204,205],outer:23,outfifo_level:140,outform:204,outgo:[33,47,61,75,90,105,121,135,150,164,178],outgroup_level:140,outl_intr:[95,110,140],outp:[126,140,155,183],output:[5,9,13,23,28,32,33,47,61,75,90,105,121,135,150,164,178,198,203,204],output_binary_fil:28,outsid:[199,206],over:[2,14,24,26,29,32,193,205],overal:[6,14,25,28],overhead:14,overlap:[28,35,38,43,49,52,57,63,66,71,77,80,85,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,195],overrid:[14,19,23,197],overridden:197,overview:[2,202],ovrd:23,own:[5,11,12,13,14,25,26,28,36,50,64,78,92,93,107,108,123,124,137,138,152,153,167,180,181,194,196,197,202],owner:[11,12,13,28,32,36,50,64,78,93,108,124,138,153,167,181,196,202],owner_index:18,owner_permission_bit:18,owner_privid:18,ownership:[14,18,29,193,202],packet:[13,32],pad:[198,203],page:0,pair:[19,29,32,202],parallel:[0,26],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,33,34,35,38,42,43,47,48,49,52,56,57,61,62,63,66,70,71,75,76,77,80,84,85,90,91,92,95,98,99,100,105,106,107,110,113,114,115,121,122,123,126,129,130,131,135,136,137,140,143,144,145,150,151,152,155,158,159,160,164,165,166,169,173,174,178,179,180,183,186,187,188,192,195,198],paramt:25,parent32:5,parent:[5,32,33,47,61,75,90,105,121,135,150,164,178],pars:[19,26,32,192],parser:23,part1:200,part:[8,12,13,19,23,26,27,32,35,38,42,43,49,52,56,57,63,66,70,71,77,80,84,85,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,193,200,204,205],parti:0,partial:3,particular:[14,23,33,34,47,48,61,62,75,76,90,91,105,106,121,122,135,136,150,151,164,165,178,179],partit:[32,195],pass:[5,6,8,10,12,13,23,25,27,28,29,204],patch:[3,32],patch_vers:3,path:[5,45,59,73,88,103,118,133,147,162,176,190,197,204],pattern:201,paus:[13,32],payload:[2,22,23,192,203,204],pbu:201,pcie0_pend:[95,110],pcie10_pend:[95,110],pcie11_pend:[95,110],pcie12_pend:[95,110],pcie13_pend:[95,110],pcie14_pend:[95,110],pcie1_pend:[95,110],pcie2_pend:[95,110],pcie3_pend:[95,110],pcie4_pend:[95,110],pcie5_pend:[95,110],pcie6_pend:[95,110],pcie7_pend:[95,110],pcie8_pend:[95,110],pcie9_pend:[95,110],pcie_cpts_comp:[80,95,110,126,140,155,183],pcie_cpts_genf0:[80,95,110,126,140,155,169,183],pcie_cpts_hw1_push:[80,95,110,126,140,155,169,183],pcie_cpts_hw2_push:[80,95,110,126,140,155,169,183],pcie_cpts_pend:[95,110,126,140,155,183],pcie_cpts_sync:[80,95,110,126,140,155,169,183],pcie_downstream_puls:[126,140,155,183],pcie_dpa_puls:[126,155,183],pcie_error_puls:[126,140,155,183],pcie_flr_puls:[126,140,155,183],pcie_hot_reset_puls:[126,140,155,183],pcie_legacy_puls:[126,140,155,183],pcie_link_state_puls:[126,140,155,183],pcie_local_level:[126,140,155,183],pcie_phy_level:[126,140,155,183],pcie_ptm_valid_puls:[80,126,140,155,169,183],pcie_pwr_state_puls:[126,140,155,183],pd_get:32,pd_init:32,pd_inv_dep_data:32,pd_put:32,pd_rstdne_timeout:32,pd_trans_timeout:32,pdk:19,pdma_cpsw0_rx:[99,114],pdma_cpsw0_tx:[99,114],pdma_debug_cc_rx:[99,114],pdma_debug_main_rx:[99,114],pdma_debug_mcu_rx:[99,114],pdma_main0_mcan0_rx:[42,56,70,173],pdma_main0_mcan0_tx:[42,56,70,173],pdma_main0_mcasp0_rx:[99,114],pdma_main0_mcasp0_tx:[99,114],pdma_main0_mcasp1_rx:[99,114],pdma_main0_mcasp1_tx:[99,114],pdma_main0_mcasp2_rx:[99,114],pdma_main0_mcasp2_tx:[99,114],pdma_main0_mcspi0_rx:[42,56,70,84,173],pdma_main0_mcspi0_tx:[42,56,70,84,173],pdma_main0_mcspi1_rx:[42,56,70,84,173],pdma_main0_mcspi1_tx:[42,56,70,84,173],pdma_main0_mcspi2_rx:[42,56,70,84,173],pdma_main0_mcspi2_tx:[42,56,70,84,173],pdma_main0_mcspi3_rx:84,pdma_main0_mcspi3_tx:84,pdma_main0_uart0_rx:84,pdma_main0_uart0_tx:84,pdma_main0_uart1_rx:84,pdma_main0_uart1_tx:84,pdma_main1_adc0_rx:84,pdma_main1_mcan0_rx:84,pdma_main1_mcan0_tx:84,pdma_main1_mcan1_rx:84,pdma_main1_mcan1_tx:84,pdma_main1_mcspi4_rx:84,pdma_main1_mcspi4_tx:84,pdma_main1_spi0_rx:[99,114],pdma_main1_spi0_tx:[99,114],pdma_main1_spi1_rx:[99,114],pdma_main1_spi1_tx:[99,114],pdma_main1_spi2_rx:[99,114],pdma_main1_spi2_tx:[99,114],pdma_main1_spi3_rx:[99,114],pdma_main1_spi3_tx:[99,114],pdma_main1_spi4_rx:[99,114],pdma_main1_spi4_tx:[99,114],pdma_main1_uart0_rx:[42,56,70,173],pdma_main1_uart0_tx:[42,56,70,173],pdma_main1_uart1_rx:[42,56,70,173],pdma_main1_uart1_tx:[42,56,70,173],pdma_main1_uart2_rx:[42,56,70,84,173],pdma_main1_uart2_tx:[42,56,70,84,173],pdma_main1_uart3_rx:[42,56,70,84,173],pdma_main1_uart3_tx:[42,56,70,84,173],pdma_main1_uart4_rx:[42,56,70,84,173],pdma_main1_uart4_tx:[42,56,70,84,173],pdma_main1_uart5_rx:[42,56,70,84,173],pdma_main1_uart5_tx:[42,56,70,84,173],pdma_main1_uart6_rx:[42,56,70,84,173],pdma_main1_uart6_tx:[42,56,70,84,173],pdma_main1_usart0_rx:[99,114],pdma_main1_usart0_tx:[99,114],pdma_main1_usart1_rx:[99,114],pdma_main1_usart1_tx:[99,114],pdma_main1_usart2_rx:[99,114],pdma_main1_usart2_tx:[99,114],pdma_mcasp_mcasp0_rx:[42,56,70,173],pdma_mcasp_mcasp0_tx:[42,56,70,173],pdma_mcasp_mcasp1_rx:[42,56,70,173],pdma_mcasp_mcasp1_tx:[42,56,70,173],pdma_mcasp_mcasp2_rx:[42,56,70,173],pdma_mcasp_mcasp2_tx:[42,56,70,173],pdma_mcu0_adc12_rx:[99,114],pdma_mcu0_adc12_tx:[99,114],pdma_mcu1_mcan0_rx:[99,114],pdma_mcu1_mcan0_tx:[99,114],pdma_mcu1_mcan1_rx:[99,114],pdma_mcu1_mcan1_tx:[99,114],pdma_mcu1_spi0_rx:[99,114],pdma_mcu1_spi0_tx:[99,114],pdma_mcu1_spi1_rx:[99,114],pdma_mcu1_spi1_tx:[99,114],pdma_mcu1_spi2_rx:[99,114],pdma_mcu1_spi2_tx:[99,114],pdma_mcu1_usart0_rx:[99,114],pdma_mcu1_usart0_tx:[99,114],peer:32,pem:204,pend:6,pend_intr:[95,110,126,140,155,183],per0:[39,53,67,81,96,111,127,141,156,170,184],per1:[39,53,67,81,96,111,141,156,170,184],per:[2,12,13,14,25,26,27,28,29,32,33,47,61,75,90,105,121,135,150,164,178,194,196,197,204],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,17,18,21,22,23,24,27,28,29,32,149,192,193,194,196,197,198,199,202,206],peripher:[0,9,27,28,46,60,74,89,104,119,134,148,163,177,191,193,195,200],perman:196,permiss:[12,18,23,29,36,50,64,78,93,108,124,138,153,167,181,196,202],permission00:23,permission01:23,permission02:23,permission10:23,permit:[14,25,34,37,40,44,45,46,48,51,54,58,59,60,62,65,68,72,73,74,76,79,82,86,88,89,91,94,97,101,103,104,106,109,112,116,118,119,122,125,128,132,133,134,136,139,142,146,147,148,149,151,154,157,161,162,163,165,168,171,175,176,177,179,182,185,189,190,191,193],perspect:[26,33,47,61,75,90,105,121,135,150,164,178,197],physic:[2,3,7,14,21,25,27,28,29,40,54,68,82,97,112,128,142,157,171,185,193,204],pick:23,piec:[3,23,196],pin:27,pinmux:27,pipelin:14,piyali:28,pka:[0,202],pkc:192,pkcs1:192,pkh:198,pktdma:[0,2,13],pktdma_rx:[42,56,70,84,173],pktdma_rx_chan_error:[38,52,66,80,169],pktdma_rx_flow_complet:[38,52,66,80,169],pktdma_rx_flow_firewal:[38,66,80],pktdma_rx_flow_starv:[38,52,66,80,169],pktdma_tx:[42,56,70,84,173],pktdma_tx_chan_error:[38,52,66,80,169],pktdma_tx_flow_complet:[38,52,66,80,169],place:[2,5,7,11,14,23,25,26,28,29,192,198,200,204],placement:2,plain:[14,25,28,200],plain_key_cnt:200,plain_key_rev:200,plain_keywr_min_vers:200,plain_mek_opt:200,plain_mpk_opt:200,plain_msv:200,plain_swrev_sbl:200,plain_swrev_sec_brdcfg:200,plain_swrev_sysfw:200,plaintext:200,platform:[24,195],pleas:[6,14,22,23,25,27,28,29,193,195,196,197,200,202,203,204,205],pll:[27,120],pllfrac2_ssmod_16fft_main_0:141,pllfrac2_ssmod_16fft_main_13:141,pllfrac2_ssmod_16fft_main_14:141,pllfrac2_ssmod_16fft_main_15:141,pllfrac2_ssmod_16fft_main_16:141,pllfrac2_ssmod_16fft_main_17:141,pllfrac2_ssmod_16fft_main_18:141,pllfrac2_ssmod_16fft_main_19:141,pllfrac2_ssmod_16fft_main_1:141,pllfrac2_ssmod_16fft_main_23:141,pllfrac2_ssmod_16fft_main_25:141,pllfrac2_ssmod_16fft_main_2:141,pllfrac2_ssmod_16fft_main_3:141,pllfrac2_ssmod_16fft_main_4:141,pllfrac2_ssmod_16fft_main_5:141,pllfrac2_ssmod_16fft_main_6:141,pllfrac2_ssmod_16fft_main_7:141,pllfrac2_ssmod_16fft_main_8:141,pllfrac2_ssmod_16fft_mcu_0:141,pllfrac2_ssmod_16fft_mcu_1:141,pllfrac2_ssmod_16fft_mcu_2:141,pllfracf2_ssmod_16fft_main_0:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_main_12:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_main_14:[156,184],pllfracf2_ssmod_16fft_main_15:[39,53,67,170],pllfracf2_ssmod_16fft_main_16:[53,67,156,170,184],pllfracf2_ssmod_16fft_main_17:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_main_18:[53,170],pllfracf2_ssmod_16fft_main_19:[156,184],pllfracf2_ssmod_16fft_main_1:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_main_25:[156,184],pllfracf2_ssmod_16fft_main_26:[156,184],pllfracf2_ssmod_16fft_main_27:184,pllfracf2_ssmod_16fft_main_28:184,pllfracf2_ssmod_16fft_main_2:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_main_3:[156,184],pllfracf2_ssmod_16fft_main_4:[156,184],pllfracf2_ssmod_16fft_main_5:[39,156,170,184],pllfracf2_ssmod_16fft_main_6:[53,156,170,184],pllfracf2_ssmod_16fft_main_7:[39,156,170,184],pllfracf2_ssmod_16fft_main_8:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_main_9:184,pllfracf2_ssmod_16fft_mcu_0:[39,53,67,156,170,184],pllfracf2_ssmod_16fft_mcu_1:[156,184],pllfracf2_ssmod_16fft_mcu_2:[156,184],pllfracf_ssmod_16fft_main_0:[81,127],pllfracf_ssmod_16fft_main_12:[81,127,141],pllfracf_ssmod_16fft_main_14:[81,127],pllfracf_ssmod_16fft_main_1:[81,127],pllfracf_ssmod_16fft_main_2:81,pllfracf_ssmod_16fft_main_3:127,pllfracf_ssmod_16fft_main_4:127,pllfracf_ssmod_16fft_main_8:[81,127],pllfracf_ssmod_16fft_mcu_0:[81,127],pllfracf_ssmod_16fft_mcu_1:127,pllfracf_ssmod_16fft_mcu_2:127,plu:13,pm_bcfg_hash:23,pm_dev_init:32,pm_init:32,pm_sys_reset:32,pmboardcfghash:[23,198],pme_gen_lvl:[95,110],pmmc:5,point:[3,14,19,22,26,27,28,32,193,204],pointer:[5,7,12,13,25,27,28,29,198],pointrpend:[95,110,126,140,155,169,183],polic:[2,14],polici:202,poll:[5,22],pool:14,popul:[2,21,26,27,28,29,194,198,200,201,203],por:196,port:[21,22,23,197,200,204],portion:[28,29,202,205],posit:[6,32,201],possess:194,possibl:[3,5,6,12,14,28,194],post:[28,32],potenti:32,power:[0,3,6,8,14,25,30,33,34,47,48,61,62,75,76,90,91,105,106,121,122,135,136,150,151,164,165,178,179,204,206],powerdomain:32,pppp:204,pr1_edc0_latch0_in:[66,80,95,110,140],pr1_edc0_latch1_in:[66,80,95,110,140],pr1_edc0_sync0_out:[66,80,95,110,140],pr1_edc0_sync1_out:[66,80,95,110,140],pr1_edc1_latch0_in:[80,95,110,140],pr1_edc1_latch1_in:[80,95,110,140],pr1_edc1_sync0_out:[80,95,110,140],pr1_edc1_sync1_out:[80,95,110,140],pr1_host_intr_pend:[95,110,140],pr1_host_intr_req:[66,80,95,110,140],pr1_iep0_cap_intr_req:[66,80,95,110,140],pr1_iep0_cmp_intr_req:[66,80,95,110,140],pr1_iep1_cap_intr_req:[80,95,110,140],pr1_iep1_cmp_intr_req:[80,95,110,140],pr1_rx_sof_intr_req:[95,110,140],pr1_slv_intr:[66,80,95,110,140],pr1_tx_sof_intr_req:[95,110,140],precaut:25,preclud:28,predefin:[193,195,196],prefix:2,prepar:[2,7,26],prepend:2,presenc:192,present:[2,3,5,13,22,26,29,32,194,204],preserv:23,presum:25,prevent:[6,14,17,27,28,37,51,65,79,94,109,125,139,154,168,182,193,196,197,202,204],previou:193,previous:14,prf:194,primari:[2,21,22,28,29,193,201,202],prime:26,primer:[199,206],print:[32,204],print_freq:5,printf:5,prior:[5,6,9,13,14,32],prioriti:[2,13,25,28,32],priv:[18,23,32],privat:[198,200,201,203,204],privid:194,priviledg:2,privileg:[2,23,36,50,64,78,93,108,124,138,153,167,181,197,204],privilig:194,probabl:14,proc_access_list:29,proc_access_mast:29,proc_access_secondari:29,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206],proc_id:[7,14],proce:204,procedur:[194,204],proceess:21,process:[0,2,3,5,6,8,9,10,12,13,14,18,21,22,23,25,26,29,44,45,58,59,72,73,86,88,101,103,116,118,132,133,146,147,161,162,175,176,189,190,195,196,200,203,204,205],processor:[0,2,4,7,9,23,25,28,45,59,73,88,103,118,120,133,147,162,176,190,204,205],processor_access_list:29,processor_acl_list:29,processor_id:[14,29],produc:194,product:[27,193,204],profil:25,program:[2,6,9,10,11,12,13,15,16,18,19,20,23,27,28,29,32,39,53,67,81,96,111,127,141,156,170,184,192,200,201,205],programm:[12,17,196],programmed_st:[5,6],progress:32,project:28,prompt:[23,200,201,204],proper:[2,27],properli:[27,32],protect:[0,14,19,23,27,29,192,193,194,196,197,198,200,203,205],protocol:[2,13,204],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,200,204],proxi:[0,2,4,5,9,11,13,18,25,29,32,37,51,65,79,94,109,120,125,139,154,168,182,197],proxy_cfg:[10,32],proxy_cfg_respons:10,proxy_init:32,proxy_oes_get:32,proxy_oes_set:32,psc:[6,14,27,32],psc_inv_data:32,pseudo:[5,194],pseudorandom:194,psi:[0,2,4,13,32,120],psil:[11,29,202],psil_dst_thread:32,psil_host_id_bcfg:32,psil_host_id_check:32,psil_init:32,psil_msg_host_id:32,psil_pair:32,psil_read:32,psil_src_thread:32,psil_src_thread_p:32,psil_thread:32,psil_thread_cfg_reg_addr:32,psil_thread_cfg_reg_val_hi:32,psil_thread_cfg_reg_val_lo:32,psil_thread_dis:32,psil_thread_en:32,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:32,psil_writ:32,psinfo:32,psuedo:5,pub:23,pub_boardcfg_rm_tisci:28,pulsar_0:[93,108,124,138,153,181],pulsar_1:[93,108,124,138,153,181],purpos:[0,14,23,32,37,51,65,79,94,109,125,139,154,168,182,192,194,195,196,198,202,204],put:[32,200,204],put_actflag_aesenc_bmek:200,put_actflag_aesenc_bmpkh:200,put_actflag_aesenc_ext_otp:200,put_actflag_aesenc_smek:200,put_actflag_aesenc_smpkh:200,put_actflag_plain_key_cnt:200,put_actflag_plain_key_rev:200,put_actflag_plain_mek_opt:200,put_actflag_plain_mpk_opt:200,put_actflag_plain_msv:200,put_actflag_plain_swrev_sbl:200,put_actflag_plain_swrev_sec_brdcfg:200,put_actflag_plain_swrev_sysfw:200,put_aesenc_bmek:200,put_aesenc_bmpkh:200,put_aesenc_ext_otp:200,put_aesenc_smek:200,put_aesenc_smpkh:200,put_enc_aes_kei:200,put_enc_bmpk_signed_aes_kei:200,put_enc_smpk_signed_aes_kei:200,put_indx_aesenc_ext_otp:200,put_iv_aesenc_bmek:200,put_iv_aesenc_bmpkh:200,put_iv_aesenc_ext_otp:200,put_iv_aesenc_smek:200,put_iv_aesenc_smpkh:200,put_plain_key_cnt:200,put_plain_key_rev:200,put_plain_keywr_min_v:200,put_plain_mek_opt:200,put_plain_mpk_opt:200,put_plain_msv:200,put_plain_swrev_sbl:200,put_plain_swrev_sec_brdcfg:200,put_plain_swrev_sysfw:200,put_rs_aesenc_bmek:200,put_rs_aesenc_bmpkh:200,put_rs_aesenc_ext_otp:200,put_rs_aesenc_smek:200,put_rs_aesenc_smpkh:200,put_size_aesenc_bmek:200,put_size_aesenc_bmpkh:200,put_size_aesenc_ext_otp:200,put_size_aesenc_smek:200,put_size_aesenc_smpkh:200,put_size_enc_a:200,put_size_enc_bmpk_signed_a:200,put_size_enc_smpk_signed_a:200,put_wprp_aesenc_ext_otp:200,qmode:12,qos:13,qqqq:204,queri:[5,7,17,18,28,196],query_freq_resp:5,question:18,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,27,28,29,32],quick:[193,195],quietli:[12,13],quirk:0,r5_0:[37,51,65,79,94,103,109,118,125,139,154,168,182],r5_1:[79,94,103,109,118,139,154,182],r5_2:[94,103,109,118,182],r5_3:[94,103,109,118],r5_cl0_c0:[97,112,204],r5_cl0_c1:[97,112,204],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,81,127,141,156,184],r5fss0_core0:[82,88,128,133,142,147,157,162,171,176,185,190],r5fss0_core1:[82,88,128,133,142,147,157,162,185,190],r5fss1_core0:[82,88,142,147,157,162,185,190],r5fss1_core1:[82,88,142,147,157,162,185,190],r5fss2_core0:[185,190],r5fss2_core1:[185,190],ra_init:32,ra_inst:28,ram:[3,10,14],random:[23,194,198,200,203,204],randomli:[19,194],randomstr:[23,198],rang:[3,5,10,12,13,22,25,32,35,38,42,43,44,49,52,56,57,58,63,66,70,71,72,77,80,84,85,86,92,94,95,98,99,100,101,107,109,110,113,114,115,116,123,126,129,130,131,132,137,140,143,144,145,146,152,155,158,159,160,161,166,169,173,174,175,180,183,186,187,188,189],range_num:28,range_num_sec:28,range_start:28,range_start_sec:28,rapidli:5,rare:5,rat:14,rat_exp_intr:140,rate:[5,14],rather:5,rational:14,raw:198,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,19,22,23,24,27,29,32,36,39,45,50,53,59,64,67,73,78,81,88,93,96,103,108,111,118,124,127,133,138,141,147,153,156,162,167,170,176,181,184,190,193,194,197,199,200,202,204,205,206],readabl:[3,32,33,47,61,75,90,105,121,135,150,164,178],readback:197,readi:[3,14,26],real:[5,9,11,12,13,28],realli:193,reamin:29,reason:[12,14,25,27,28,193,196],reboot:[32,194,196],rec_intr_pend:[95,110,126,140,155,169,183],receipt:[27,29],receiv:[2,3,5,11,14,25,29,32,35,49,63,77,92,95,107,110,123,126,137,140,152,155,166,180,183,194,205],recept:28,reciev:[0,26],recommend:[25,27,28,193,194],reconfigur:[8,25,27,205],record:12,recov:14,recoveri:[8,14,29],reduc:[28,29,198,200,201],redund:[200,201],ref:[9,11,12,13,28],refer:[0,2,5,6,14,19,25,26,27,28,29,36,39,50,53,64,67,78,81,93,96,108,111,124,127,138,141,153,156,167,170,181,184,193,195,196,197,200,201,202,203,204,205],reflect:[23,26,27,28,204],refresh:196,regard:[0,2,6,13],regardless:[5,6],region0:23,region1:23,region:[0,7,10,11,12,13,14,23,32,195,196,202,205],regist:[2,5,9,10,12,13,14,15,16,17,18,22,23,27,28,29,32,39,53,67,81,96,111,127,141,156,170,184,194,196,201],regular:[25,28],reject:[13,23,25,28,35,38,43,49,52,57,63,66,71,77,80,85,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188,197],rel:5,relat:[13,194,202],relationship:3,releas:[0,2,6,28,29,32,194,202,205],release_processor:14,relev:[14,23,193,197],reli:198,relinquish:14,reloc:3,remain:[0,3,5,7,22,27,29,193,197,198,200,204],remot:11,remov:[25,205],render:192,reorder:204,repeat:[22,193],replac:[12,23,195,200,201,204],repons:0,report:[14,28,32,204],repres:[3,5,23,28,32,33,34,40,44,45,47,48,54,58,59,61,62,68,72,73,75,76,82,86,88,90,91,97,101,103,105,106,112,116,118,121,122,128,132,133,135,136,142,146,147,150,151,157,161,162,164,165,171,175,176,178,179,185,189,190,197,201],represent:[23,201],reprogram:197,req:[23,200,201,204],req_distinguished_nam:[23,200,201,204],request:[0,3,5,6,7,8,11,15,16,17,18,19,20,21,23,24,25,26,27,28,29,32,35,38,42,43,49,52,56,57,63,66,70,71,77,80,84,85,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,194,197,199,205,206],request_processor:14,requir:[0,2,5,6,9,12,14,18,21,22,23,25,27,28,29,32,35,38,42,43,49,52,56,57,63,66,70,71,77,80,84,85,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,192,193,194,195,197,198,200,201,202,203,204,205],requisit:5,resasg:28,resasg_entri:28,resasg_entries_s:28,resasg_firewall_cfg:32,resasg_fwl_ch:32,resasg_fwl_id:32,resasg_subtype_bcdma_block_copy_chan:[44,58,72,86,175],resasg_subtype_bcdma_ring_block_copy_chan:[44,58,72,86,175],resasg_subtype_bcdma_ring_split_tr_rx_chan:[44,58,72,86,161,175,189],resasg_subtype_bcdma_ring_split_tr_tx_chan:[44,58,72,86,161,175,189],resasg_subtype_bcdma_split_tr_rx_chan:[44,58,72,86,161,175,189],resasg_subtype_bcdma_split_tr_tx_chan:[44,58,72,86,161,175,189],resasg_subtype_global_event_sevt:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_global_event_trigg:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_ia_bcdma_chan_data_completion_o:[44,58,72,86,175],resasg_subtype_ia_bcdma_chan_error_o:[44,58,72,86,175],resasg_subtype_ia_bcdma_chan_ring_completion_o:[44,58,72,86,175],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[44,58,72,86,161,175,189],resasg_subtype_ia_bcdma_rx_chan_error_o:[44,58,72,86,161,175,189],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[44,58,72,86,161,175,189],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[44,58,72,86,161,175,189],resasg_subtype_ia_bcdma_tx_chan_error_o:[44,58,72,86,161,175,189],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[44,58,72,86,161,175,189],resasg_subtype_ia_pktdma_rx_chan_error_o:[44,58,72,86,175],resasg_subtype_ia_pktdma_rx_flow_completion_o:[44,58,72,86,175],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[44,72,86],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[44,58,72,86,175],resasg_subtype_ia_pktdma_tx_chan_error_o:[44,58,72,86,175],resasg_subtype_ia_pktdma_tx_flow_completion_o:[44,58,72,86,175],resasg_subtype_ia_timermgr_evt_o:[44,72,86],resasg_subtype_ia_vint:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_ir_output:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_pktdma_cpsw_rx_chan:[44,58,72,86,175],resasg_subtype_pktdma_cpsw_tx_chan:[44,58,72,86,175],resasg_subtype_pktdma_flow_cpsw_rx_chan:[44,58,72,86,175],resasg_subtype_pktdma_flow_icssg_0_rx_chan:86,resasg_subtype_pktdma_flow_icssg_1_rx_chan:86,resasg_subtype_pktdma_flow_saul_rx_0_chan:[44,58,72,86,175],resasg_subtype_pktdma_flow_saul_rx_1_chan:[44,58,72,86,175],resasg_subtype_pktdma_flow_saul_rx_2_chan:[44,58,72,86,175],resasg_subtype_pktdma_flow_saul_rx_3_chan:[44,58,72,86,175],resasg_subtype_pktdma_flow_unmapped_rx_chan:[44,58,72,86,175],resasg_subtype_pktdma_icssg_0_rx_chan:86,resasg_subtype_pktdma_icssg_0_tx_chan:86,resasg_subtype_pktdma_icssg_1_rx_chan:86,resasg_subtype_pktdma_icssg_1_tx_chan:86,resasg_subtype_pktdma_ring_cpsw_rx_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_cpsw_tx_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_icssg_0_rx_chan:86,resasg_subtype_pktdma_ring_icssg_0_tx_chan:86,resasg_subtype_pktdma_ring_icssg_1_rx_chan:86,resasg_subtype_pktdma_ring_icssg_1_tx_chan:86,resasg_subtype_pktdma_ring_saul_rx_0_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_saul_rx_1_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_saul_rx_2_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_saul_rx_3_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_saul_tx_0_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_saul_tx_1_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_unmapped_rx_chan:[44,58,72,86,175],resasg_subtype_pktdma_ring_unmapped_tx_chan:[44,58,72,86,175],resasg_subtype_pktdma_saul_rx_0_chan:[44,58,72,86,175],resasg_subtype_pktdma_saul_rx_1_chan:[44,58,72,86,175],resasg_subtype_pktdma_saul_rx_2_chan:[44,58,72,86,175],resasg_subtype_pktdma_saul_rx_3_chan:[44,58,72,86,175],resasg_subtype_pktdma_saul_tx_0_chan:[44,58,72,86,175],resasg_subtype_pktdma_saul_tx_1_chan:[44,58,72,86,175],resasg_subtype_pktdma_unmapped_rx_chan:[44,58,72,86,175],resasg_subtype_pktdma_unmapped_tx_chan:[44,58,72,86,175],resasg_subtype_proxy_proxi:[101,116,132,146,161,189],resasg_subtype_ra_error_o:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_ra_generic_ipc:86,resasg_subtype_ra_gp:[101,116,132,146,161,189],resasg_subtype_ra_monitor:[28,101,116,132,146,161,189],resasg_subtype_ra_udmap_rx:[101,116,132,146,161,189],resasg_subtype_ra_udmap_rx_h:[101,116,132,146,161,189],resasg_subtype_ra_udmap_rx_uh:[132,146,161,189],resasg_subtype_ra_udmap_tx:[101,116,132,146,161,189],resasg_subtype_ra_udmap_tx_ext:[101,116,146,161,189],resasg_subtype_ra_udmap_tx_h:[101,116,132,146,161,189],resasg_subtype_ra_udmap_tx_uh:[132,146,161,189],resasg_subtype_ra_virtid:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_udmap_global_config:[44,58,72,86,101,116,132,146,161,175,189],resasg_subtype_udmap_invalid_flow_o:[101,116,132,146,161,189],resasg_subtype_udmap_rx_chan:[101,116,132,146,161,189],resasg_subtype_udmap_rx_flow_common:[101,116,132,146,161,189],resasg_subtype_udmap_rx_hchan:[101,116,132,146,161,189],resasg_subtype_udmap_rx_uhchan:[132,146,161,189],resasg_subtype_udmap_tx_chan:[101,116,132,146,161,189],resasg_subtype_udmap_tx_echan:[101,116,146,161,189],resasg_subtype_udmap_tx_hchan:[101,116,132,146,161,189],resasg_subtype_udmap_tx_uhchan:[132,146,161,189],resasg_utyp:32,resasg_validate_host:32,resasg_validate_resourc:32,resend:[8,22],resent:22,reserv:[2,3,5,6,7,12,13,14,19,23,26,27,28,29,32,35,38,42,43,49,52,56,57,63,66,70,71,77,80,84,85,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,192,197,200,202,204,205],reset:[2,4,5,6,7,14,22,23,32,149,195,196,203,204],resetdon:32,resetvec:23,resid:9,resourc:[0,3,6,8,14,18,25,29,30,34,35,36,38,43,46,48,49,50,52,57,60,62,63,64,66,71,74,76,77,78,80,85,89,91,92,93,94,95,98,100,104,106,107,108,109,110,113,115,119,120,122,123,124,126,129,131,134,136,137,138,140,143,145,148,151,152,153,155,158,160,163,165,166,167,169,174,177,179,180,181,183,186,188,191,193,206],resource_get:32,resource_get_range_num:32,resource_get_range_start:32,resource_get_secondary_host:32,resource_get_subtyp:32,resource_get_typ:32,respect:[198,200],respfreq_hz:5,respon:17,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,16,18,19,20,21,22,24,25,26,27,28,29,32,45,59,73,88,103,118,133,147,162,176,190,193,194,195,196,201,204,205],rest:[0,2,14,197,198,204,205],restor:[5,7,14],restrict:[13,18,32,197,202],result:[2,5,8,9,10,12,13,14,28,32,44,58,72,86,101,116,132,146,161,175,189,192,194,197,201],resum:7,ret:5,retain:[194,205],retent:[5,6,32],retention_get:32,retention_put:32,retriev:[3,6,12,18,28,32],reus:23,rev:[19,28,200,201],revers:5,review:22,revis:[4,19,26,28,29,32,192,196,198,200,203],rfc8017:192,rfc:192,rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:139,right:[5,28],ring:[0,2,4,9,13,25,32,38,52,66,80,95,110,120,126,140,155,169,183,197,205],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:32,ring_ba_lo_lo:32,ring_configur:32,ring_control2:12,ring_count_hi:32,ring_count_lo:32,ring_get_cfg:32,ring_mod:32,ring_mon_cfg:[12,32],ring_mon_cfg_respons:12,ring_monitor_mod:32,ring_monitor_queu:32,ring_monitor_sourc:32,ring_oes_get:32,ring_oes_set:32,ring_orderid:[12,32],ring_siz:[12,32],ring_validate_index:32,ring_virtid:32,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:23,rm_boardcfg:28,rm_core_init:32,rm_init:32,rma:200,rmboardcfghash:[23,198],role:25,rollback:[0,23,29,198,203],rom:[21,23,27,30,39,53,67,81,96,111,127,141,156,170,184,198,200,204,206],rom_msg_cert_auth_fail:26,rom_msg_cert_auth_pass:26,rom_msg_m3_to_r5_m3fw_result:26,rom_msg_r5_to_m3_m3fw:26,root:[0,2,14,20,21,25,28,192,196,197,198,200,204],round:25,rout:[13,28,32,197],router:[0,2,9,28],routin:194,row:[19,23,196,200,201],row_idx:17,row_mask:17,row_soft_lock:17,row_val:17,rsa:[0,192,200],rsassa:192,rsdv2:23,rsdv3:23,rsvd0:23,rsvd1:23,rsvd2:23,rsvd3:23,rsvd:[2,29],rto:[0,2],rule:[23,28,192,197],rules_fil:28,run:[0,2,3,5,14,22,26,28,32,37,51,65,79,94,109,125,139,154,168,182,193,194,196,197,199,204,205,206],runtim:[4,22,28,29,32,46,60,74,89,104,119,120,134,148,163,177,191,203,204],rwcd:[36,50,64,78,93,108,124,138,153,167,181],rwd:[36,50,64,78,93,108,124,138,153,167,181],rx_atyp:13,rx_burst_siz:13,rx_chan:[92,107,123,137,152,180],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[92,107,123,137,152,180],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[123,137,152,180],rxcq_qnum:13,sa2:2,sa2ul:[15,16,205],sa2ul_config:29,sa2ul_dkek_key_len:15,sa2ul_dsmek_key_len:16,sa2ul_inst:[15,16],sa_ul_pka:[95,110,140,155,183],sa_ul_trng:[95,110,140,155,183],safeti:[0,195],salt:[23,198],same:[0,2,5,6,12,22,23,28,29,32,149,192,194,196,198,201,204],sane:14,satisfi:5,saul0_rx:[42,56,70,84,99,114,173],saul0_tx:[42,56,70,84,99,114,173],saul:[29,199,206],saul_rx_0_chan:[35,43,49,57,63,71,77,85,166,174],saul_rx_1_chan:[35,43,49,57,63,71,77,85,166,174],saul_rx_2_chan:[35,43,49,57,63,71,77,85,166,174],saul_rx_3_chan:[35,43,49,57,63,71,77,85,166,174],saul_tx_0_chan:[35,43,49,57,63,71,77,85,166,174],saul_tx_1_chan:[35,43,49,57,63,71,77,85,166,174],save:[7,12],sbl:[20,26,200],sbl_data:26,scalabl:28,scale:25,scaling_factor:25,scaling_profil:25,scan:14,scenario:[0,14],schedul:[13,28,32],scheme:193,sci:[2,17,18,21,25,26,27,29,32],sciserv:0,script:28,sdbg_debug_ctrl:23,sdk:2,search:5,sec:[22,200,204],sec_bcfg_enc_iv:23,sec_bcfg_enc_r:23,sec_bcfg_hash:23,sec_bcfg_key_derive_index:23,sec_bcfg_key_derive_salt:23,sec_bcfg_ver:23,sec_boot_ctrl:23,sec_dbg_config:29,sec_debug_core_sel:23,sec_handover_cfg:29,sec_hsm_response_tx:[45,59,73,162,176,190],sec_low_priority_rx:[45,59,73,162,176,190],secboardcfghash:[23,198],secboardcfgv:[23,198],secmgr_swrv_status_reg_i:201,second:[14,28],secondari:[9,28,32,200,201],secondary_host:[9,28],secondarybootload:26,secproxi:25,secreci:194,secret:[27,29,192,205],section:[2,12,13,14,23,26,28,29,33,35,36,38,42,43,47,49,50,52,56,57,61,63,64,66,70,71,75,77,78,80,84,85,90,92,93,95,98,99,100,105,107,108,110,113,114,115,121,123,124,126,129,130,131,135,137,138,140,143,144,145,150,152,153,155,158,159,160,164,166,167,169,173,174,178,180,181,183,186,187,188,192,193,194,197,203,204],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,25,26,27,28,30,31,33,34,35,36,37,38,39,40,41,42,43,44,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,155,156,157,158,159,160,161,163,164,165,166,167,168,169,170,171,172,173,174,175,177,178,179,180,181,182,183,184,185,186,187,188,189,191,192,193,194,195,196,197,199,201,202,206],see:[3,5,6,13,14,15,16,21,22,23,28,29,32,45,59,73,88,103,118,133,147,162,176,190,192,194,196,197,198,200,204],seen:32,select:[5,12,25,32,37,51,65,79,94,109,125,139,154,168,182,204],selector:[13,32],self:14,send:[2,3,5,12,25,26,27,28,29,32,44,58,72,86,101,116,132,146,161,175,189,197],send_receive_with_timeout:5,sender:[2,205],sensit:[193,202],sent:[2,3,5,7,20,24,25,26,27,28,29,32,39,53,67,81,96,111,127,141,156,170,184,197,198,205],separ:[0,2,12,14,25,28,29,194,198],seq:2,sequenc:[2,3,5,7,23,26,27,28,32,46,60,74,89,104,119,134,148,163,177,191,193,198,200,201,204,205],serv:[23,25,28,192],server:26,servic:[0,2,26,28,29,192,193,202],set:[0,2,3,5,6,7,10,11,12,13,17,20,22,23,25,27,28,29,32,37,39,46,51,53,60,65,67,74,79,81,89,94,96,104,109,111,119,125,127,134,139,141,148,154,156,163,168,170,177,182,184,191,192,193,194,196,197,198,200,201,202,204,205],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:32,set_module_reset:32,set_processor_config:[14,23],set_processor_control:14,set_processor_suspend_readi:14,sete:20,setup:[5,10,14,196],sever:3,sevt:[38,52,66,80,95,110,126,140,155,169,183],sfals:9,sgx544:[94,109],sha2:[0,23,192,198,203],sha512:[201,204],sha:[23,200],shall:[14,192,193],share:[3,6,7,28,92,107,123,137,152,180,194,204],shatyp:[23,201],shavalu:[23,201],she:0,shift:[13,201],should:[2,5,7,14,19,21,22,23,26,28,32,37,40,51,54,65,68,79,82,94,97,109,112,125,128,139,142,154,157,168,171,182,185,193,197,200,204],show:[23,28,32,192,198,204,205],shown:[2,23,28,197,198,203,204],shutdown:14,side:[15,24,193,194,196,200,205],sigend:200,sign:[19,20,21,22,25,27,28,29,32,199,200,204,206],signatur:[22,192,204],signific:[23,201],significand:32,signing_config:204,silicon:[14,27],similar:[2,14,193,197,204],similarli:5,simpl:18,simplest:193,simpli:[36,50,64,78,93,108,124,138,153,167,181],simplifi:5,simutan:25,sinc:[0,2,6,14,23,25,26,27,193],singl:[14,26,28,32,194,196,198,204],single_cor:14,singlecore_onli:14,situat:[26,194],size:[3,12,14,15,16,22,23,25,26,27,28,29,32,194,200,201],size_byt:12,sizeof:[5,25,201],skip:[14,23,204],slave:[2,197],sleep:[3,7],slight:0,slightli:6,slot:[36,50,64,78,93,108,124,138,153,167,181,197],small:5,smaller:196,smek:[4,19,200],smpk:[19,200,201,204],smpkh:[19,200],sms_main_0_secctrl_0:[40,54,68,171],sms_wkup_0_secctrl_0:[157,185],snapshot:5,snippet:[5,201],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,19,22,23,25,26,27,28,29,32,34,35,37,38,39,40,42,43,44,45,46,48,49,51,52,53,54,56,57,58,59,60,62,63,65,66,67,68,70,71,72,73,74,76,77,79,80,81,82,84,85,86,87,88,89,91,92,94,95,96,97,98,99,100,101,102,103,104,106,107,109,110,111,112,113,114,115,116,117,118,119,122,123,125,126,127,128,129,130,131,132,133,134,136,137,139,140,141,142,143,144,145,146,147,148,149,151,152,154,155,156,157,158,159,160,161,162,163,165,166,168,169,170,171,173,174,175,176,177,179,180,182,183,184,185,186,187,188,189,190,191,193,195,196,197,200,202,205,206],soc_doc_am6_public_host_desc_host_list:25,soc_events_in:[38,140,155,169,183],soc_events_in_64:[147,162,190],soc_events_in_65:[147,162,190],soc_events_in_66:[147,162,190],soc_events_in_67:[147,162,190],soc_events_in_68:[147,162,190],soc_events_in_69:[147,162,190],soc_events_in_70:[147,162,190],soc_events_in_71:[147,162,190],soc_events_in_720:190,soc_events_in_721:190,soc_events_in_722:190,soc_events_in_723:190,soc_events_in_724:190,soc_events_in_725:190,soc_events_in_726:190,soc_events_in_727:190,soc_events_in_728:[162,190],soc_events_in_729:[162,190],soc_events_in_72:[147,162,190],soc_events_in_730:[162,190],soc_events_in_731:[162,190],soc_events_in_732:[147,162,190],soc_events_in_733:[147,162,190],soc_events_in_734:[147,162,190],soc_events_in_735:[147,162,190],soc_events_in_73:[147,162,190],soc_events_in_74:190,soc_events_in_75:190,soc_events_in_76:190,soc_events_in_77:190,soc_events_in_78:190,soc_events_in_79:190,soc_events_out_level:140,soc_phys_addr_t:18,soc_uid:[21,204],soft:196,softwar:[2,3,7,8,22,25,26,27,28,37,51,65,79,94,109,125,139,154,168,182,192,193,194,196,197,198,200,201,202,203,204],sofwar:20,some:[5,6,9,10,12,13,14,25,34,35,37,38,42,43,48,49,51,52,56,57,62,63,65,66,70,71,76,77,79,80,84,85,91,92,94,95,98,99,100,106,107,109,110,113,114,115,122,123,125,126,129,130,131,136,137,139,140,143,144,145,151,152,154,155,158,159,160,165,166,168,169,173,174,179,180,182,183,186,187,188,197,203,205],soon:194,sop:32,sort:28,sound:193,sourc:[3,5,6,9,11,12,13,32,33,47,61,75,90,105,121,135,150,164,178,197,198],space:5,span:[193,197],special:[6,14,23,33,47,61,75,90,105,121,135,150,164,178,204],specif:[0,2,3,5,6,13,15,17,21,23,24,25,26,27,28,32,35,38,42,43,46,49,52,56,57,60,63,66,70,71,74,77,80,84,85,89,92,95,98,99,100,104,107,110,113,114,115,119,123,126,129,130,131,134,137,140,143,144,145,148,149,152,155,158,159,160,163,166,169,173,174,177,180,183,186,187,188,191,192,193,194,195,196,197,200,204,205,206],specifi:[7,9,11,12,13,14,17,18,19,21,22,23,24,25,26,27,28,29,32,33,34,37,47,48,51,61,62,65,75,76,79,90,91,94,105,106,109,121,122,125,135,136,139,150,151,154,164,165,168,178,179,182,192,196,198,200,204,205],spectrum:5,speed:193,spi:[38,52,66,80,95,110,126,140,155,169,183],spi_64:[45,59,73,88,133,147,162,176,190],spi_65:[45,59,73,88,133,147,162,176,190],spi_66:[45,59,73,88,133,147,162,176,190],spi_67:[45,59,73,88,133,147,162,176,190],spi_68:[45,59,73,88,133,147,162,176,190],spi_69:[133,147,162,190],spi_70:[133,147,162,190],spi_71:[133,147,162,190],spi_720:190,spi_721:190,spi_722:190,spi_723:190,spi_724:190,spi_725:190,spi_726:190,spi_727:190,spi_728:[162,190],spi_729:[162,190],spi_72:[133,147,162,190],spi_730:[162,190],spi_731:[162,190],spi_732:[147,162,190],spi_733:[147,162,190],spi_734:[147,162,190],spi_735:[147,162,190],spi_73:[133,147,162,190],spi_74:190,spi_75:190,spi_76:190,spi_77:190,spi_78:190,spi_79:190,spl:[23,26],split:[0,13,14,200],split_tr_rx_chan:[35,43,49,57,63,71,77,85,152,160,166,174,180,188],split_tr_tx_chan:[35,43,49,57,63,71,77,85,152,160,166,174,180,188],spmkh:200,spoof:[37,51,65,79,94,109,125,139,154,168,182],spread:5,sproxi:[45,59,73,88,103,118,133,147,162,176,190],sproxy_priv:[36,50,64,78,93,108,124,138,153,167,181],sr1:[197,206],sr2:206,sram:[3,14,25,26,28,29],src_id:9,src_index:9,src_thread:11,ss_device_id:32,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,46,60,74,89,104,119,134,148,163,177,191,193],stai:6,standalon:[29,196],standard:[0,2,6,9,10,11,12,13,14,19,20,27,28,29,32,197],standbi:3,standbywfil2:14,start:[3,5,6,11,13,14,17,18,23,27,28,32,36,44,50,58,64,72,78,86,93,101,108,116,124,132,138,146,153,161,167,175,181,189,193,200,201,204,205],start_address:[18,23],start_resourc:28,startaddress0:23,startaddress1:23,startaddress:23,startup:[3,14,18,193],stat_pend:[126,140,155,183],state:[0,3,5,6,7,8,12,14,27,28,32,193,196,200,201,205],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,26,32,37,51,65,79,94,109,125,139,154,168,182,196,202,204],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:205,steer:[9,28],step:[7,12,14,15,16,22,26,27,28,192,193,198,200,203,204,205],still:[2,5,26,27,28,204],stop:14,storag:28,store:[2,5,13,15,16,27,29,194,196,201],str:3,stream:0,stricter:202,string:[3,23,32,194,198,203,204],strongli:[27,193],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,26,27,28,29],structur:[14,23,26,198,204],structutr:26,strucutr:26,strue:9,studio:204,sub:3,sub_vers:3,subhdr:[25,28,29],subject:9,subordin:[12,13],subpath:204,subsect:[2,26,197],subsequ:[22,28,29,200],subset:[13,23,24,193],substructur:[27,28],subsystem:[0,2,9,10,11,12,13,14,32,33,34,47,48,61,62,75,76,90,91,105,106,121,122,135,136,150,151,164,165,178,179,202],subtyp:[28,32,44,58,72,86,101,116,132,146,161,175,189],subvers:32,succe:[5,23,25],succeed:2,succes:18,success:[2,5,6,11,14,15,16,19,22,23,24,192,198,203],successfulli:[18,204],suffic:[5,204],suggest:192,summar:23,summari:0,superset:198,superstructur:25,supervisor:[11,12,13,25,29],supervisor_host_id:29,supervisori:29,suppli:[13,23,33,47,61,75,90,105,121,135,150,164,178,197,198,204],support:[0,2,5,12,13,14,15,16,20,21,22,23,25,26,27,28,29,32,44,58,72,86,101,116,132,146,161,175,189,196,198,201,202,203,204,205],suppress:[13,32],sure:[9,13,14,27,28,193],suspend:[7,14],sw_main_warmrst:149,sw_mcu_warmrst:149,sw_rev:26,swrev:[19,20,23,26,29,32,199,204,206],swrev_sbl:201,swrev_sysfw:201,swrstdisabl:6,swrv:[23,204],symmetr:[0,16,194],synchron:12,syncreset:6,syntax:23,sysfw:[0,14,20,26,28,193,195,198,199,200,204,206],sysfw_boardcfg_rul:28,sysfw_boardcfg_valid:28,sysfw_boot_seq:23,sysfw_data:26,sysfw_fwl_ext:23,sysfw_hs_boardcfg:23,sysfw_image_integr:23,sysfw_image_load:23,sysfw_vers:32,sysreset:195,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,24,26,27,28,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,193,194,195,196,197,199,200,201,202,203,205,206],system_intr_level:[155,183],systemresetwhileconnect:204,sz0:32,sz1:32,sz2:32,sz3:32,tabl:[0,2,6,9,12,13,14,23,25,26,27,32,33,37,39,47,51,53,61,65,67,75,79,81,90,94,96,105,109,111,121,125,127,135,139,141,150,154,156,164,168,170,178,182,184,196,197,198,202,204,205],taddr:11,tag:[13,32],take:[0,11,12,23,25,26,28,29,32,35,36,38,42,43,49,50,52,56,57,63,64,66,70,71,77,78,80,84,85,92,93,95,98,99,100,107,108,110,113,114,115,123,124,126,129,130,131,137,138,140,143,144,145,152,153,155,158,159,160,166,167,169,173,174,180,181,183,186,187,188,192,193,196,197,204,205],taken:[2,27,192],tamper:7,target:[0,5,10,21,22,23,32,198,200,203,204,205],target_err:[95,110],target_freq_hz:5,task:[12,25],tbd:192,tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:140,tcu_cmd_sync_s_intr:140,tcu_event_q_ns_intr:140,tcu_event_q_s_intr:140,tcu_global_ns_intr:140,tcu_global_s_intr:140,tcu_ras_intr:140,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,32],technic:[6,14,23,197],technolog:23,templat:201,term:[0,193],termin:[5,28],test_image_enc_iv:23,test_image_enc_r:23,test_image_key_derive_index:23,test_image_key_derive_salt:23,test_image_length:23,test_image_s:201,test_image_sha512:[23,201],tester:194,texa:[0,4,201,204,206],text:[25,28,204],than:[5,11,12,13,23,28,44,58,72,86,101,116,132,146,161,175,189,193,204,205],thei:[2,5,12,13,28,32,196,197,198,200,204,205],them:[26,32,33,47,61,75,90,92,105,107,121,123,135,137,150,152,164,178,180,204],themselv:14,theorit:22,therefor:[7,11,12,25,28,196],therm_lvl_gt_th1_intr:140,therm_lvl_gt_th2_intr:140,therm_lvl_lt_th0_intr:140,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,70,71,72,73,74,75,76,77,78,79,80,81,82,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,200,201,202,203,204,205],those:[3,14,23],though:[29,37,51,65,79,94,109,125,139,154,168,182,193,204],thrd_id:11,thread:[2,28,29,32,202],three:18,threshold:[12,32,45,59,73,88,103,118,133,147,162,176,190],through:[2,9,11,12,13,14,20,21,22,23,27,28,29,194,196,197,202,204],throughout:32,throughput:194,thu:[9,25,26,28,200],thumb:14,ti_bcfg_info:23,ti_enc_info:23,ti_load_info:23,tiboot3:23,tied:[20,21,196],tif:[0,2,3,14,18,19,23,26,32,35,36,37,38,42,43,49,50,51,52,56,57,63,64,65,66,70,71,78,93,108,124,138,152,153,154,155,158,159,160,166,167,168,169,173,174,180,181,182,183,186,187,188],tifek:23,tifs0:[45,59,73,176],tifs2dm:[37,45,51,59,65,73,154,162,168,176,182,190],tifs_hsm:[45,59,73,162,176,190],till:27,time:[6,9,11,12,13,14,17,22,26,27,28,29,32,36,50,64,78,93,108,124,138,153,167,181,193,194,196,199,200,206],timedout:14,timeout:[13,14,32],timer_pwm:[38,52,66,80,126,140,155,169,183],timermgr_evt:[38,66,80],timestamp:7,timpk:200,tisci:[0,22,23,26,32,33,34,35,36,38,42,43,47,48,49,50,52,56,57,61,62,63,64,66,70,71,75,76,77,78,80,84,85,90,91,92,93,95,98,99,100,105,106,107,108,110,113,114,115,121,122,123,124,126,129,130,131,135,136,137,138,140,143,144,145,150,151,152,153,155,158,159,160,164,165,166,167,169,173,174,178,179,180,181,183,186,187,188,196,197,200,203,205],tisci_get_trace_config_req:3,tisci_get_trace_config_resp:3,tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29],tisci_msg_:2,tisci_msg_board_config:[25,26,28,32,193],tisci_msg_board_config_pm:[25,26,27,193],tisci_msg_board_config_pm_handl:27,tisci_msg_board_config_pm_req:27,tisci_msg_board_config_pm_resp:27,tisci_msg_board_config_req:25,tisci_msg_board_config_resp:25,tisci_msg_board_config_rm:[26,28,193],tisci_msg_board_config_rm_handl:28,tisci_msg_board_config_rm_req:28,tisci_msg_board_config_rm_resp:28,tisci_msg_board_config_secur:[26,29,193,198],tisci_msg_board_config_security_req:29,tisci_msg_board_config_security_resp:29,tisci_msg_boot_notif:26,tisci_msg_boot_notification_req:[3,26],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[197,202],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:18,tisci_msg_fwl_change_owner_info_resp:18,tisci_msg_fwl_get_firewall_region_req:18,tisci_msg_fwl_get_firewall_region_resp:18,tisci_msg_fwl_set_firewall_region_req:18,tisci_msg_fwl_set_firewall_region_resp:18,tisci_msg_get_clock:27,tisci_msg_get_clock_par:27,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,27],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:27,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:197,tisci_msg_get_keycnt_keyrev_req:20,tisci_msg_get_keycnt_keyrev_resp:20,tisci_msg_get_num_clock_par:27,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:196,tisci_msg_get_otp_row_lock_status_req:17,tisci_msg_get_otp_row_lock_status_resp:17,tisci_msg_get_soc_uid:204,tisci_msg_get_soc_uid_req:21,tisci_msg_get_soc_uid_resp:21,tisci_msg_get_swrev_req:20,tisci_msg_get_swrev_resp:20,tisci_msg_keywriter_req:19,tisci_msg_keywriter_resp:19,tisci_msg_lock_otp_row:196,tisci_msg_lock_otp_row_req:17,tisci_msg_lock_otp_row_resp:17,tisci_msg_lpm_wake_reason_req:7,tisci_msg_lpm_wake_reason_resp:7,tisci_msg_open_debug_fwl:204,tisci_msg_open_debug_fwls_req:21,tisci_msg_open_debug_fwls_resp:21,tisci_msg_pm_board_config_pm:27,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[23,32,192,203,205],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:205,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:205,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:205,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:205,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:[192,205],tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:205,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:205,tisci_msg_query_freq:[27,39,53,67,81,96,111,127,141,156,170,184],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:201,tisci_msg_read_otp_mmr:196,tisci_msg_read_otp_mmr_req:17,tisci_msg_read_otp_mmr_resp:17,tisci_msg_read_swrev:201,tisci_msg_receiv:32,tisci_msg_rm_board_config_rm:28,tisci_msg_rm_get_resource_rang:28,tisci_msg_rm_get_resource_range_req:28,tisci_msg_rm_get_resource_range_resp:28,tisci_msg_rm_irq_releas:28,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:28,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:28,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[28,202],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:28,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:28,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[28,202],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:28,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:28,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:28,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[92,107,123,137,152,180],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:28,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:28,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:28,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:28,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:194,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_get_dsmek_req:16,tisci_msg_sa2ul_get_dsmek_resp:16,tisci_msg_sa2ul_release_dkek:194,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_release_dsmek_req:16,tisci_msg_sa2ul_release_dsmek_resp:16,tisci_msg_sa2ul_set_dkek:194,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sa2ul_set_dsmek_req:16,tisci_msg_sa2ul_set_dsmek_resp:16,tisci_msg_sec_handov:205,tisci_msg_security_handover_req:24,tisci_msg_security_handover_resp:24,tisci_msg_sender_host_id:32,tisci_msg_set_clock:27,tisci_msg_set_clock_par:27,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:27,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:27,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[27,39,53,67,81,96,111,127,141,156,170,184],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[23,197,202],tisci_msg_set_io_isolation_req:7,tisci_msg_set_io_isolation_resp:7,tisci_msg_set_keyrev_req:[20,201],tisci_msg_set_keyrev_resp:20,tisci_msg_set_swrev_req:20,tisci_msg_set_swrev_resp:20,tisci_msg_soft_lock_otp_write_glob:196,tisci_msg_soft_lock_otp_write_global_req:17,tisci_msg_soft_lock_otp_write_global_resp:17,tisci_msg_sys_reset:[27,195],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:28,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[29,201],tisci_msg_write_otp_row:196,tisci_msg_write_otp_row_req:17,tisci_msg_write_otp_row_resp:17,tisci_msg_write_swrev:[29,201],tisci_otp_revision_identifi:20,tisci_query_fw_caps_req:3,tisci_query_fw_caps_resp:3,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todai:14,todo:198,togeth:[13,23,201],toler:[5,23,25],too:32,tool:[28,204],top:[14,26,29],topic:[0,206],total:[12,14,15,16,194,202],toward:205,trace:[0,3,9,25,197,206],trace_data_vers:32,trace_dst:25,trace_dst_en:[3,25],trace_dst_itm:25,trace_dst_mem:25,trace_dst_uart0:25,trace_src:25,trace_src_bas:25,trace_src_en:[3,25],trace_src_pm:25,trace_src_rm:25,trace_src_sec:25,trace_src_supr:25,trace_src_us:25,track:[2,193],tradit:0,transact:[22,194,197],transfer:[2,13,14,18,23,29,197,204],transit:[6,32,201,202],translat:[9,201],transmit:[2,11,32,95,110,126,140,155,183],transmitt:2,travers:197,treatment:13,tree:[27,29],tremend:0,tri:14,tricki:194,trigger:[7,9,19,38,52,66,80,95,110,126,140,155,169,183],tripl:25,trivial:14,trm:[5,13,14,18,26,36,38,50,52,64,66,78,80,93,108,110,124,126,138,140,153,155,167,169,181,183,197,202],trng:202,trust:[0,2,14,20,21,22,25,192,196,198,200,204],tune:29,turn:[6,7,14,32],tweak:[27,39,53,67,81,96,111,127,141,156,170,184],two:[2,14,22,23,25,28,193,196,197,198,200,204,205],tx_atyp:13,tx_burst_siz:13,tx_chan:[92,107,123,137,152,180],tx_chan_typ:13,tx_credit_count:13,tx_echan:[92,107,137,152,180],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[92,107,123,137,152,180],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[123,137,152,180],txcq_qnum:13,txt:204,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29,32,35,42,43,49,56,57,63,70,71,77,84,85,92,99,100,107,114,115,120,123,130,131,137,144,145,152,159,160,166,173,174,180,187,188,192,193,195,197,198],typic:[0,5,6,12,14,193,200,204],u16:[2,3,9,10,11,12,13,18,23,25,26,27,28,29],u32:[2,3,5,6,7,9,10,11,12,13,14,17,18,19,20,21,23,25,26,27,28,29,32],u64:[3,5,7,21,23,26],uart0:32,uart1:32,uart:[25,27,193],udma:[0,13,95,110,126,140,155,183,197],udma_ch_atyp:32,udma_ch_burst_s:32,udma_ch_cq_qnum:32,udma_ch_fetch_s:32,udma_ch_orderid:32,udma_ch_pause_on_err:32,udma_ch_prior:32,udma_ch_qo:32,udma_ch_sched_prior:32,udma_ch_thread_id:32,udma_ch_typ:32,udma_flow_desc_typ:32,udma_flow_dest_tag_sel:32,udma_flow_rx_dest_qnum:32,udma_flow_rx_einfo_pres:32,udma_flow_rx_error_handl:32,udma_flow_rx_fdq0_sz0_qnum:32,udma_flow_rx_fdq0_sz1_qnum:32,udma_flow_rx_fdq0_sz2_qnum:32,udma_flow_rx_fdq0_sz3_qnum:32,udma_flow_rx_fdq1_qnum:32,udma_flow_rx_fdq2_qnum:32,udma_flow_rx_fdq3_qnum:32,udma_flow_rx_ps_loc:32,udma_flow_rx_psinfo_pres:32,udma_flow_rx_size_thresh_en:32,udma_flow_rx_sop_offset:32,udma_flow_src_tag_sel:32,udma_rx_ch_flow_id_count:32,udma_rx_ch_flow_id_start:32,udma_rx_ch_ignore_long:32,udma_rx_ch_ignore_short:32,udma_tx_ch_credit_count:32,udma_tx_ch_fdepth:32,udma_tx_ch_filt_einfo:32,udma_tx_ch_filt_psword:32,udma_tx_ch_supr_tdpkt:32,udma_tx_ch_tdtyp:32,udma_utc_ctrl:28,udmap0_cfgstrm_tx:[99,114,130,144,159,187],udmap0_rx:[99,114],udmap0_trstrm_tx:[99,114,130,144,159,187],udmap0_tx:[99,114],udmap:[2,4,9,11,12,28,32],udmap_flow_cfg:32,udmap_flow_get_cfg:32,udmap_flow_sz_cfg:32,udmap_flow_sz_get_cfg:32,udmap_gcfg_cfg:[13,32],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:32,udmap_init:32,udmap_oes_get:32,udmap_oes_set:32,udmap_rx:[99,100,114,115,131,145,160,188],udmap_rx_ch_cfg:32,udmap_rx_ch_get_cfg:32,udmap_rx_ch_set_thrd_id:32,udmap_rx_h:[100,115,131,145,160,188],udmap_rx_uh:[131,145,160,188],udmap_tx:[99,100,114,115,131,145,160,188],udmap_tx_ch_cfg:32,udmap_tx_ch_get_cfg:32,udmap_tx_ch_set_thrd_id:32,udmap_tx_ext:[100,115,145,160,188],udmap_tx_h:[100,115,131,145,160,188],udmap_tx_uh:[131,145,160,188],ufs_intr:[140,183],uid:[23,29],uid_len_word:21,uint32_t:[5,201],unabl:204,unavail:205,unawar:2,uncondit:[15,16],undefin:[28,197],under:[2,27,28,197],underli:[5,196,197],understand:[2,3,29,193],understood:[39,53,67,81,96,111,127,141,156,170,184],unencrypt:200,unifi:0,uniqu:[0,21,22,23,25,27,28,32,36,37,44,50,51,58,64,65,72,78,79,86,93,94,101,108,109,116,124,125,132,138,139,146,153,154,161,167,168,175,181,182,189,194],unit:[0,13,25],unknown:13,unless:[5,14,204],unlock:[0,21,22,23,27],unmap:[9,32],unmapped_rx_chan:[35,43,49,57,63,71,77,85,166,174],unmapped_tx_chan:[35,43,49,57,63,71,77,85,166,174],unown:[14,197,202],unpair:[32,202],unprivileg:197,unrel:197,unsign:[25,28,198],unsuccess:22,unsupport:29,until:[3,14,22,27,28,29,32,194,196,198,201,203],unus:[5,8,10,11,18,28,29,32],updat:[14,23,27,28,198,202,204],upfront:193,upon:[7,28,29,192,193],upper:[12,23,32,197],upto:14,url:28,usag:[2,15,16,18,20,21,24,26,32,194,195],usart_irq:[95,110,126,140,155,183],usb0:7,usb1:7,uscif:204,use:[0,2,3,6,7,8,10,11,12,13,14,19,23,25,28,29,32,35,37,38,42,43,46,49,51,52,56,57,60,63,65,66,70,71,74,77,79,80,84,85,89,92,94,95,98,99,100,104,107,109,110,113,114,115,119,123,125,126,129,130,131,134,137,139,140,143,144,145,148,152,154,155,158,159,160,163,166,168,169,173,174,177,180,182,183,186,187,188,191,192,193,194,195,196,197,198,200,202,204,205],use_dkek:194,useabl:[94,109],usecas:[3,5,14,23,25,27,39,53,67,81,96,111,127,141,156,170,184,203,205],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,19,20,21,22,23,25,26,27,28,29,32,33,37,38,42,43,46,47,51,52,56,57,60,61,65,66,70,71,74,75,79,80,84,85,89,90,94,95,98,99,100,104,105,109,110,113,114,115,119,121,125,126,129,130,131,134,135,139,140,143,144,145,148,149,150,154,155,158,159,160,163,164,168,169,173,174,177,178,182,183,186,187,188,191,192,193,194,195,196,198,200,201,202,203,204,205],useful:32,user:[0,2,5,8,13,14,23,25,27,28,32,33,34,36,39,47,48,50,53,61,62,64,67,75,76,78,81,90,91,93,96,105,106,108,111,121,122,124,127,135,136,138,141,150,151,153,156,164,165,167,170,178,179,181,184,192,193,194,195,200,201,205],uses:[2,3,9,23,194,200,205],using:[0,11,13,14,18,21,22,23,25,26,27,28,29,32,92,107,123,137,152,180,192,193,194,196,197,198,200,203,204],usual:[2,5],utc_chan_start:13,util:[0,9,11,32,104,119,134,148,163,191],v0_mcp_hi_intlvl:[155,183],v0_mcp_lo_intlvl:[155,183],v0_vusr_in_int:[155,183],v0_vusr_intlvl:[155,183],v1_5:192,v1_mcp_hi_intlvl:[155,183],v1_mcp_lo_intlvl:[155,183],v1_vusr_in_int:[155,183],v1_vusr_intlvl:[155,183],v2020:0,v3_ca:[23,200,201,204],val:[23,200],valid:[2,3,5,7,11,14,19,23,25,26,32,35,38,42,43,49,52,56,57,63,66,70,71,77,80,84,85,92,95,98,99,100,107,110,113,114,115,123,126,129,130,131,137,140,143,144,145,152,155,158,159,160,166,169,173,174,180,183,186,187,188,192,193,201,205],valid_param:[9,10,11,12,13,32],valid_param_hi:32,valid_param_lo:32,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,17,19,20,22,23,25,26,27,28,29,32,35,38,39,42,43,46,49,52,53,56,57,60,63,66,67,70,71,74,77,80,81,84,85,89,92,95,96,98,99,100,104,107,110,111,113,114,115,119,123,126,127,129,130,131,134,137,140,141,143,144,145,148,149,152,155,156,158,159,160,163,166,169,170,173,174,177,180,183,184,186,187,188,191,192,194,196,197,200,201,202,203,204],vari:[6,8,14,28,193,196],variabl:28,variant:[23,204],variat:0,variou:[0,2,5,6,14,22,23,29,32,192,193,197,198,202,203],vector:[7,14,23,192,198,203],ver:200,veri:[5,14],verif:[192,201],verifi:[2,11,13,22,23,27,28,32,192,198,201,203,204],version:[3,5,25,28,29,32,192,198,200,204],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,16,21,22,25,28,29,33,34,47,48,61,62,75,76,90,91,105,106,121,122,135,136,150,151,164,165,178,179,197,205],video:[39,141,156,170,184],view:[0,5,6,204],vint:[9,38,52,66,80,95,110,126,140,155,169,183],vint_status_bit_index:9,virt:[12,32],virtid:12,virtual:[0,9,28,32,37,51,65,79,94,109,125,139,154,168,182],vision:[141,156,184],voltag:193,vpac_level:[155,183],vpu_wave521cl_intr:[155,183],vshs9c9qqwgrb:[23,200,204],wai:[2,23,32,194,198,204],wait:[22,26,32],wake:[6,195],wake_arm:32,wake_handl:32,wake_sourc:7,wake_timestamp:7,wakeup:[7,14,32,104,119,134,148,163,191],want:23,warm:[8,196],warn:[2,14,44,58,72,86,101,116,132,146,161,175,189],well:[2,5,12,22,25,27,28,29,32,198,201,204],were:200,wfe:14,wfi:14,what:[0,5,7,9,11,25,28,39,53,67,81,96,111,127,141,156,170,184,193,195],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,22,23,25,26,28,29,32,39,53,67,81,96,111,127,141,156,170,184,192,193,194,195,197,198,203,204,205],whenev:28,where:[0,5,9,10,12,13,14,22,23,27,28,29,36,50,64,78,93,108,124,138,153,167,181,193,194,201,202,203,204],wherev:194,whether:[0,2,10,12,13,23,28,29,192],which:[0,2,5,6,7,9,11,12,13,14,19,23,25,26,27,28,29,32,33,37,39,45,47,51,53,59,61,65,67,73,75,79,81,88,90,94,96,103,105,109,111,118,121,125,127,133,135,139,141,147,150,154,156,162,164,168,170,176,178,182,184,190,192,193,194,196,198,200,202,204,205],whitelist:197,who:[12,13,28,29,194,205],whole:[27,28],whose:[11,28,201],wide:[5,6,8,12,27,29,32,204],wider:193,width:[11,196],wild:204,wildcard:[29,197,202,204],window:204,wipe:205,wise:26,wish:29,within:[5,6,9,10,11,12,13,14,22,26,28,29,32,35,38,43,49,52,57,63,66,71,77,80,85,92,95,98,100,107,110,113,115,123,126,129,131,137,140,143,145,152,155,158,160,166,169,174,180,183,186,188],without:[2,19,23,200],wkup:[27,32,51,149,168,195],wkup_0_r5_0:[51,59,168,176],wkup_0_r5_0_nonsecur:[50,167],wkup_0_r5_0_secur:[50,167],wkup_0_r5_1:[51,59,168,176],wkup_hsm0:[157,185],wkup_i2c0:7,wkup_icemelter0:7,wkup_r5fss0_core0:[40,45,54,59,68,73,171,176],wkup_rtc0:7,wkup_tifs0:[162,190],wkup_timer0:7,wkup_timer1:7,wkup_uart0:7,woke:7,won:23,wont:23,word:[11,13,21,22,26,28,32,197,204],work:[13,28,29,196],workaround:[0,12],worst:14,would:[5,8,14,19,23,25,26,27,28,33,47,61,75,90,105,121,135,150,164,178,200,201,202,204],wprp:[23,200],wrap:[2,12],writabl:197,write:[2,3,4,10,12,13,14,19,22,23,29,32,36,45,50,59,64,73,78,88,93,103,108,118,124,133,138,147,153,162,167,176,181,190,194,199,200,202,204,206],write_host:[29,196],writeback:[25,28],writer:[196,199,206],written:[11,12,17,22,32,194,196],x0fsqgtpwbgpuiv:[23,200,204],x509:[4,14,19,21,22,26,29,198,203],x509_extens:[23,200,201,204],xds110:204,xmit_intr_pend:[95,110,126,140,155,169,183],xyz:[33,47,61,75,90,105,121,135,150,164,178],yes:14,yet:[5,9,22,23],you:[2,13,14,29,193,204],your:[5,6,14],zero:[2,5,9,12,13,14,17,18,22,23,27,28,198,200,201,203,204]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Derived SMEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62AX Clock Identifiers","AM62AX Devices Descriptions","AM62AX DMA Device Descriptions","AM62AX Firewall Descriptions","AM62AX Host Descriptions","AM62AX Interrupt Management Device Descriptions","AM62AX PLL Defaults","AM62AX Processor Descriptions","AM62A Proxy Device Descriptions","AM62AX PSI-L Device Descriptions","AM62AX Ring Accelerator Device Descriptions","AM62AX Board Configuration Resource Assignment Type Descriptions","AM62AX Secure Proxy Descriptions","AM62AX Device Group descriptions","AM62PX Clock Identifiers","AM62PX Devices Descriptions","AM62PX DMA Device Descriptions","AM62PX Firewall Descriptions","AM62PX Host Descriptions","AM62PX Interrupt Management Device Descriptions","AM62PX PLL Defaults","AM62PX Processor Descriptions","AM62PX Proxy Device Descriptions","AM62PX PSI-L Device Descriptions","AM62PX Ring Accelerator Device Descriptions","AM62PX Board Configuration Resource Assignment Type Descriptions","AM62PX Secure Proxy Descriptions","AM62PX Device Group descriptions","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Firewall Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM65X_SR1 Clock Identifiers","AM65X_SR1 Devices Descriptions","AM65X_SR1 DMA Device Descriptions","AM65X_SR1 Firewall Descriptions","AM65X_SR1 Host Descriptions","AM65X_SR1 Interrupt Management Device Descriptions","AM65X_SR1 PLL Defaults","AM65X_SR1 Processor Descriptions","AM65X_SR1 Proxy Device Descriptions","AM65X_SR1 PSI-L Device Descriptions","AM65X_SR1 Ring Accelerator Device Descriptions","AM65X_SR1 Board Configuration Resource Assignment Type Descriptions","AM65X_SR1 Runtime Keystore","AM65X_SR1 Secure Proxy Descriptions","AM65X_SR1 Device Group descriptions","AM65X_SR2 Clock Identifiers","AM65X_SR2 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM65X_SR2 Firewall Descriptions","AM65X_SR2 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM65X_SR2 PLL Defaults","AM65X_SR2 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM65X_SR2 Runtime Keystore","AM65X_SR2 Secure Proxy Descriptions","AM65X_SR2 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","J722S Clock Identifiers","J722S Devices Descriptions","J722S DMA Device Descriptions","J722S Firewall Descriptions","J722S Host Descriptions","J722S Interrupt Management Device Descriptions","J722S PLL Defaults","J722S Processor Descriptions","J722S Proxy Device Descriptions","J722S PSI-L Device Descriptions","J722S Ring Accelerator Device Descriptions","J722S Board Configuration Resource Assignment Type Descriptions","J722S Secure Proxy Descriptions","J722S Device Group descriptions","J784S4 Clock Identifiers","J784S4 Devices Descriptions","J784S4 DMA Device Descriptions","J784S4 Firewall Descriptions","J784S4 Host Descriptions","J784S4 Interrupt Management Device Descriptions","J784S4 PLL Defaults","J784S4 Processor Descriptions","J784S4 Proxy Device Descriptions","J784S4 PSI-L Device Descriptions","J784S4 Ring Accelerator Device Descriptions","J784S4 Board Configuration Resource Assignment Type Descriptions","J784S4 Secure Proxy Descriptions","J784S4 Device Group descriptions","System Firmware Authentication and Decryption Requests","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SAUL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[39,53,67,81,96,111,127,141,156,170,184,204],"function":25,"static":28,AES:23,Are:197,IDs:[32,34,35,37,38,40,42,43,46,48,49,51,52,54,56,57,60,62,63,65,66,68,70,71,74,76,77,79,80,82,84,85,89,91,92,94,95,97,98,99,100,104,106,107,109,110,112,113,114,115,119,122,123,125,126,128,129,130,131,134,136,137,139,140,142,143,144,145,148,149,151,152,154,155,157,158,159,160,163,165,166,168,169,171,173,174,177,179,180,182,183,185,186,187,188,191],Used:[5,6,8],Using:[194,196,204],a53_rs_bw_limiter0:[33,47,61,164],a53_ws_bw_limiter1:[33,47,61,164],a53ss0:[33,47,61,75,164],a53ss0_core_0:[33,47,61,75,164],a53ss0_core_1:[33,47,61,75,164],a53ss0_core_2:[33,47,61,164],a53ss0_core_3:[33,47,61,164],a72ss0:[135,150,178],a72ss0_core0:[121,135,150,178],a72ss0_core0_0:121,a72ss0_core0_1:121,a72ss0_core0_pbist_wrap:150,a72ss0_core1:[135,150,178],a72ss0_core2:178,a72ss0_core3:178,a72ss1:178,a72ss1_core0:178,a72ss1_core1:178,a72ss1_core2:178,a72ss1_core3:178,aasrc0:135,abi:25,acceler:[12,28,43,57,71,85,100,115,131,145,160,174,188],access:[14,29,46,60,74,89,104,119,134,148,163,177,191,202],acspcie_buffer0:[135,150,178],acspcie_buffer1:[135,178],action:[23,32],adc0:75,address:197,after:[27,28,205],aggr_atb0:[150,178],aggreg:[38,52,66,80,95,110,126,140,155,169,183],all:[193,197],alloc:[32,45,59,73,88,103,118,133,147,162,176,190],am62a:41,am62ax:[33,34,35,36,37,38,39,40,42,43,44,45,46,120],am62px:[47,48,49,50,51,52,53,54,55,56,57,58,59,60,120],am62x:[61,62,63,64,65,66,67,68,69,70,71,72,73,74,120],am64x:[75,76,77,78,79,80,81,82,83,84,85,86,88,89,120],am65x:120,am65x_sr1:[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104],am65x_sr2:[105,106,107,108,109,110,111,112,113,114,115,116,117,118,119],am6:[87,90,96,105,111],ani:197,api:[3,5,6,7,8,14,15,16,17,18,19,20,21,24,25,27,28,29,196,204],applic:23,approach:194,architectur:0,arm:14,armv8:14,arrai:29,assign:[28,44,58,72,86,101,116,132,146,161,175,189],atl0:[121,135,150,164,178],authent:[14,192],avail:202,background:[18,197],bank:205,base:[28,36,38,50,52,64,66,78,80,93,95,108,110,124,126,138,140,153,155,167,169,181,183],baseport:32,bch:200,between:[0,197],binari:203,bmek:23,bmpk:23,bmpkh:23,board0:[33,47,61,75,90,105,121,135,150,164,178],board:[23,25,26,27,28,29,30,44,58,72,86,101,116,132,146,161,175,189,198,204,205],boardcfg:25,boardcfg_control:25,boardcfg_dbg_cfg:25,boardcfg_dbg_dst_port:25,boardcfg_dbg_src:25,boardcfg_host_hierarchi:29,boardcfg_msmc:25,boardcfg_pm:27,boardcfg_proc:29,boardcfg_rm:28,boardcfg_rm_host_cfg:28,boardcfg_rm_host_cfg_entri:28,boardcfg_rm_resasg:28,boardcfg_rm_resasg_entri:28,boardcfg_secproxi:25,boardconfig:[23,26],book:14,boot:[14,23,26,198,203],buffer:32,c66ss0:135,c66ss0_core0:135,c66ss0_introuter0:[135,140],c66ss0_pbist0:135,c66ss1:135,c66ss1_core0:135,c66ss1_introuter0:[135,140],c66ss1_pbist0:135,c6x:14,c71ss0:135,c71ss0_mma:135,c71x_0_pbist_vd:[135,150,178],c71x_1_pbist_vd:[150,178],c7x256v0:[33,164],c7x256v0_c7xv_core_0:[33,164],c7x256v0_clec:[33,164],c7x256v0_clk:[33,164],c7x256v0_core0:[33,164],c7x256v0_debug:[33,164],c7x256v0_gicss:[33,164],c7x256v0_pbist:[33,164],c7x256v1:164,c7x256v1_c7xv_core_0:164,c7x256v1_clec:164,c7x256v1_clk:164,c7x256v1_core0:164,c7x256v1_debug:164,c7x256v1_gicss:164,c7x256v1_pbist:164,c7x:14,c7xv_rsws_bs_limiter11:164,c7xv_rsws_bs_limiter6:[33,164],cal0:[90,105],calcul:2,can:197,caveat:194,cbass0:[90,105],cbass_debug0:[90,105],cbass_fw0:[90,105],cbass_infra0:[90,105],ccdebugss0:[90,105],central:0,certif:[23,192,198,201,204],chang:[0,18],channel:[13,35,36,49,50,63,64,77,78,92,93,107,108,123,124,137,138,152,153,166,167,180,181],chapter:[1,4,30,31,120,199],check:2,clk_32k_rc_sel_dev_vd:[33,47,61,164],clock:[2,5,27,33,47,61,75,90,105,121,135,150,164,178],cmp_event_introuter0:[33,38,61,66,75,80],cmpevent_intrtr0:[90,95,105,110,121,126,135,140,150,155,178,183],code:[19,200],codec0:[33,47,150,164,178],codec1:178,codec_rs_bw_limiter2:[33,47,164],codec_ws_bw_limiter3:[33,47,164],combin:26,command:22,commun:2,compar:194,comparison:194,compat:5,compil:25,compute_cluster0:[33,47,61,75,121,135,150,164,178],compute_cluster0_ac71_4_dft_embed_pbist_0:178,compute_cluster0_ac71_5_dft_embed_pbist_0:178,compute_cluster0_ac71_6_dft_embed_pbist_0:178,compute_cluster0_ac71_7_dft_embed_pbist_0:178,compute_cluster0_arm0_dft_embed_pbist_0:178,compute_cluster0_arm0_dft_embed_pbist_1:178,compute_cluster0_arm1_dft_embed_pbist_0:178,compute_cluster0_arm1_dft_embed_pbist_1:178,compute_cluster0_aw4_msmc_dft_embed_pbist_0:178,compute_cluster0_aw5_msmc_dft_embed_pbist_0:178,compute_cluster0_aw6_msmc_dft_embed_pbist_0:178,compute_cluster0_aw7_msmc_dft_embed_pbist_0:178,compute_cluster0_c71ss0:178,compute_cluster0_c71ss0_0:150,compute_cluster0_c71ss0_core0:178,compute_cluster0_c71ss0_mma_0:[150,178],compute_cluster0_c71ss0_pbist_wrap_0:150,compute_cluster0_c71ss1:178,compute_cluster0_c71ss1_0:150,compute_cluster0_c71ss1_core0:178,compute_cluster0_c71ss1_mma_0:178,compute_cluster0_c71ss1_pbist_wrap_0:150,compute_cluster0_c71ss2:178,compute_cluster0_c71ss2_core0:178,compute_cluster0_c71ss2_mma_0:178,compute_cluster0_c71ss3:178,compute_cluster0_c71ss3_core0:178,compute_cluster0_c71ss3_mma_0:178,compute_cluster0_cfg_wrap:[121,135],compute_cluster0_cfg_wrap_0:[150,178],compute_cluster0_clec:[121,135,150,178],compute_cluster0_clkdiv_0:164,compute_cluster0_core_cor:[121,135,150,178],compute_cluster0_ddr32ss_emif0_ew:135,compute_cluster0_ddr32ss_emif0_ew_0:150,compute_cluster0_ddr32ss_emif1_ew_0:150,compute_cluster0_ddr32ss_emif_0:178,compute_cluster0_ddr32ss_emif_1:178,compute_cluster0_ddr32ss_emif_2:178,compute_cluster0_ddr32ss_emif_3:178,compute_cluster0_debug_wrap:[121,135],compute_cluster0_debug_wrap_0:[150,178],compute_cluster0_dmsc_wrap:[121,135],compute_cluster0_dmsc_wrap_0:[150,178],compute_cluster0_dru0:178,compute_cluster0_dru4:178,compute_cluster0_dru5:178,compute_cluster0_dru6:178,compute_cluster0_dru7:178,compute_cluster0_en_msmc_domain:[121,135],compute_cluster0_en_msmc_domain_0:[150,178],compute_cluster0_gic500ss:[121,135,150,178],compute_cluster0_msmc2_wrap_0:178,compute_cluster0_msmc_dft_embed_pbist_0:178,compute_cluster0_pbist_0:[33,47,61,75,164],compute_cluster0_pbist_wrap:[121,135],compute_cluster0_pbist_wrap_0:150,compute_cluster_a53_0:[90,105],compute_cluster_a53_1:[90,105],compute_cluster_a53_2:[90,105],compute_cluster_a53_3:[90,105],compute_cluster_cpac0:[90,105],compute_cluster_cpac1:[90,105],compute_cluster_cpac_pbist0:[90,105],compute_cluster_cpac_pbist1:[90,105],compute_cluster_msmc0:[90,105],compute_cluster_pbist0:[90,105],config:[25,27,28,29],configur:[5,6,7,10,11,12,13,14,18,23,25,26,27,28,29,30,32,44,58,72,86,101,116,132,146,161,175,189,192,196,197,198,200,204,205],consol:25,control:[2,5,6,7,14,204],convers:200,core:[27,28,198],count:[20,23],cpsw0:[33,47,61,75,121,135,164],cpsw1:[150,178],cpsw_9xuss_j7am0:178,cpsw_tx_rgmii0:121,cpt2_aggr0:[33,47,61,75,90,105,121,135,150,164,178],cpt2_aggr1:[33,47,61,121,135,150,164,178],cpt2_aggr2:[121,135,150,178],cpt2_aggr3:[121,150,178],cpt2_aggr4:[150,178],cpt2_aggr5:[150,178],cpt2_probe_vbusm_main_cal0_0:[90,105],cpt2_probe_vbusm_main_dss_2:[90,105],cpt2_probe_vbusm_main_navddrhi_5:[90,105],cpt2_probe_vbusm_main_navddrlo_6:[90,105],cpt2_probe_vbusm_main_navsramhi_3:[90,105],cpt2_probe_vbusm_main_navsramlo_4:[90,105],cpt2_probe_vbusm_mcu_export_slv_0:[90,105],cpt2_probe_vbusm_mcu_fss_s0_2:[90,105],cpt2_probe_vbusm_mcu_fss_s1_3:[90,105],cpt2_probe_vbusm_mcu_sram_slv_1:[90,105],cpts0:75,creat:204,csi_psilss0:[135,150,178],csi_rx_if0:[33,47,61,135,150,164,178],csi_rx_if1:[135,150,164,178],csi_rx_if2:[164,178],csi_rx_if3:164,csi_tx_if0:[135,164,178],csi_tx_if1:178,csi_tx_if_v2_0:150,csi_tx_if_v2_1:150,cti0:164,cti1:164,ctrl_mmr0:[90,105],data:[3,5,6,7,8,11,22,25,26,27,28,29,31,32],dbgsuspendrouter0:[33,47,61,75,164],dcc0:[33,47,61,75,90,105,121,135,150,164,178],dcc10:135,dcc11:135,dcc12:135,dcc1:[33,47,61,75,90,105,121,135,150,164,178],dcc2:[33,47,61,75,90,105,121,135,150,164,178],dcc3:[33,47,61,75,90,105,121,135,150,164,178],dcc4:[33,47,61,75,90,105,121,135,150,164,178],dcc5:[33,47,61,75,90,105,121,135,150,164,178],dcc6:[33,47,61,90,105,121,135,150,164,178],dcc7:[47,90,105,135,150,164,178],dcc8:[47,135,150,164,178],dcc9:[135,150,178],ddpa0:[33,47,61,75,164],ddr0:[121,135,150,178],ddr16ss0:[61,75],ddr1:[150,178],ddr2:178,ddr32ss0:[33,47,164],ddr3:178,ddrss0:[90,105],debug:[21,23,25,29,32,197,204],debugss0:[33,47,61,90,105,164],debugss_wrap0:[33,47,61,75,90,105,121,135,150,164,178],debugsuspendrtr0:[90,105,150,178],decod:201,decoder0:135,decrypt:192,definit:[14,193,195],deleg:13,deriv:[15,16,29,194],descript:[9,10,11,12,13,14,15,16,17,18,19,20,21,24,34,35,36,37,38,40,41,42,43,44,45,46,48,49,50,51,52,54,55,56,57,58,59,60,62,63,64,65,66,68,69,70,71,72,73,74,76,77,78,79,80,82,83,84,85,86,88,89,91,92,93,94,95,97,98,99,100,101,103,104,106,107,108,109,110,112,113,114,115,116,118,119,122,123,124,125,126,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,165,166,167,168,169,171,172,173,174,175,176,177,179,180,181,182,183,185,186,187,188,189,190,191],design:[25,28],destin:[38,42,52,56,66,70,80,84,95,99,110,114,126,130,140,144,155,159,169,173,183,187],detail:[25,28],develop:198,devgrp:[46,60,74,89,104,119,134,148,163,177,191,193],devic:[0,2,6,7,27,28,33,34,35,38,39,41,42,43,46,47,48,49,52,53,55,56,57,60,61,62,63,66,67,69,70,71,74,75,76,77,80,81,83,84,85,89,90,91,92,95,96,98,99,100,104,105,106,107,110,111,113,114,115,119,121,122,123,126,127,129,130,131,134,135,136,137,140,141,143,144,145,148,150,151,152,155,156,158,159,160,163,164,165,166,169,170,172,173,174,177,178,179,180,183,184,186,187,188,191,193,194,198,200,203,204],dftss0:[90,105],directli:197,dkek:[15,194],dma:[28,35,49,63,77,92,107,123,137,152,166,180],dmass0:[33,47,61,75,164],dmass0_bcdma_0:[33,47,61,75,164],dmass0_cbass_0:[33,47,61,75,164],dmass0_intaggr_0:[33,38,47,52,61,66,75,80,164,169],dmass0_ipcss_0:[33,47,61,75,164],dmass0_pktdma_0:[33,47,61,75,164],dmass0_ringacc_0:[33,47,61,75,164],dmass0_sec_proxy_0:[45,59,73,88,176],dmass1:[33,47,164],dmass1_bcdma_0:[33,47,164],dmass1_intaggr_0:[33,38,47,52,164,169],dmpac0:[135,150,164,178],dmpac0_ctset_0:[150,178],dmpac0_intd_0:[150,178],dmpac0_sde_0:[135,150,178],dmpac0_utc_0:[150,178],dmpac_vpac_psilss0:[150,178],dmsc0:75,dmsc:[27,197],document:[3,4,5,6,7,8,23,120],domain:[32,149,195],domgrp:195,done:204,dphy_rx0:[33,47,61,135,150,164,178],dphy_rx1:[135,150,164,178],dphy_rx2:[164,178],dphy_rx3:164,dphy_tx0:[47,135,150,164,178],dphy_tx1:[150,178],dsmek:16,dsp:14,dss0:[33,47,61,90,105,135,150,164,178],dss1:[47,164],dss1_dpi0_pclk_dev_vd:47,dss1_dpi0_pllsel_dev_vd:[47,164],dss1_dpi1_pllsel_dev_vd:[47,164],dss_dsi0:[47,135,150,164,178],dss_dsi1:[150,178],dss_edp0:[135,150,178],dual:201,dummy_ip_lpsc_debug2dmsc_vd:[90,105],dummy_ip_lpsc_dmsc_vd:[90,105],dummy_ip_lpsc_emif_data_vd:[90,105],dummy_ip_lpsc_main2mcu_vd:[90,105],dummy_ip_lpsc_mcu2main_infra_vd:[90,105],dummy_ip_lpsc_mcu2main_vd:[90,105],dummy_ip_lpsc_mcu2wkup_vd:[90,105],dummy_ip_lpsc_wkup2main_infra_vd:[90,105],dummy_ip_lpsc_wkup2mcu_vd:[90,105],dure:[22,198],ecap0:[33,47,61,75,90,105,121,135,150,164,178],ecap1:[33,47,61,75,121,135,150,164,178],ecap2:[33,47,61,75,121,135,150,164,178],ecc_aggr0:[90,105],ecc_aggr1:[90,105],ecc_aggr2:[90,105],efuse0:[90,105],ehrpwm0:[90,105,121,135],ehrpwm1:[90,105,121,135],ehrpwm2:[90,105,121,135],ehrpwm3:[90,105,121,135],ehrpwm4:[90,105,121,135],ehrpwm5:[90,105,121,135],elig:2,elm0:[33,47,61,75,90,105,121,135,150,164,178],emif_cfg_iso_vd:[33,61],emif_data_0_vd:[75,121,135,150,178],emif_data_1_vd:[150,178],emif_data_2_vd:178,emif_data_3_vd:178,emif_data_iso_vd:[33,61],enabl:193,encoder0:135,encrypt:[23,192,198,203],end:197,entiti:2,entri:29,enumer:[25,29,34,37,40,45,46,48,51,54,59,60,62,65,68,73,74,76,79,82,88,89,91,94,97,103,104,106,109,112,118,119,122,125,128,133,134,136,139,142,147,148,149,151,154,157,162,163,165,168,171,176,177,179,182,185,190,191],epwm0:[33,47,61,75,150,164,178],epwm1:[33,47,61,75,150,164,178],epwm2:[33,47,61,75,150,164,178],epwm3:[75,150,178],epwm4:[75,150,178],epwm5:[75,150,178],epwm6:75,epwm7:75,epwm8:75,eqep0:[33,47,61,75,90,105,121,135,150,164,178],eqep1:[33,47,61,75,90,105,121,135,150,164,178],eqep2:[33,47,61,75,90,105,121,135,150,164,178],error:19,esm0:[33,47,61,75,90,105,121,135,150,164,178],event:[38,52,66,80,95,110,126,140,155,169,183],exampl:[5,14,200],extend:[17,23,29,196,200],extens:[23,192,204],famili:120,faq:197,ffi_main_ac_cbass_vd:[150,178],ffi_main_ac_qm_cbass_vd:[150,178],ffi_main_hc_cbass_vd:[150,178],ffi_main_infra_cbass_vd:[121,150,178],ffi_main_ip_cbass_vd:[121,150,178],ffi_main_rc_cbass_vd:[121,150,178],field:[10,12,13,23,200,204],firewal:[18,21,23,36,50,64,78,93,108,124,138,153,167,181,197],firmwar:[23,25,29,192,198,204],flag:[2,14,23],flow:[13,26,35,49,63,77,92,107,123,137,152,166,180],foreground:197,format:[26,32,198],foundat:[0,2],frequenc:5,fsirx0:75,fsirx1:75,fsirx2:75,fsirx3:75,fsirx4:75,fsirx5:75,fsitx0:75,fsitx1:75,fss0:[33,47,61,75,164],fss0_fsas_0:[33,47,61,75,164],fss0_ospi_0:[33,47,61,75,164],fss_mcu_0:105,further:0,gener:[2,3,4,14],get:[14,15,16,17,18,21,22,28],gic0:[90,105],gicss0:[33,47,61,75,164],global:[13,17,38,52,66,80,95,110,126,140,155,169,183],glossari:0,goal:25,gpio0:[33,47,61,75,90,105,121,135,150,164,178],gpio1:[33,47,61,75,90,105,135,164],gpio2:[121,135,150,178],gpio3:135,gpio4:[121,135,150,178],gpio5:135,gpio6:[121,135,150,178],gpio7:135,gpiomux_intrtr0:[90,95,105,110,121,126,135,140,150,155,178,183],gpmc0:[33,47,61,75,90,105,121,135,150,164,178],gpu0:[47,61,90,105,135,164],gpu0_core_vd:164,gpu0_dft_pbist_0:135,gpu0_gpu_0:135,gpu0_gpucore_0:135,gpu_rs_bw_limiter2:61,gpu_rs_bw_limiter9:[47,164],gpu_ws_bw_limiter10:[47,164],gpu_ws_bw_limiter3:61,group:[27,28,46,60,74,89,104,119,134,148,149,163,177,191,193,195],gs80prg_mcu_wrap_wkup_0:[90,105],gs80prg_soc_wrap_wkup_0:[90,105],gtc0:[75,90,105,121,135,150,178],guid:[36,50,64,78,93,108,124,138,153,167,181,199,204,206],handov:[14,24,29,205],hardwar:196,header:[2,25],hierarchi:29,high:[28,200],host:[29,37,51,65,79,94,109,125,139,154,168,182,197],how:197,hsm0:[33,47,61,164],i2c0:[33,47,61,75,90,105,121,135,150,164,178],i2c1:[33,47,61,75,90,105,121,135,150,164,178],i2c2:[33,47,61,75,90,105,121,135,150,164,178],i2c3:[33,47,61,75,90,105,121,135,150,164,178],i2c4:[121,135,150,164,178],i2c5:[121,135,150,178],i2c6:[121,135,150,178],i3c0:[121,135],icemelter_wkup_0:[90,105],icssm0:61,identifi:[20,33,47,61,75,90,105,121,135,150,164,178],ids:[36,50,64,78,93,108,124,138,153,167,181],imag:[14,23,26],includ:198,increment:193,index:5,indic:[35,43,49,57,63,71,77,85,92,98,100,107,113,115,123,129,131,137,143,145,152,158,160,166,174,180,186,188],inform:[18,198],init:[27,28],initi:[18,27,28,193],input:[38,52,66,80,95,110,126,140,155,169,183],instrument:2,integr:[2,23],interfac:[2,22,204],interpret:31,interrupt:[28,38,52,66,80,95,110,126,140,155,169,183],introduct:[0,1,5,6,7,9,10,11,12,13,14,21,22,23,26,27,28,34,35,36,37,38,40,42,43,44,45,46,48,49,50,51,52,54,56,57,58,59,60,62,63,64,65,66,68,70,71,72,73,74,76,77,78,79,80,82,84,85,86,87,88,89,91,92,93,94,95,97,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,122,123,124,125,126,128,129,130,131,132,133,134,136,137,138,139,140,142,143,144,145,146,147,148,149,151,152,153,154,155,157,158,159,160,161,162,163,165,166,167,168,169,171,173,174,175,176,177,179,180,181,182,183,185,186,187,188,189,190,191,192,193,195,202,204],irq:[9,28],issu:197,j7200:[120,121,122,123,124,125,126,127,128,129,130,131,132,133,134],j721e:[120,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149],j721s2:[120,150,151,152,153,154,155,156,157,158,159,160,161,162,163],j722:[120,164,165,166,167,168,169,170,171,172,173,174,175,176,177],j784s4:[120,178,179,180,181,182,183,184,185,186,187,188,189,190,191],j7aep_gpu_bxs464_wrap0:[150,178],j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[150,178],j7aep_gpu_bxs464_wrap0_gpu_ss_0:[150,178],j7aep_gpu_bxs464_wrap0_gpucore_0:[150,178],j7am_32_64_atb_funnel0:[150,178],j7am_32_64_atb_funnel1:[150,178],j7am_32_64_atb_funnel2:[150,178],j7am_bolt_pgd0:[150,178],j7am_bolt_psc_wrap0:178,j7am_hwa_atb_funnel0:[150,178],j7am_main_16ff0:[150,178],j7am_pulsar_atb_funnel0:[150,178],jpgenc0:[33,164],jpgenc_rs_bw_limiter4:[33,164],jpgenc_ws_bw_limiter5:[33,164],jtag:[22,204],k3_arm_atb_funnel_3_32_mcu_0:[90,105],k3_led_main_0:[90,105],keep:14,kei:[19,20,23,194,200],kek:[15,29,194],keyrev:201,keystor:[87,102,117],keywrit:[19,23],know:197,larg:5,layer:32,led0:[33,47,61,75,121,135,150,164,178],legend:[36,50,64,78,93,108,124,138,153,167,181],level:28,list:[29,33,36,47,50,61,64,75,78,90,93,105,108,121,124,135,138,150,153,164,167,178,181],load:23,locat:32,lock:17,logic:201,low:7,m4f:14,macro:[5,6,8],magic:25,mailbox0:[33,47,61,75,164],main0:121,main2mcu_lvl_intrtr0:[90,95,105,110,121,126,135,140,150,155,178,183],main2mcu_pls_intrtr0:[90,95,105,110,121,126,135,140,150,155,178,183],main2mcu_vd:[33,47,61,75,164],main2wkupmcu_vd:[121,135,150,178],main:[46,60,74,89,104,119,134,148,163,177,191],main_emif_cfg_iso_vd:[47,164],main_emif_data_iso_vd:[47,164],main_gpiomux_introuter0:[33,38,47,52,61,66,75,80,164,169],main_pll8_sel_extwave_vd:[121,135],main_sec_proxy0:[103,118],main_usb0_iso_vd:[33,47,61,164],main_usb1_iso_vd:[33,61],main_usb2_iso_vd:[47,164],manag:[0,2,4,5,9,10,11,12,13,14,27,28,29,32,38,52,66,80,95,110,126,140,155,169,183,197],mandatori:192,map:0,mcan0:[33,47,61,75,121,135,150,164,178],mcan10:[121,135,150,178],mcan11:[121,135,150,178],mcan12:[121,135,150,178],mcan13:[121,135,150,178],mcan14:[121,150,178],mcan15:[121,150,178],mcan16:[121,150,178],mcan17:[121,150,178],mcan1:[47,75,121,135,150,164,178],mcan2:[121,135,150,178],mcan3:[121,135,150,178],mcan4:[121,135,150,178],mcan5:[121,135,150,178],mcan6:[121,135,150,178],mcan7:[121,135,150,178],mcan8:[121,135,150,178],mcan9:[121,135,150,178],mcasp0:[33,47,61,90,105,121,135,150,164,178],mcasp10:135,mcasp11:135,mcasp1:[33,47,61,90,105,121,135,150,164,178],mcasp2:[33,47,61,90,105,121,135,150,164,178],mcasp3:[135,150,164,178],mcasp4:[135,150,164,178],mcasp5:135,mcasp6:135,mcasp7:135,mcasp8:135,mcasp9:135,mcrc64_0:[33,47,61,164],mcspi0:[33,47,61,75,90,105,121,135,150,164,178],mcspi1:[33,47,61,75,90,105,121,135,150,164,178],mcspi2:[33,47,61,75,90,105,121,135,150,164,178],mcspi3:[75,90,105,121,135,150,178],mcspi4:[75,90,105,121,135,150,178],mcspi5:[121,135,150,178],mcspi6:[121,135,150,178],mcspi7:[121,135,150,178],mcu2main_vd:[61,75],mcu_adc0:[90,105,121],mcu_adc12_16ffc0:135,mcu_adc12_16ffc1:135,mcu_adc12fc_16ffc0:[150,178],mcu_adc12fc_16ffc1:[150,178],mcu_adc1:[90,105,121],mcu_armss0:[90,105],mcu_armss0_cpu0:[90,105],mcu_armss0_cpu1:[90,105],mcu_cbass0:[90,105],mcu_cbass_debug0:[90,105],mcu_cbass_fw0:[90,105],mcu_cpsw0:[90,105,121,135,150,178],mcu_cpt2_aggr0:[33,47,90,105,121,135,150,164,178],mcu_ctrl_mmr0:[90,105],mcu_dcc0:[33,47,61,75,90,105,121,135,150,164,178],mcu_dcc1:[33,47,90,105,121,135,150,164,178],mcu_dcc2:[90,105,121,135,150,178],mcu_debugss0:[90,105],mcu_ecc_aggr0:[90,105],mcu_ecc_aggr1:[90,105],mcu_efuse0:[90,105],mcu_esm0:[75,90,105,121,135,150,178],mcu_fss0:[121,135,150,178],mcu_fss0_fsas_0:[90,105,121,135,150,178],mcu_fss0_hyperbus0:[90,105],mcu_fss0_hyperbus1p0_0:[121,135,150,178],mcu_fss0_ospi_0:[90,105,121,135,150,178],mcu_fss0_ospi_1:[90,105,121,135,150,178],mcu_gpio0:[33,47,61,75,164],mcu_i2c0:[33,47,61,75,90,105,121,135,150,164,178],mcu_i2c1:[75,121,135,150,178],mcu_i3c0:[121,135,150,178],mcu_i3c1:[121,135,150,178],mcu_m4fss0:[61,75],mcu_m4fss0_cbass_0:[61,75],mcu_m4fss0_core0:[61,75],mcu_mcan0:[33,47,61,90,105,121,135,150,164,178],mcu_mcan1:[33,47,61,90,105,121,135,150,164,178],mcu_mcrc64_0:[33,47,61,75,164],mcu_mcspi0:[33,47,61,75,90,105,121,135,150,164,178],mcu_mcspi1:[33,47,61,75,90,105,121,135,150,164,178],mcu_mcspi2:[90,105,121,135,150,178],mcu_mcu_16ff0:[33,47,61,164],mcu_mcu_gpiomux_introuter0:[75,80],mcu_msram0:[90,105],mcu_navss0:[90,105,121,135,150,178],mcu_navss0_intr_0:[121,126,135,140],mcu_navss0_intr_aggr_0:[90,95,105,110],mcu_navss0_intr_router_0:[90,95,105,110,150,155,178,183],mcu_navss0_mcrc0:[90,105],mcu_navss0_mcrc_0:[121,135,150,178],mcu_navss0_modss:[121,135,150,178],mcu_navss0_proxy0:[90,105,121,135,150,178],mcu_navss0_ringacc0:[90,105,121,135,150,178],mcu_navss0_sec_proxy0:[133,147,162,190],mcu_navss0_udmap0:[90,105],mcu_navss0_udmap_0:[121,135,150,178],mcu_navss0_udmass:[121,135,150,178],mcu_navss0_udmass_inta_0:[121,126,135,140,150,155,178,183],mcu_obsclk_mux_sel_dev_vd:[33,47,61,164],mcu_pbist0:[33,47,90,105,121,135,150,164,178],mcu_pbist1:[121,135,150,178],mcu_pbist2:[121,150,178],mcu_pdma0:[90,105],mcu_pdma1:[90,105],mcu_pll_mmr0:[90,105],mcu_psc0:75,mcu_psram0:[90,105],mcu_r5fss0:[33,47,121,135,150,164,178],mcu_r5fss0_core0:[33,47,121,135,150,164,178],mcu_r5fss0_core1:[121,135,150,178],mcu_rom0:[90,105],mcu_rti0:[33,47,61,75,90,105,121,135,150,164,178],mcu_rti1:[90,105,121,135,150,178],mcu_sa2_ul0:[121,135],mcu_sa3_ss0_sec_proxy_0:[162,190],mcu_sec_mmr0:[90,105],mcu_sec_proxy0:[103,118],mcu_timer0:[33,47,61,75,90,105,121,135,150,164,178],mcu_timer1:[33,47,61,75,90,105,121,135,150,164,178],mcu_timer1_clksel_vd:[121,135,164],mcu_timer2:[33,47,61,75,90,105,121,135,150,164,178],mcu_timer3:[33,47,61,75,90,105,121,135,150,164,178],mcu_timer3_clksel_vd:[121,135,164],mcu_timer4:[121,135,150,178],mcu_timer5:[121,135,150,178],mcu_timer5_clksel_vd:[121,135],mcu_timer6:[121,135,150,178],mcu_timer7:[121,135,150,178],mcu_timer7_clksel_vd:[121,135],mcu_timer8:[121,135,150,178],mcu_timer9:[121,135,150,178],mcu_timer9_clksel_vd:[121,135],mcu_uart0:[33,47,61,75,90,105,121,135,150,164,178],mcu_uart1:75,mcu_wakeup:[46,60,74,89,104,119,134,148,163,177,191],mcusram:205,mek:[23,200],memori:32,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,21,24,25,27,28,29,198,201],method:[192,194],mlb0:135,mmcsd0:[33,47,61,75,90,105,121,135,150,164,178],mmcsd1:[33,47,61,75,90,105,121,135,150,164,178],mmcsd2:[33,47,61,135,164],mmr:17,mode:7,model:193,monitor:12,mpk:[23,200],msmc:3,msram8kx256e0:164,msv:[23,200],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[90,105],mx_efuse_mcu_chain_mcu_0:[90,105],mx_wakeup_reset_sync_wkup_0:[90,105],navss0:[90,105,121,135,150,178],navss0_bcdma_0:[150,178],navss0_cpts0:[90,105],navss0_cpts_0:[121,135,150,178],navss0_dti_0:[121,135],navss0_intr_0:[150,155,178,183],navss0_intr_router_0:[90,95,105,110,121,126,135,140],navss0_mailbox0_cluster0:[90,105],navss0_mailbox0_cluster10:[90,105],navss0_mailbox0_cluster11:[90,105],navss0_mailbox0_cluster1:[90,105],navss0_mailbox0_cluster2:[90,105],navss0_mailbox0_cluster3:[90,105],navss0_mailbox0_cluster4:[90,105],navss0_mailbox0_cluster5:[90,105],navss0_mailbox0_cluster6:[90,105],navss0_mailbox0_cluster7:[90,105],navss0_mailbox0_cluster8:[90,105],navss0_mailbox0_cluster9:[90,105],navss0_mailbox1_0:[150,178],navss0_mailbox1_10:[150,178],navss0_mailbox1_11:[150,178],navss0_mailbox1_1:[150,178],navss0_mailbox1_2:[150,178],navss0_mailbox1_3:[150,178],navss0_mailbox1_4:[150,178],navss0_mailbox1_5:[150,178],navss0_mailbox1_6:[150,178],navss0_mailbox1_7:[150,178],navss0_mailbox1_8:[150,178],navss0_mailbox1_9:[150,178],navss0_mailbox_0:[121,135,150,178],navss0_mailbox_10:[121,135,150,178],navss0_mailbox_11:[121,135,150,178],navss0_mailbox_1:[121,135,150,178],navss0_mailbox_2:[121,135,150,178],navss0_mailbox_3:[121,135,150,178],navss0_mailbox_4:[121,135,150,178],navss0_mailbox_5:[121,135,150,178],navss0_mailbox_6:[121,135,150,178],navss0_mailbox_7:[121,135,150,178],navss0_mailbox_8:[121,135,150,178],navss0_mailbox_9:[121,135,150,178],navss0_mcrc0:[90,105],navss0_mcrc_0:[121,135,150,178],navss0_modss:[121,135,150,178],navss0_modss_inta0:[90,95,105,110],navss0_modss_inta1:[90,95,105,110],navss0_modss_inta_0:[121,126,150,155,178,183],navss0_modss_inta_1:[121,126,150,155,178,183],navss0_modss_intaggr_0:[135,140],navss0_modss_intaggr_1:[135,140],navss0_proxy0:[90,105],navss0_proxy_0:[121,135,150,178],navss0_pvu0:[90,105],navss0_pvu1:[90,105],navss0_pvu_0:[135,150,178],navss0_pvu_1:[135,150,178],navss0_pvu_2:135,navss0_ringacc0:[90,105],navss0_ringacc_0:[121,135,150,178],navss0_sec_proxy_0:[133,147,162,190],navss0_spinlock_0:[121,135,150,178],navss0_tbu_0:[121,135],navss0_tcu_0:135,navss0_timer_mgr0:[90,105],navss0_timer_mgr1:[90,105],navss0_timermgr_0:[121,135,150,178],navss0_timermgr_1:[121,135,150,178],navss0_udmap0:[90,105],navss0_udmap_0:[121,135,150,178],navss0_udmass:[121,135,150,178],navss0_udmass_inta0:[90,95,105,110],navss0_udmass_inta_0:[121,126,150,155,178,183],navss0_udmass_intaggr_0:[135,140],navss0_virtss:[121,135,150,178],non:2,normal:205,note:[15,16],number:25,object:[3,5,6,7,8],obsclk0_mux_sel_dev_vd:[33,47,164],oldi0_vd:164,oldi1_vd:164,oldi_tx_core0:[47,164],oldi_tx_core1:[47,164],oldi_tx_core_main_0:[90,105],open:[21,22],oper:205,optim:198,option:[23,32,192,200],osal:[27,28],otp:[17,19,20,23,29,196,200,201],outer:198,output:[38,52,66,80,95,110,126,140,155,169,183],outsid:202,over:204,overlap:197,overview:32,owner:[18,197],ownership:197,pair:11,paramet:[9,10,11,12,13],part:28,pass:26,path:2,payload:198,pbist0:[33,47,61,75,90,105,121,135,150,164,178],pbist10:[135,150,178],pbist11:[150,178],pbist13:178,pbist14:178,pbist15:178,pbist1:[47,61,75,90,105,121,135,150,164,178],pbist2:[75,121,135,150,164,178],pbist3:[33,47,75,135,150,164,178],pbist4:[135,150,178],pbist5:[135,150,178],pbist6:135,pbist7:[135,150,178],pbist8:[150,178],pbist9:135,pcie0:[75,90,105,135,164,178],pcie1:[90,105,121,135,150,178],pcie2:[135,178],pcie3:[135,178],pdma0:[90,105],pdma1:[90,105],pdma_debug0:[90,105],per:[45,59,73,88,103,118,133,147,162,176,190],perform:[204,205],permiss:197,pll:[39,53,67,81,96,111,127,141,156,170,184],pll_mmr0:[90,105],pllctrl0:[90,105],popul:[23,204],post:205,power:[2,4,5,7,27,32],pre:28,primer:[193,195],priv:[36,50,64,78,93,108,124,138,153,167,181,197],procedur:[12,198,200],process:28,processor:[14,29,40,54,68,82,97,112,128,142,157,171,185,192],program:[5,194,196,197],programm:197,protocol:22,proxi:[10,28,41,42,45,55,56,59,69,70,73,83,84,88,98,99,103,113,114,118,129,130,133,143,144,147,158,159,162,172,173,176,186,187,190],pru_icssg0:[75,90,105,135],pru_icssg1:[75,90,105,135],pru_icssg2:[90,105],psc0:[33,47,61,75,90,105,121,135,150,164,178],psc0_fw_0:[33,47,61,164],pscss0:[33,47,61,164],psi:[11,42,56,70,84,99,114,130,144,159,173,187],psil:28,psramecc0:[90,105],queri:3,r5fss0:[75,121,135,150,164,178],r5fss0_core0:[75,121,135,150,164,178],r5fss0_core1:[75,121,135,150,178],r5fss0_introuter0:[135,140],r5fss0_ss0:164,r5fss1:[75,135,150,178],r5fss1_core0:[75,135,150,178],r5fss1_core1:[75,135,150,178],r5fss1_introuter0:[135,140],r5fss2:178,r5fss2_core0:178,r5fss2_core1:178,rang:28,read:[0,11,17,20,196,201],receiv:[13,22,27,28],refer:[23,192],region:[18,36,50,64,78,93,108,124,138,153,167,181,197],regist:[11,197],relat:201,relationship:197,releas:[9,14,15,16],request:[2,10,12,13,14,192],reset:[8,12],resourc:[2,4,9,10,11,12,13,28,32,44,58,72,86,101,116,132,146,161,175,189,197,202,205],respons:[2,9,10,12,13],retriev:204,revis:[20,23,25,201,204],ring:[12,28,43,57,71,85,100,115,131,145,160,174,188],rom:26,rout:9,router:[38,52,66,80,95,110,126,140,155,169,183],row:[17,29],rti0:[33,47,61,75,90,105,121,135,150,164,178],rti10:75,rti11:75,rti15:[47,61,135,150,164,178],rti16:[135,150,178],rti17:[150,178],rti18:178,rti19:178,rti1:[33,47,61,75,90,105,121,135,150,164,178],rti24:135,rti25:135,rti28:[121,135,150,178],rti29:[121,135,150,178],rti2:[33,47,61,90,105,164,178],rti30:[135,150,178],rti31:[135,150,178],rti32:178,rti33:178,rti3:[33,47,61,90,105,164,178],rti4:[33,164,178],rti5:[164,178],rti6:178,rti7:178,rti8:[75,164],rti9:75,run:201,runtim:[21,87,102,117,205],sa2_cpsw_psilss0:[150,178],sa2_ul0:[75,90,105,135,150,178],sa2ul:[29,194,202],sa3_ss0_sec_proxy_0:[45,59,73,176],sa3ul:202,same:197,sampl:23,saul:202,sbl:[23,201],sci:[0,28],sdk:0,sec:23,secur:[0,2,4,22,23,24,29,32,45,59,73,88,103,118,133,147,162,176,190,198,200,203,204,205],send:204,sequenc:[14,192],serdes0:[90,105],serdes1:[90,105],serdes_10g0:[75,135,150,164,178],serdes_10g1:[121,164,178],serdes_10g2:178,serdes_10g4:178,serdes_16g0:135,serdes_16g1:135,serdes_16g2:135,serdes_16g3:135,server:0,set:[9,14,15,16,18],sign:[23,192,198,201,203],size:[13,87,102,117],smek:[16,23],smpk:23,smpkh:23,sms0:[33,47,61,164],soc:[21,33,47,61,75,90,105,120,121,135,150,164,178,204],soft:17,softwar:[0,20,23],sourc:[7,38,42,52,56,66,70,80,84,95,99,110,114,126,130,140,144,155,159,169,173,183,187],specif:[14,120],specifi:197,spinlock0:[33,47,61,75,164],sr1:120,sr2:120,start:197,state:204,statu:[14,17],stm0:[33,47,61,75,90,105,121,135,150,164,178],structur:[3,5,6,7,8,11,25,27,28,29,201],sub:[32,200],substructur:[25,29],subsystem:[27,28],suppli:194,support:[7,192,197,200],swrev:[200,201],sysfw:[23,201,202],system:[2,8,23,25,29,192,198,204],tabl:[36,50,64,78,93,108,124,138,153,167,181],templat:[23,200,204],texa:2,thi:[5,6,8],thread:[11,42,45,56,59,70,73,84,88,99,103,114,118,130,133,144,147,159,162,173,176,187,190],threshold:13,time:[25,198,201],timeout:22,timer0:[33,47,61,75,90,105,121,135,150,164,178],timer10:[75,90,105,121,135,150,178],timer11:[75,90,105,121,135,150,178],timer11_clksel_vd:[121,135],timer12:[121,135,150,178],timer13:[121,135,150,178],timer13_clksel_vd:[121,135],timer14:[121,135,150,178],timer15:[121,135,150,178],timer15_clksel_vd:[121,135],timer16:[121,135,150,178],timer17:[121,135,150,178],timer17_clksel_vd:[121,135],timer18:[121,135,150,178],timer19:[121,135,150,178],timer19_clksel_vd:[121,135],timer1:[33,47,61,75,90,105,121,135,150,164,178],timer1_clksel_vd:[121,135,164],timer2:[33,47,61,75,90,105,121,135,150,164,178],timer3:[33,47,61,75,90,105,121,135,150,164,178],timer3_clksel_vd:[121,135,164],timer4:[33,47,61,75,90,105,121,135,150,164,178],timer5:[33,47,61,75,90,105,121,135,150,164,178],timer5_clksel_vd:[121,135,164],timer6:[33,47,61,75,90,105,121,135,150,164,178],timer7:[33,47,61,75,90,105,121,135,150,164,178],timer7_clksel_vd:[121,135,164],timer8:[75,90,105,121,135,150,178],timer9:[75,90,105,121,135,150,178],timer9_clksel_vd:[121,135],timermgr0:75,timesync_event_introuter0:[47,52,75,80,164,169],timesync_event_router0:[33,38,61,66],timesync_intrtr0:[90,95,105,110,121,126,135,140,150,155,178,183],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,27,28,29,194,198,201,204,206],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:18,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:18,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:17,tisci_msg_get_soc_uid:21,tisci_msg_get_trace_config:3,tisci_msg_key_writ:19,tisci_msg_lock_otp_row:17,tisci_msg_lpm_wake_reason:7,tisci_msg_open_debug_fwl:21,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_fw_cap:3,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:20,tisci_msg_read_otp_mmr:17,tisci_msg_read_swrev:20,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_get_dsmek:16,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_release_dsmek:16,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sa2ul_set_dsmek:16,tisci_msg_sec_handov:24,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:18,tisci_msg_set_io_isol:7,tisci_msg_soft_lock_otp_write_glob:17,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:20,tisci_msg_write_otp_row:17,tisci_msg_write_swrev:20,topic:199,trace:[31,32],transfer:22,transmit:[13,22],transport:2,trigger:205,two:194,type:[23,44,58,72,86,101,116,132,146,161,175,189,200,204],uart0:[33,47,61,75,90,105,121,135,150,164,178],uart1:[33,47,61,75,90,105,121,135,150,164,178],uart2:[33,47,61,75,90,105,121,135,150,164,178],uart3:[33,47,61,75,121,135,150,164,178],uart4:[33,47,61,75,121,135,150,164,178],uart5:[33,47,61,75,121,135,150,164,178],uart6:[33,47,61,75,121,135,150,164,178],uart7:[121,135,150,178],uart8:[121,135,150,178],uart9:[121,135,150,178],uart:[32,204],udmap:13,ufs0:[135,178],uid:[21,22,204],unencrypt:203,unlock:[29,204],unpair:11,updat:197,usag:[3,5,6,7,8,9,10,11,12,13,14,17,19,25,27,28,29,193,205],usb0:[33,47,61,75,121,135,150,164,178],usb1:[33,47,61,135,164],usb3ss0:[90,105],usb3ss1:[90,105],user:[197,199,204,206],valid:[9,10,12,13,27,28,204],valu:[193,195],variou:204,vdc_data_vbusm_32b_ref_mcu2wkup:[90,105],vdc_data_vbusm_32b_ref_wkup2mcu:[90,105],vdc_data_vbusm_64b_ref_main2mcu:[90,105],vdc_data_vbusm_64b_ref_mcu2main:[90,105],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[90,105],vdc_infra_vbusp_32b_ref_mcu2main_infra:[90,105],vdc_infra_vbusp_32b_ref_wkup2main_infra:[90,105],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[90,105],vdc_nav_psil_128b_ref_main2mcu:[90,105],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[90,105],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[90,105],version:23,via:[194,204],virtual:[38,52,66,80,95,110,126,140,155,169,183],vpac0:[33,135,150,164,178],vpac1:178,vpac_rsws_bw_limiter7:[33,164],vpac_rsws_bw_limiter8:[33,164],vpfe0:135,vtm0:75,vusr_dual0:[150,178],wait:14,wake:7,what:197,which:197,who:197,wise:[33,47,61,75,90,105,121,135,150,164,178],without:[5,26],wkup_cbass0:[90,105],wkup_cbass_fw0:[90,105],wkup_clkout_sel_dev_vd:[33,47,164],wkup_ctrl_mmr0:[90,105],wkup_ddpa0:[121,135,150,178],wkup_deepsleep_sources0:[33,47,61,164],wkup_dmsc0:[90,105,121,135],wkup_dmsc0_cortex_m3_0:[90,105],wkup_ecc_aggr0:[90,105],wkup_esm0:[33,47,61,90,105,121,135,150,164,178],wkup_gpio0:[90,105,121,135,150,178],wkup_gpio1:[121,135,150,178],wkup_gpiomux_intrtr0:[90,95,105,110,121,126,135,140,150,155,178,183],wkup_gtc0:[33,47,61,164],wkup_hsm0:[150,178],wkup_i2c0:[33,47,61,90,105,121,135,150,164,178],wkup_j7am_wakeup_16ff0:[150,178],wkup_mcu_gpiomux_introuter0:[33,38,47,52,61,66,164,169],wkup_pbist0:[33,47,61,164],wkup_pbist1:[33,47,164],wkup_pllctrl0:[90,105],wkup_porz_sync0:[121,135,150,178],wkup_psc0:[33,47,61,90,105,121,135,150,164,178],wkup_r5fss0:[33,47,61,164],wkup_r5fss0_core0:[33,47,61,164],wkup_r5fss0_ss0:[33,47,61,164],wkup_rtcss0:[33,47,61,164],wkup_rti0:[33,47,61,164],wkup_sms0:[150,178],wkup_timer0:[33,47,61,164],wkup_timer1:[33,47,61,164],wkup_timer1_clksel_vd:164,wkup_uart0:[33,47,61,90,105,121,135,150,164,178],wkup_vtm0:[33,47,61,90,105,121,135,150,164,178],wkup_wakeup0:121,wkupmcu2main_vd:[121,135,150,178],write:[11,17,20,196,197,201],writer:[19,200],x509:[23,200,204]}})