{"vcs1":{"timestamp_begin":1698783887.583480087, "rt":0.33, "ut":0.13, "st":0.13}}
{"vcselab":{"timestamp_begin":1698783887.966597945, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698783888.268325448, "rt":0.34, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698783887.247684700}
{"VCS_COMP_START_TIME": 1698783887.247684700}
{"VCS_COMP_END_TIME": 1698783888.663850797}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337832}}
{"stitch_vcselab": {"peak_mem": 222552}}
