\hypertarget{stm32g4xx__hal__rcc_8h_source}{}\doxysection{stm32g4xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32g4xx__hal__rcc_8h_source}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32g4xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{18 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#ifndef STM32G4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define STM32G4xx\_HAL\_RCC\_H}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{23  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32g4xx__hal__def_8h}{stm32g4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{28 }
\DoxyCodeLine{37 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{46 \{}
\DoxyCodeLine{47   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{PLLState}};   }
\DoxyCodeLine{50   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{PLLSource}};  }
\DoxyCodeLine{53   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_af8ae37696b35fd358c1ec1f6391158a4}{PLLM}};       }
\DoxyCodeLine{56   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2482608639ebfffc51a41135c979369b}{PLLN}};       }
\DoxyCodeLine{59   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4ecedf3ef401fa564aa636824fc3ded0}{PLLP}};       }
\DoxyCodeLine{62   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2b69dfec4b8ab52d649a71d141892691}{PLLQ}};       }
\DoxyCodeLine{65   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a41208d1f84fc268f14fed2c825d07fbc}{PLLR}};       }
\DoxyCodeLine{69 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{70 }
\DoxyCodeLine{74 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{75 \{}
\DoxyCodeLine{76   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af9e7bc89cab81c1705d94c74c7a81088}{OscillatorType}};       }
\DoxyCodeLine{79   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7e05d6eec98ed8cdaba00ca3d167ff72}{HSEState}};             }
\DoxyCodeLine{82   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7c1294e9407e69e80fe034caf35fe7ea}{LSEState}};             }
\DoxyCodeLine{85   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a39b62cae65fe7a251000354e5bba8cb6}{HSIState}};             }
\DoxyCodeLine{88   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9b2e48e452d0c334f2b9473216064560}{HSICalibrationValue}};  }
\DoxyCodeLine{91   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a955de90db8882fde02c4fb59c7c000f0}{LSIState}};             }
\DoxyCodeLine{94   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a8055a66f494074422f14b2b7def4cd2f}{HSI48State}};             }
\DoxyCodeLine{97   \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_af76de5ee86798f0c3a4c83c84dfa58be}{PLL}};        }
\DoxyCodeLine{99 \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{100 }
\DoxyCodeLine{104 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{105 \{}
\DoxyCodeLine{106   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a93a53676a1cfc5b55b8b990e7ff4dac5}{ClockType}};             }
\DoxyCodeLine{109   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a4ceff1fdbf423e347c63052ca2c1d7e1}{SYSCLKSource}};          }
\DoxyCodeLine{112   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_abd9bcaa8dcf4b816462ee2930ab3e993}{AHBCLKDivider}};         }
\DoxyCodeLine{115   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a21ceb024102adc3c4dc7eb270cf02ebd}{APB1CLKDivider}};        }
\DoxyCodeLine{118   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aa75c110cd93855d49249f38da8cf94f7}{APB2CLKDivider}};        }
\DoxyCodeLine{121 \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{122 }
\DoxyCodeLine{127 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define RCC\_DBP\_TIMEOUT\_VALUE          2U                        }\textcolor{comment}{/* 2 ms (minimum Tick + 1) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define RCC\_LSE\_TIMEOUT\_VALUE          LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_NONE        0x00000000U               }}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSE         0x00000001U               }}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI         0x00000002U               }}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSE         0x00000004U               }}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSI         0x00000008U               }}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI48       0x00000020U               }}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define RCC\_HSE\_OFF                    0x00000000U                                }}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define RCC\_HSE\_ON                     RCC\_CR\_HSEON                               }}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define RCC\_HSE\_BYPASS                 (RCC\_CR\_HSEBYP | RCC\_CR\_HSEON)             }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define RCC\_LSE\_OFF                    0x00000000U                                    }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define RCC\_LSE\_ON                     RCC\_BDCR\_LSEON                                 }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS                 (RCC\_BDCR\_LSEBYP | RCC\_BDCR\_LSEON)             }}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define RCC\_HSI\_OFF                    0x00000000U            }}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define RCC\_HSI\_ON                     RCC\_CR\_HSION           }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define RCC\_HSICALIBRATION\_DEFAULT     0x40U                  }\textcolor{comment}{/* Default HSI calibration trimming value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define RCC\_LSI\_OFF                    0x00000000U            }}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define RCC\_LSI\_ON                     RCC\_CSR\_LSION          }}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define RCC\_HSI48\_OFF                  0x00000000U            }}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define RCC\_HSI48\_ON                   RCC\_CRRCR\_HSI48ON      }}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#define RCC\_PLL\_NONE                   0x00000000U            }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define RCC\_PLL\_OFF                    0x00000001U            }}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define RCC\_PLL\_ON                     0x00000002U            }}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV1                  0x00000001U             }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV2                  0x00000002U             }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV3                  0x00000003U             }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV4                  0x00000004U             }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV5                  0x00000005U             }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV6                  0x00000006U             }}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV7                  0x00000007U             }}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV8                  0x00000008U             }}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV9                  0x00000009U             }}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV10                 0x0000000AU             }}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV11                 0x0000000BU             }}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV12                 0x0000000CU             }}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV13                 0x0000000DU             }}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV14                 0x0000000EU             }}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV15                 0x0000000FU             }}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define RCC\_PLLM\_DIV16                 0x00000010U             }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV2                  0x00000002U             }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV3                  0x00000003U             }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV4                  0x00000004U             }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV5                  0x00000005U             }}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV6                  0x00000006U             }}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV7                  0x00000007U             }}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV8                  0x00000008U             }}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV9                  0x00000009U             }}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV10                 0x0000000AU             }}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV11                 0x0000000BU             }}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV12                 0x0000000CU             }}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV13                 0x0000000DU             }}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV14                 0x0000000EU             }}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV15                 0x0000000FU             }}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV16                 0x00000010U             }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV17                 0x00000011U             }}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV18                 0x00000012U             }}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV19                 0x00000013U             }}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV20                 0x00000014U             }}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV21                 0x00000015U             }}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV22                 0x00000016U             }}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV23                 0x00000017U             }}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV24                 0x00000018U             }}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV25                 0x00000019U             }}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV26                 0x0000001AU             }}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV27                 0x0000001BU             }}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV28                 0x0000001CU             }}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV29                 0x0000001DU             }}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV30                 0x0000001EU             }}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV31                 0x0000001FU             }}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV2                  0x00000002U             }}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV4                  0x00000004U             }}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV6                  0x00000006U             }}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define RCC\_PLLQ\_DIV8                  0x00000008U             }}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV2                  0x00000002U             }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV4                  0x00000004U             }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV6                  0x00000006U             }}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define RCC\_PLLR\_DIV8                  0x00000008U             }}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_NONE             0x00000000U              }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSI              RCC\_PLLCFGR\_PLLSRC\_HSI  }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSE              RCC\_PLLCFGR\_PLLSRC\_HSE  }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define RCC\_PLL\_ADCCLK                 RCC\_PLLCFGR\_PLLPEN      }}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#define RCC\_PLL\_48M1CLK                RCC\_PLLCFGR\_PLLQEN      }}
\DoxyCodeLine{309 \textcolor{preprocessor}{\#define RCC\_PLL\_SYSCLK                 RCC\_PLLCFGR\_PLLREN      }}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_SYSCLK           0x00000001U              }}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_HCLK             0x00000002U              }}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK1            0x00000004U              }}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK2            0x00000008U              }}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSI           RCC\_CFGR\_SW\_HSI    }}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSE           RCC\_CFGR\_SW\_HSE    }}
\DoxyCodeLine{330 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_PLLCLK        RCC\_CFGR\_SW\_PLL    }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSI    RCC\_CFGR\_SWS\_HSI   }}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSE    RCC\_CFGR\_SWS\_HSE   }}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK RCC\_CFGR\_SWS\_PLL   }}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV1                RCC\_CFGR\_HPRE\_DIV1   }}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV2                RCC\_CFGR\_HPRE\_DIV2   }}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV4                RCC\_CFGR\_HPRE\_DIV4   }}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV8                RCC\_CFGR\_HPRE\_DIV8   }}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV16               RCC\_CFGR\_HPRE\_DIV16  }}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV64               RCC\_CFGR\_HPRE\_DIV64  }}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV128              RCC\_CFGR\_HPRE\_DIV128 }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV256              RCC\_CFGR\_HPRE\_DIV256 }}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV512              RCC\_CFGR\_HPRE\_DIV512 }}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV1                  RCC\_CFGR\_PPRE1\_DIV1  }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV2                  RCC\_CFGR\_PPRE1\_DIV2  }}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV4                  RCC\_CFGR\_PPRE1\_DIV4  }}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV8                  RCC\_CFGR\_PPRE1\_DIV8  }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV16                 RCC\_CFGR\_PPRE1\_DIV16 }}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_NONE          0x00000000U             }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSE           RCC\_BDCR\_RTCSEL\_0       }}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSI           RCC\_BDCR\_RTCSEL\_1       }}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV32     RCC\_BDCR\_RTCSEL         }}
\DoxyCodeLine{387 \textcolor{comment}{/* 32     28      20       16      0}}
\DoxyCodeLine{388 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{389 \textcolor{comment}{   | MCO   | GPIO  | GPIO  | GPIO  |}}
\DoxyCodeLine{390 \textcolor{comment}{   | Index |  AF   | Port  |  Pin  |}}
\DoxyCodeLine{391 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{392 }
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define RCC\_MCO\_GPIOPORT\_POS           16U}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define RCC\_MCO\_GPIOPORT\_MASK          (0xFUL << RCC\_MCO\_GPIOPORT\_POS)}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define RCC\_MCO\_GPIOAF\_POS             20U}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define RCC\_MCO\_GPIOAF\_MASK            (0xFFUL << RCC\_MCO\_GPIOAF\_POS)}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define RCC\_MCO\_INDEX\_POS              28U}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define RCC\_MCO\_INDEX\_MASK             (0x1UL << RCC\_MCO\_INDEX\_POS)}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define RCC\_MCO1\_INDEX                 (0x0UL << RCC\_MCO\_INDEX\_POS)             }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define RCC\_MCO\_PA8                    (RCC\_MCO1\_INDEX | (GPIO\_AF0\_MCO << RCC\_MCO\_GPIOAF\_POS) | (GPIO\_GET\_INDEX(GPIOA) << RCC\_MCO\_GPIOPORT\_POS) | GPIO\_PIN\_8)}}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define RCC\_MCO\_PG10                   (RCC\_MCO1\_INDEX | (GPIO\_AF0\_MCO << RCC\_MCO\_GPIOAF\_POS) | (GPIO\_GET\_INDEX(GPIOG) << RCC\_MCO\_GPIOPORT\_POS) | GPIO\_PIN\_10)}}
\DoxyCodeLine{402 }
\DoxyCodeLine{403 \textcolor{comment}{/* Legacy Defines*/}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define RCC\_MCO1                       RCC\_MCO\_PA8}}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define RCC\_MCO                        RCC\_MCO1               }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_NOCLOCK         0x00000000U                            }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_SYSCLK          RCC\_CFGR\_MCOSEL\_0                      }}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI             (RCC\_CFGR\_MCOSEL\_0| RCC\_CFGR\_MCOSEL\_1) }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSE             RCC\_CFGR\_MCOSEL\_2                      }}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_PLLCLK          (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)  }}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSI             (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)  }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSE             (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2) }}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI48           RCC\_CFGR\_MCOSEL\_3                      }}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define RCC\_MCODIV\_1                   RCC\_CFGR\_MCOPRE\_DIV1     }}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define RCC\_MCODIV\_2                   RCC\_CFGR\_MCOPRE\_DIV2     }}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define RCC\_MCODIV\_4                   RCC\_CFGR\_MCOPRE\_DIV4     }}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define RCC\_MCODIV\_8                   RCC\_CFGR\_MCOPRE\_DIV8     }}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define RCC\_MCODIV\_16                  RCC\_CFGR\_MCOPRE\_DIV16    }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define RCC\_IT\_LSIRDY                  RCC\_CIFR\_LSIRDYF      }}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define RCC\_IT\_LSERDY                  RCC\_CIFR\_LSERDYF      }}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define RCC\_IT\_HSIRDY                  RCC\_CIFR\_HSIRDYF      }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define RCC\_IT\_HSERDY                  RCC\_CIFR\_HSERDYF      }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define RCC\_IT\_PLLRDY                  RCC\_CIFR\_PLLRDYF      }}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define RCC\_IT\_CSS                     RCC\_CIFR\_CSSF        }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define RCC\_IT\_LSECSS                  RCC\_CIFR\_LSECSSF     }}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define RCC\_IT\_HSI48RDY                RCC\_CIFR\_HSI48RDYF   }}
\DoxyCodeLine{462 \textcolor{comment}{/* Flags in the CR register */}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSIRDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_HSIRDY\_Pos) }}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSERDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_HSERDY\_Pos) }}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLRDY                ((CR\_REG\_INDEX << 5U) | RCC\_CR\_PLLRDY\_Pos) }}
\DoxyCodeLine{467 \textcolor{comment}{/* Flags in the BDCR register */}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSERDY                ((BDCR\_REG\_INDEX << 5U) | RCC\_BDCR\_LSERDY\_Pos)  }}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSECSSD               ((BDCR\_REG\_INDEX << 5U) | RCC\_BDCR\_LSECSSD\_Pos) }}
\DoxyCodeLine{471 \textcolor{comment}{/* Flags in the CSR register */}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSIRDY                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_LSIRDY\_Pos)    }}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define RCC\_FLAG\_OBLRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_OBLRSTF\_Pos)   }}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define RCC\_FLAG\_PINRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_PINRSTF\_Pos)   }}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define RCC\_FLAG\_BORRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_BORRSTF\_Pos)   }}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTRST                ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_SFTRSTF\_Pos)   }}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define RCC\_FLAG\_IWDGRST               ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_IWDGRSTF\_Pos)  }}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define RCC\_FLAG\_WWDGRST               ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_WWDGRSTF\_Pos)  }}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define RCC\_FLAG\_LPWRRST               ((CSR\_REG\_INDEX << 5U) | RCC\_CSR\_LPWRRSTF\_Pos)  }}
\DoxyCodeLine{481 \textcolor{comment}{/* Flags in the CRRCR register */}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSI48RDY              ((CRRCR\_REG\_INDEX << 5U) | RCC\_CRRCR\_HSI48RDY\_Pos) }}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_LOW                 0x00000000U            }}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMLOW           RCC\_BDCR\_LSEDRV\_0      }}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMHIGH          RCC\_BDCR\_LSEDRV\_1      }}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_HIGH                RCC\_BDCR\_LSEDRV        }}
\DoxyCodeLine{502 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{503 }
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{517 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{518 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}}
\DoxyCodeLine{519 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{520 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN); \(\backslash\)}}
\DoxyCodeLine{521 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{522 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{523 }
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{526 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}}
\DoxyCodeLine{527 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{528 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN); \(\backslash\)}}
\DoxyCodeLine{529 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{530 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{531 }
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{533 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{534 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN); \(\backslash\)}}
\DoxyCodeLine{535 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{536 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN); \(\backslash\)}}
\DoxyCodeLine{537 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{538 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{539 }
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{541 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{542 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN); \(\backslash\)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{544 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN); \(\backslash\)}}
\DoxyCodeLine{545 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{546 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{547 }
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_ENABLE()              do \{ \(\backslash\)}}
\DoxyCodeLine{549 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{550 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN); \(\backslash\)}}
\DoxyCodeLine{551 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{552 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN); \(\backslash\)}}
\DoxyCodeLine{553 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{554 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{555 }
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{557 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{558 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}}
\DoxyCodeLine{559 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{560 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN); \(\backslash\)}}
\DoxyCodeLine{561 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{562 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{563 }
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{565 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{566 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}}
\DoxyCodeLine{567 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{568 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN); \(\backslash\)}}
\DoxyCodeLine{569 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{570 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{571 }
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN)}}
\DoxyCodeLine{573 }
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN)}}
\DoxyCodeLine{575 }
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_DISABLE()        CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN)}}
\DoxyCodeLine{577 }
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN)}}
\DoxyCodeLine{579 }
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN)}}
\DoxyCodeLine{581 }
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN)}}
\DoxyCodeLine{583 }
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{585 }
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{600 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN); \(\backslash\)}}
\DoxyCodeLine{601 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{602 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN); \(\backslash\)}}
\DoxyCodeLine{603 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{604 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{605 }
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{607 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{608 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN); \(\backslash\)}}
\DoxyCodeLine{609 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{610 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN); \(\backslash\)}}
\DoxyCodeLine{611 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{612 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{613 }
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{615 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{616 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN); \(\backslash\)}}
\DoxyCodeLine{617 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{618 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN); \(\backslash\)}}
\DoxyCodeLine{619 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{620 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{621 }
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{623 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{624 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN); \(\backslash\)}}
\DoxyCodeLine{625 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{626 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN); \(\backslash\)}}
\DoxyCodeLine{627 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{628 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{629 }
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{631 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{632 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN); \(\backslash\)}}
\DoxyCodeLine{633 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{634 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN); \(\backslash\)}}
\DoxyCodeLine{635 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{636 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{637 }
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{639 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{640 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN); \(\backslash\)}}
\DoxyCodeLine{641 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{642 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN); \(\backslash\)}}
\DoxyCodeLine{643 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{644 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{645 }
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{647 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{648 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN); \(\backslash\)}}
\DoxyCodeLine{649 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN); \(\backslash\)}}
\DoxyCodeLine{651 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{652 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{653 }
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{655 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{656 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC12EN); \(\backslash\)}}
\DoxyCodeLine{657 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC12EN); \(\backslash\)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{661 }
\DoxyCodeLine{662 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{664 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{665 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC345EN); \(\backslash\)}}
\DoxyCodeLine{666 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC345EN); \(\backslash\)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{671 }
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{673 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{674 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC1EN); \(\backslash\)}}
\DoxyCodeLine{675 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{676 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC1EN); \(\backslash\)}}
\DoxyCodeLine{677 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{678 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{679 }
\DoxyCodeLine{680 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{682 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{683 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC2EN); \(\backslash\)}}
\DoxyCodeLine{684 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{685 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC2EN); \(\backslash\)}}
\DoxyCodeLine{686 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{687 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{689 }
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{691 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC3EN); \(\backslash\)}}
\DoxyCodeLine{693 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{694 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC3EN); \(\backslash\)}}
\DoxyCodeLine{695 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{696 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{697 }
\DoxyCodeLine{698 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{700 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{701 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC4EN); \(\backslash\)}}
\DoxyCodeLine{702 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{703 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC4EN); \(\backslash\)}}
\DoxyCodeLine{704 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{705 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{707 }
\DoxyCodeLine{708 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{710 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{711 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN); \(\backslash\)}}
\DoxyCodeLine{712 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{713 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN); \(\backslash\)}}
\DoxyCodeLine{714 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{717 }
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{719 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{720 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN); \(\backslash\)}}
\DoxyCodeLine{721 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{722 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN); \(\backslash\)}}
\DoxyCodeLine{723 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{724 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{725 }
\DoxyCodeLine{726 }
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN)}}
\DoxyCodeLine{728 }
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN)}}
\DoxyCodeLine{730 }
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN)}}
\DoxyCodeLine{732 }
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN)}}
\DoxyCodeLine{734 }
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN)}}
\DoxyCodeLine{736 }
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN)}}
\DoxyCodeLine{738 }
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN)}}
\DoxyCodeLine{740 }
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC12EN)}}
\DoxyCodeLine{742 }
\DoxyCodeLine{743 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC345EN)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{746 }
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC1EN)}}
\DoxyCodeLine{748 }
\DoxyCodeLine{749 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC2EN)}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{752 }
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC3EN)}}
\DoxyCodeLine{754 }
\DoxyCodeLine{755 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC4EN)}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{758 }
\DoxyCodeLine{759 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN);}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{762 }
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN)}}
\DoxyCodeLine{764 }
\DoxyCodeLine{777 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN); \(\backslash\)}}
\DoxyCodeLine{781 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN); \(\backslash\)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{786 }
\DoxyCodeLine{787 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{789 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{790 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN); \(\backslash\)}}
\DoxyCodeLine{791 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN); \(\backslash\)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{796 }
\DoxyCodeLine{797 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{800 }
\DoxyCodeLine{801 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN)}}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{804 }
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN); \(\backslash\)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{821 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN); \(\backslash\)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{824 }
\DoxyCodeLine{825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{826 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{827 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN); \(\backslash\)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN); \(\backslash\)}}
\DoxyCodeLine{830 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{832 }
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{834 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{835 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN); \(\backslash\)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{837 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN); \(\backslash\)}}
\DoxyCodeLine{838 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{839 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{840 }
\DoxyCodeLine{841 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{843 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{844 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN); \(\backslash\)}}
\DoxyCodeLine{845 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{846 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN); \(\backslash\)}}
\DoxyCodeLine{847 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{848 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{850 }
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{852 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{853 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN); \(\backslash\)}}
\DoxyCodeLine{854 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{855 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN); \(\backslash\)}}
\DoxyCodeLine{856 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{857 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{858 }
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{860 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{861 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN); \(\backslash\)}}
\DoxyCodeLine{862 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{863 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN); \(\backslash\)}}
\DoxyCodeLine{864 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{865 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{866 }
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()             do \{ \(\backslash\)}}
\DoxyCodeLine{868 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{869 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN); \(\backslash\)}}
\DoxyCodeLine{870 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{871 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN); \(\backslash\)}}
\DoxyCodeLine{872 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{873 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{874 }
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{876 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{877 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN); \(\backslash\)}}
\DoxyCodeLine{878 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{879 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN); \(\backslash\)}}
\DoxyCodeLine{880 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{881 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{882 }
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{884 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{885 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN); \(\backslash\)}}
\DoxyCodeLine{886 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{887 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN); \(\backslash\)}}
\DoxyCodeLine{888 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{889 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{890 }
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{892 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{893 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN); \(\backslash\)}}
\DoxyCodeLine{894 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{895 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN); \(\backslash\)}}
\DoxyCodeLine{896 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{897 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{898 }
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{900 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{901 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN); \(\backslash\)}}
\DoxyCodeLine{902 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{903 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN); \(\backslash\)}}
\DoxyCodeLine{904 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{905 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{906 }
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{908 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{909 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN); \(\backslash\)}}
\DoxyCodeLine{910 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{911 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN); \(\backslash\)}}
\DoxyCodeLine{912 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{914 }
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{916 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN); \(\backslash\)}}
\DoxyCodeLine{918 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{919 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN); \(\backslash\)}}
\DoxyCodeLine{920 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{921 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{922 }
\DoxyCodeLine{923 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{925 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{926 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN); \(\backslash\)}}
\DoxyCodeLine{927 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{928 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN); \(\backslash\)}}
\DoxyCodeLine{929 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{930 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{932 }
\DoxyCodeLine{933 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{935 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{936 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN); \(\backslash\)}}
\DoxyCodeLine{937 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{938 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN); \(\backslash\)}}
\DoxyCodeLine{939 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{940 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{942 }
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{945 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN); \(\backslash\)}}
\DoxyCodeLine{946 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{947 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN); \(\backslash\)}}
\DoxyCodeLine{948 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{949 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{950 }
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{952 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN); \(\backslash\)}}
\DoxyCodeLine{954 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{955 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN); \(\backslash\)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{958 }
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{961 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN); \(\backslash\)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN); \(\backslash\)}}
\DoxyCodeLine{964 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{965 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{966 }
\DoxyCodeLine{967 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{969 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{970 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_FDCANEN); \(\backslash\)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_FDCANEN); \(\backslash\)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{976 }
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN); \(\backslash\)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN); \(\backslash\)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{984 }
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN); \(\backslash\)}}
\DoxyCodeLine{988 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{989 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN); \(\backslash\)}}
\DoxyCodeLine{990 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{991 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{992 }
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{994 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN); \(\backslash\)}}
\DoxyCodeLine{996 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{997 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN); \(\backslash\)}}
\DoxyCodeLine{998 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{999 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1000 }
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()         do \{ \(\backslash\)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN); \(\backslash\)}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN); \(\backslash\)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1008 }
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN); \(\backslash\)}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN); \(\backslash\)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1018 }
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN); \(\backslash\)}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN); \(\backslash\)}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1026 }
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN)}}
\DoxyCodeLine{1028 }
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN)}}
\DoxyCodeLine{1030 }
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN)}}
\DoxyCodeLine{1032 }
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1036 }
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN)}}
\DoxyCodeLine{1038 }
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN)}}
\DoxyCodeLine{1040 }
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN);}}
\DoxyCodeLine{1042 }
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN);}}
\DoxyCodeLine{1044 }
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDG2EN)}}
\DoxyCodeLine{1046 }
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN)}}
\DoxyCodeLine{1048 }
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN)}}
\DoxyCodeLine{1050 }
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN)}}
\DoxyCodeLine{1052 }
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN)}}
\DoxyCodeLine{1054 }
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1058 }
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1062 }
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN)}}
\DoxyCodeLine{1064 }
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN)}}
\DoxyCodeLine{1066 }
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN)}}
\DoxyCodeLine{1068 }
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_FDCANEN)}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1072 }
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()            CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN)}}
\DoxyCodeLine{1074 }
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN)}}
\DoxyCodeLine{1076 }
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN)}}
\DoxyCodeLine{1078 }
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()        CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN)}}
\DoxyCodeLine{1080 }
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN)}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1084 }
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN)}}
\DoxyCodeLine{1086 }
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN); \(\backslash\)}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN); \(\backslash\)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1106 }
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN); \(\backslash\)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN); \(\backslash\)}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1114 }
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN); \(\backslash\)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN); \(\backslash\)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1122 }
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN); \(\backslash\)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN); \(\backslash\)}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1130 }
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()          do \{ \(\backslash\)}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN); \(\backslash\)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN); \(\backslash\)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1138 }
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN); \(\backslash\)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN); \(\backslash\)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1148 }
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN); \(\backslash\)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN); \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1156 }
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN); \(\backslash\)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN); \(\backslash\)}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1164 }
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN); \(\backslash\)}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN); \(\backslash\)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1172 }
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM20EN); \(\backslash\)}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM20EN); \(\backslash\)}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1182 }
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()            do \{ \(\backslash\)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN); \(\backslash\)}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN); \(\backslash\)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1190 }
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_ENABLE()           do \{ \(\backslash\)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{                                                 \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{                                                 SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIM1EN); \(\backslash\)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{                                                 }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{                                                 tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIM1EN); \(\backslash\)}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{                                                 UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{                                               \} while(0)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1200 }
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN)}}
\DoxyCodeLine{1202 }
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{1204 }
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{1206 }
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()         CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{1210 }
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1214 }
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{1216 }
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{1218 }
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{1220 }
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM20EN)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1224 }
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()           CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{1226 }
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_DISABLE()          CLEAR\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIM1EN)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1230 }
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN) != 0U)}}
\DoxyCodeLine{1244 }
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN) != 0U)}}
\DoxyCodeLine{1246 }
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_ENABLED()     (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN) != 0U)}}
\DoxyCodeLine{1248 }
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN) != 0U)}}
\DoxyCodeLine{1250 }
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN) != 0U)}}
\DoxyCodeLine{1252 }
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN) != 0U)}}
\DoxyCodeLine{1254 }
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN) != 0U)}}
\DoxyCodeLine{1256 }
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN) == 0U)}}
\DoxyCodeLine{1258 }
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN) == 0U)}}
\DoxyCodeLine{1260 }
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_DISABLED()    (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMAMUX1EN) == 0U)}}
\DoxyCodeLine{1262 }
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CORDICEN) == 0U)}}
\DoxyCodeLine{1264 }
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FMACEN) == 0U)}}
\DoxyCodeLine{1266 }
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_FLASHEN) == 0U)}}
\DoxyCodeLine{1268 }
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN) == 0U)}}
\DoxyCodeLine{1270 }
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN) != 0U)}}
\DoxyCodeLine{1284 }
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN) != 0U)}}
\DoxyCodeLine{1286 }
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN) != 0U)}}
\DoxyCodeLine{1288 }
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN) != 0U)}}
\DoxyCodeLine{1290 }
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN) != 0U)}}
\DoxyCodeLine{1292 }
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN) != 0U)}}
\DoxyCodeLine{1294 }
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN) != 0U)}}
\DoxyCodeLine{1296 }
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC12EN) != 0U)}}
\DoxyCodeLine{1298 }
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC345EN) != 0U)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1302 }
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC1EN) != 0U)}}
\DoxyCodeLine{1304 }
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC2EN) != 0U)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1308 }
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC3EN) != 0U)}}
\DoxyCodeLine{1310 }
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC4EN) != 0U)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1314 }
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN) != 0U)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1318 }
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN) != 0U)}}
\DoxyCodeLine{1320 }
\DoxyCodeLine{1321 }
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOAEN) == 0U)}}
\DoxyCodeLine{1323 }
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOBEN) == 0U)}}
\DoxyCodeLine{1325 }
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOCEN) == 0U)}}
\DoxyCodeLine{1327 }
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIODEN) == 0U)}}
\DoxyCodeLine{1329 }
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOEEN) == 0U)}}
\DoxyCodeLine{1331 }
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOFEN) == 0U)}}
\DoxyCodeLine{1333 }
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_GPIOGEN) == 0U)}}
\DoxyCodeLine{1335 }
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC12EN) == 0U)}}
\DoxyCodeLine{1337 }
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_ADC345EN) == 0U)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1341 }
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC1EN) == 0U)}}
\DoxyCodeLine{1343 }
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC2EN) == 0U)}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1347 }
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC3EN) == 0U)}}
\DoxyCodeLine{1349 }
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DAC4EN) == 0U)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1353 }
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AESEN) == 0U)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1357 }
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN) == 0U)}}
\DoxyCodeLine{1359 }
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN) != 0U)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1375 }
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN) != 0U)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1379 }
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN) == 0U)}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1383 }
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN) == 0U)}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1387 }
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN) != 0U)}}
\DoxyCodeLine{1401 }
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN) != 0U)}}
\DoxyCodeLine{1403 }
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN) != 0U)}}
\DoxyCodeLine{1405 }
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN) != 0U)}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1409 }
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN) != 0U)}}
\DoxyCodeLine{1411 }
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN) != 0U)}}
\DoxyCodeLine{1413 }
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN) != 0U)}}
\DoxyCodeLine{1415 }
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN) != 0U)}}
\DoxyCodeLine{1417 }
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN) != 0U)}}
\DoxyCodeLine{1419 }
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN) != 0U)}}
\DoxyCodeLine{1421 }
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN) != 0U)}}
\DoxyCodeLine{1423 }
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN) != 0U)}}
\DoxyCodeLine{1425 }
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN) != 0U)}}
\DoxyCodeLine{1427 }
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN) != 0U)}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1431 }
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN) != 0U)}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1435 }
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN) != 0U)}}
\DoxyCodeLine{1437 }
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN) != 0U)}}
\DoxyCodeLine{1439 }
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN) != 0U)}}
\DoxyCodeLine{1441 }
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_FDCANEN) != 0U)}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1445 }
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()         (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN) != 0U)}}
\DoxyCodeLine{1447 }
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN) != 0U)}}
\DoxyCodeLine{1449 }
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN) != 0U)}}
\DoxyCodeLine{1451 }
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()     (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN) != 0U)}}
\DoxyCodeLine{1453 }
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN) != 0U)}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1457 }
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN) != 0U)}}
\DoxyCodeLine{1459 }
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM2EN) == 0U)}}
\DoxyCodeLine{1461 }
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM3EN) == 0U)}}
\DoxyCodeLine{1463 }
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM4EN) == 0U)}}
\DoxyCodeLine{1465 }
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM5EN) == 0U)}}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1469 }
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM6EN) == 0U)}}
\DoxyCodeLine{1471 }
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_TIM7EN) == 0U)}}
\DoxyCodeLine{1473 }
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_CRSEN) == 0U)}}
\DoxyCodeLine{1475 }
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_RTCAPBEN) == 0U)}}
\DoxyCodeLine{1477 }
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_WWDGEN) == 0U)}}
\DoxyCodeLine{1479 }
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI2EN) == 0U)}}
\DoxyCodeLine{1481 }
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_SPI3EN) == 0U)}}
\DoxyCodeLine{1483 }
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART2EN) == 0U)}}
\DoxyCodeLine{1485 }
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USART3EN) == 0U)}}
\DoxyCodeLine{1487 }
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART4EN) == 0U)}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1491 }
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_UART5EN) == 0U)}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1495 }
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C1EN) == 0U)}}
\DoxyCodeLine{1497 }
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C2EN) == 0U)}}
\DoxyCodeLine{1499 }
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_USBEN) == 0U)}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1503 }
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_FDCANEN) == 0U)}}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1507 }
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()        (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_PWREN) == 0U)}}
\DoxyCodeLine{1509 }
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_I2C3EN) == 0U)}}
\DoxyCodeLine{1511 }
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB1ENR1, RCC\_APB1ENR1\_LPTIM1EN) == 0U)}}
\DoxyCodeLine{1513 }
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()    (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_LPUART1EN) == 0U)}}
\DoxyCodeLine{1515 }
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_I2C4EN) == 0U)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1519 }
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB1ENR2, RCC\_APB1ENR2\_UCPD1EN) == 0U)}}
\DoxyCodeLine{1521 }
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN) != 0U)}}
\DoxyCodeLine{1535 }
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN) != 0U)}}
\DoxyCodeLine{1537 }
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN) != 0U)}}
\DoxyCodeLine{1539 }
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN) != 0U)}}
\DoxyCodeLine{1541 }
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN) != 0U)}}
\DoxyCodeLine{1543 }
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN) != 0U)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1547 }
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN) != 0U)}}
\DoxyCodeLine{1549 }
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN) != 0U)}}
\DoxyCodeLine{1551 }
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN) != 0U)}}
\DoxyCodeLine{1553 }
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_IS\_CLK\_ENABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM20EN) != 0U)}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1557 }
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()        (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN) != 0U)}}
\DoxyCodeLine{1559 }
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_ENABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIM1EN) != 0U)}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1563 }
\DoxyCodeLine{1564 }
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN) == 0U)}}
\DoxyCodeLine{1566 }
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN) == 0U)}}
\DoxyCodeLine{1568 }
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN) == 0U)}}
\DoxyCodeLine{1570 }
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN) == 0U)}}
\DoxyCodeLine{1572 }
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN) == 0U)}}
\DoxyCodeLine{1574 }
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN) == 0U)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1578 }
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN) == 0U)}}
\DoxyCodeLine{1580 }
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN) == 0U)}}
\DoxyCodeLine{1582 }
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN) == 0U)}}
\DoxyCodeLine{1584 }
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_IS\_CLK\_DISABLED()      (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM20EN) == 0U)}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1588 }
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()       (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN) == 0U)}}
\DoxyCodeLine{1590 }
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_DISABLED()     (READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIM1EN) == 0U)}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1594 }
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()           WRITE\_REG(RCC-\/>AHB1RSTR, 0xFFFFFFFFU)}}
\DoxyCodeLine{1604 }
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{1606 }
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{1608 }
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_FORCE\_RESET()        SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{1610 }
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_FORCE\_RESET()         SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_CORDICRST)}}
\DoxyCodeLine{1612 }
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_FMACRST)}}
\DoxyCodeLine{1614 }
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{1616 }
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{1618 }
\DoxyCodeLine{1619 }
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>AHB1RSTR, 0x00000000U)}}
\DoxyCodeLine{1621 }
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA1RST)}}
\DoxyCodeLine{1623 }
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMA2RST)}}
\DoxyCodeLine{1625 }
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_RELEASE\_RESET()      CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_DMAMUX1RST)}}
\DoxyCodeLine{1627 }
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_CORDICRST)}}
\DoxyCodeLine{1629 }
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_FMACRST)}}
\DoxyCodeLine{1631 }
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_FLASHRST)}}
\DoxyCodeLine{1633 }
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB1RSTR, RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{1635 }
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()           WRITE\_REG(RCC-\/>AHB2RSTR, 0xFFFFFFFFU)}}
\DoxyCodeLine{1645 }
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{1647 }
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{1649 }
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{1651 }
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{1653 }
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{1655 }
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{1657 }
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{1659 }
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_FORCE\_RESET()          SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_ADC12RST)}}
\DoxyCodeLine{1661 }
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_FORCE\_RESET()         SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_ADC345RST)}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1665 }
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC1RST)}}
\DoxyCodeLine{1667 }
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC2RST)}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1671 }
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC3RST)}}
\DoxyCodeLine{1673 }
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC4RST)}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1677 }
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1681 }
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{1683 }
\DoxyCodeLine{1684 }
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>AHB2RSTR, 0x00000000U)}}
\DoxyCodeLine{1686 }
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOARST)}}
\DoxyCodeLine{1688 }
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOBRST)}}
\DoxyCodeLine{1690 }
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOCRST)}}
\DoxyCodeLine{1692 }
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIODRST)}}
\DoxyCodeLine{1694 }
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOERST)}}
\DoxyCodeLine{1696 }
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOFRST)}}
\DoxyCodeLine{1698 }
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_GPIOGRST)}}
\DoxyCodeLine{1700 }
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_ADC12RST)}}
\DoxyCodeLine{1702 }
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_ADC345RST)}}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1706 }
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC1RST)}}
\DoxyCodeLine{1708 }
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC2RST)}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1712 }
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC3RST)}}
\DoxyCodeLine{1714 }
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_DAC4RST)}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1718 }
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_AESRST)}}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1722 }
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB2RSTR, RCC\_AHB2RSTR\_RNGRST)}}
\DoxyCodeLine{1724 }
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()           WRITE\_REG(RCC-\/>AHB3RSTR, 0xFFFFFFFFU)}}
\DoxyCodeLine{1734 }
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_FORCE\_RESET()            SET\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1738 }
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()           SET\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1742 }
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>AHB3RSTR, 0x00000000U)}}
\DoxyCodeLine{1744 }
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_FMCRST)}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1748 }
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>AHB3RSTR, RCC\_AHB3RSTR\_QSPIRST)}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1752 }
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_FORCE\_RESET()           WRITE\_REG(RCC-\/>APB1RSTR1, 0xFFFFFFFFU)}}
\DoxyCodeLine{1762 }
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{1764 }
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{1766 }
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{1768 }
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1772 }
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{1774 }
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{1776 }
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{1778 }
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{1780 }
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{1782 }
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{1784 }
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{1786 }
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1790 }
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1794 }
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{1796 }
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{1798 }
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USBRST)}}
\DoxyCodeLine{1800 }
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_FDCANRST)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1804 }
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_FORCE\_RESET()            SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{1806 }
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{1808 }
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{1810 }
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()        SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{1812 }
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1816 }
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_UCPD1RST)}}
\DoxyCodeLine{1818 }
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>APB1RSTR1, 0x00000000U)}}
\DoxyCodeLine{1820 }
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM2RST)}}
\DoxyCodeLine{1822 }
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM3RST)}}
\DoxyCodeLine{1824 }
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM4RST)}}
\DoxyCodeLine{1826 }
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM5RST)}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1830 }
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM6RST)}}
\DoxyCodeLine{1832 }
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_TIM7RST)}}
\DoxyCodeLine{1834 }
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_CRSRST)}}
\DoxyCodeLine{1836 }
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI2RST)}}
\DoxyCodeLine{1838 }
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_SPI3RST)}}
\DoxyCodeLine{1840 }
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART2RST)}}
\DoxyCodeLine{1842 }
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USART3RST)}}
\DoxyCodeLine{1844 }
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART4RST)}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1848 }
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_UART5RST)}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1852 }
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C1RST)}}
\DoxyCodeLine{1854 }
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C2RST)}}
\DoxyCodeLine{1856 }
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_USBRST)}}
\DoxyCodeLine{1858 }
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_FDCANRST)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1862 }
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()          CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_PWRRST)}}
\DoxyCodeLine{1864 }
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_I2C3RST)}}
\DoxyCodeLine{1866 }
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB1RSTR1, RCC\_APB1RSTR1\_LPTIM1RST)}}
\DoxyCodeLine{1868 }
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()      CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_LPUART1RST)}}
\DoxyCodeLine{1870 }
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_I2C4RST)}}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1874 }
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_RELEASE\_RESET()      CLEAR\_BIT(RCC-\/>APB1RSTR2, RCC\_APB1RSTR2\_UCPD1RST)}}
\DoxyCodeLine{1876 }
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()           WRITE\_REG(RCC-\/>APB2RSTR, 0xFFFFFFFFU)}}
\DoxyCodeLine{1886 }
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{1888 }
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{1890 }
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{1892 }
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{1894 }
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{1896 }
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1900 }
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{1902 }
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{1904 }
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{1906 }
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_FORCE\_RESET()          SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM20RST)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1910 }
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()           SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{1912 }
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_FORCE\_RESET()         SET\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_HRTIM1RST)}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1916 }
\DoxyCodeLine{1917 }
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()         WRITE\_REG(RCC-\/>APB2RSTR, 0x00000000U)}}
\DoxyCodeLine{1919 }
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SYSCFGRST)}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{1923 }
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{1925 }
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{1927 }
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{1929 }
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1933 }
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{1935 }
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{1937 }
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{1939 }
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_RELEASE\_RESET()        CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_TIM20RST)}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1943 }
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()         CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{1945 }
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_RELEASE\_RESET()       CLEAR\_BIT(RCC-\/>APB2RSTR, RCC\_APB2RSTR\_HRTIM1RST)}}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1949 }
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{1964 }
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{1966 }
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_ENABLE()   SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{1968 }
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CORDICSMEN)}}
\DoxyCodeLine{1970 }
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FMACSMEN)}}
\DoxyCodeLine{1972 }
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{1974 }
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{1976 }
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{1978 }
\DoxyCodeLine{1979 }
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN)}}
\DoxyCodeLine{1981 }
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN)}}
\DoxyCodeLine{1983 }
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_CLK\_SLEEP\_DISABLE()  CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN)}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CORDICSMEN)}}
\DoxyCodeLine{1987 }
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FMACSMEN)}}
\DoxyCodeLine{1989 }
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN)}}
\DoxyCodeLine{1991 }
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN)}}
\DoxyCodeLine{1993 }
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN)}}
\DoxyCodeLine{1995 }
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{2010 }
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{2012 }
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{2014 }
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{2016 }
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{2018 }
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{2020 }
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{2022 }
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{2024 }
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCM\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_CCMSRAMSMEN)}}
\DoxyCodeLine{2026 }
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC12SMEN)}}
\DoxyCodeLine{2028 }
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC345SMEN)}}
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2032 }
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC1SMEN)}}
\DoxyCodeLine{2034 }
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC2SMEN)}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2038 }
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC3SMEN)}}
\DoxyCodeLine{2040 }
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC4SMEN)}}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2044 }
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2048 }
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{2050 }
\DoxyCodeLine{2051 }
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN)}}
\DoxyCodeLine{2053 }
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN)}}
\DoxyCodeLine{2055 }
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN)}}
\DoxyCodeLine{2057 }
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN)}}
\DoxyCodeLine{2059 }
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN)}}
\DoxyCodeLine{2061 }
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN)}}
\DoxyCodeLine{2063 }
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN)}}
\DoxyCodeLine{2065 }
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN)}}
\DoxyCodeLine{2067 }
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCM\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_CCMSRAMSMEN)}}
\DoxyCodeLine{2069 }
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC12SMEN)}}
\DoxyCodeLine{2071 }
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC345SMEN)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2075 }
\DoxyCodeLine{2076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC1SMEN)}}
\DoxyCodeLine{2077 }
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC2SMEN)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2081 }
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC3SMEN)}}
\DoxyCodeLine{2083 }
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC4SMEN)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2087 }
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN)}}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2091 }
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN)}}
\DoxyCodeLine{2093 }
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2110 }
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2114 }
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN)}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2118 }
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN)}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2122 }
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{2137 }
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{2139 }
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{2141 }
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2145 }
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{2147 }
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{2149 }
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{2151 }
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{2153 }
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{2155 }
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{2157 }
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{2159 }
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{2161 }
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{2163 }
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2167 }
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2171 }
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{2173 }
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{2175 }
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBSMEN)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2179 }
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_FDCANSMEN)}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2183 }
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()       SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{2185 }
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{2187 }
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{2189 }
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()   SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{2191 }
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2195 }
\DoxyCodeLine{2196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_UCPD1SMEN)}}
\DoxyCodeLine{2197 }
\DoxyCodeLine{2198 }
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN)}}
\DoxyCodeLine{2200 }
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN)}}
\DoxyCodeLine{2202 }
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN)}}
\DoxyCodeLine{2204 }
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN)}}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2208 }
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN)}}
\DoxyCodeLine{2210 }
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN)}}
\DoxyCodeLine{2212 }
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN)}}
\DoxyCodeLine{2214 }
\DoxyCodeLine{2215 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{2216 }
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN)}}
\DoxyCodeLine{2218 }
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN)}}
\DoxyCodeLine{2220 }
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN)}}
\DoxyCodeLine{2222 }
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN)}}
\DoxyCodeLine{2224 }
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN)}}
\DoxyCodeLine{2226 }
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN)}}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2230 }
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN)}}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2234 }
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN)}}
\DoxyCodeLine{2236 }
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN)}}
\DoxyCodeLine{2238 }
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#if defined(USB)}}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBSMEN)}}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2242 }
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_FDCANSMEN)}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2246 }
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()      CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN)}}
\DoxyCodeLine{2248 }
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN)}}
\DoxyCodeLine{2250 }
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{2252 }
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()  CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN)}}
\DoxyCodeLine{2254 }
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN)}}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2258 }
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_UCPD1SMEN)}}
\DoxyCodeLine{2260 }
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{2275 }
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{2277 }
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{2279 }
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{2281 }
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{2283 }
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI4SMEN)}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2287 }
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{2289 }
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{2291 }
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{2293 }
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_CLK\_SLEEP\_ENABLE()     SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM20SMEN)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2297 }
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()      SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{2299 }
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_ENABLE()    SET\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_HRTIM1SMEN)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2303 }
\DoxyCodeLine{2304 }
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN)}}
\DoxyCodeLine{2306 }
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN)}}
\DoxyCodeLine{2308 }
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN)}}
\DoxyCodeLine{2310 }
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN)}}
\DoxyCodeLine{2312 }
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN)}}
\DoxyCodeLine{2314 }
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI4SMEN)}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2318 }
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN)}}
\DoxyCodeLine{2320 }
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN)}}
\DoxyCodeLine{2322 }
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN)}}
\DoxyCodeLine{2324 }
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_CLK\_SLEEP\_DISABLE()    CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM20SMEN)}}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2328 }
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()     CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN)}}
\DoxyCodeLine{2330 }
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_DISABLE()   CLEAR\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_HRTIM1SMEN)}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2334 }
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN) != 0U)}}
\DoxyCodeLine{2349 }
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN) != 0U)}}
\DoxyCodeLine{2351 }
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN) != 0U)}}
\DoxyCodeLine{2353 }
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CORDICSMEN) != 0U)}}
\DoxyCodeLine{2355 }
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FMACSMEN) != 0U)}}
\DoxyCodeLine{2357 }
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN) != 0U)}}
\DoxyCodeLine{2359 }
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN) != 0U)}}
\DoxyCodeLine{2361 }
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN) != 0U)}}
\DoxyCodeLine{2363 }
\DoxyCodeLine{2364 }
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA1SMEN) == 0U)}}
\DoxyCodeLine{2366 }
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMA2SMEN) == 0U)}}
\DoxyCodeLine{2368 }
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMAMUX1\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_DMAMUX1SMEN) == 0U)}}
\DoxyCodeLine{2370 }
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CORDICSMEN) == 0U)}}
\DoxyCodeLine{2372 }
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FMACSMEN) == 0U)}}
\DoxyCodeLine{2374 }
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_FLASHSMEN) == 0U)}}
\DoxyCodeLine{2376 }
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_SRAM1SMEN) == 0U)}}
\DoxyCodeLine{2378 }
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB1SMENR, RCC\_AHB1SMENR\_CRCSMEN) == 0U)}}
\DoxyCodeLine{2380 }
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN) != 0U)}}
\DoxyCodeLine{2395 }
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN) != 0U)}}
\DoxyCodeLine{2397 }
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN) != 0U)}}
\DoxyCodeLine{2399 }
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN) != 0U)}}
\DoxyCodeLine{2401 }
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN) != 0U)}}
\DoxyCodeLine{2403 }
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN) != 0U)}}
\DoxyCodeLine{2405 }
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN) != 0U)}}
\DoxyCodeLine{2407 }
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN) != 0U)}}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCM\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_CCMSRAMSMEN) != 0U)}}
\DoxyCodeLine{2411 }
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC12SMEN) != 0U)}}
\DoxyCodeLine{2413 }
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_IS\_CLK\_SLEEP\_ENABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC345SMEN) != 0U)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2417 }
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC1SMEN) != 0U)}}
\DoxyCodeLine{2419 }
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC2SMEN) != 0U)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2423 }
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC3SMEN) != 0U)}}
\DoxyCodeLine{2425 }
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC4SMEN) != 0U)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2429 }
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN) != 0U)}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2433 }
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN) != 0U)}}
\DoxyCodeLine{2435 }
\DoxyCodeLine{2436 }
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOASMEN) == 0U)}}
\DoxyCodeLine{2438 }
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOBSMEN) == 0U)}}
\DoxyCodeLine{2440 }
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOCSMEN) == 0U)}}
\DoxyCodeLine{2442 }
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIODSMEN) == 0U)}}
\DoxyCodeLine{2444 }
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOESMEN) == 0U)}}
\DoxyCodeLine{2446 }
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOFSMEN) == 0U)}}
\DoxyCodeLine{2448 }
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_GPIOGSMEN) == 0U)}}
\DoxyCodeLine{2450 }
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_SRAM2SMEN) == 0U)}}
\DoxyCodeLine{2452 }
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CCM\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_CCMSRAMSMEN) == 0U)}}
\DoxyCodeLine{2454 }
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC12SMEN) == 0U)}}
\DoxyCodeLine{2456 }
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#if defined(ADC345\_COMMON)}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC345\_IS\_CLK\_SLEEP\_DISABLED() (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_ADC345SMEN) == 0U)}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC345\_COMMON */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2460 }
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC1SMEN) == 0U)}}
\DoxyCodeLine{2462 }
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC2SMEN) == 0U)}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2466 }
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC3\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC3SMEN) == 0U)}}
\DoxyCodeLine{2468 }
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#if defined(DAC4)}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC4\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_DAC4SMEN) == 0U)}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DAC4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2472 }
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#if defined(AES)}}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_AESSMEN) == 0U)}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* AES */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2476 }
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB2SMENR, RCC\_AHB2SMENR\_RNGSMEN) == 0U)}}
\DoxyCodeLine{2478 }
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN) != 0U)}}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2495 }
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN) != 0U)}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2499 }
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#if defined(FMC\_BANK1)}}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_FMCSMEN) == 0U)}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMC\_BANK1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2503 }
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>AHB3SMENR, RCC\_AHB3SMENR\_QSPISMEN) == 0U)}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2507 }
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN) != 0U)}}
\DoxyCodeLine{2522 }
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN) != 0U)}}
\DoxyCodeLine{2524 }
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN) != 0U)}}
\DoxyCodeLine{2526 }
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN) != 0U)}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2530 }
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN) != 0U)}}
\DoxyCodeLine{2532 }
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN) != 0U)}}
\DoxyCodeLine{2534 }
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN) != 0U)}}
\DoxyCodeLine{2536 }
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN) != 0U)}}
\DoxyCodeLine{2538 }
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN) != 0U)}}
\DoxyCodeLine{2540 }
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN) != 0U)}}
\DoxyCodeLine{2542 }
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN) != 0U)}}
\DoxyCodeLine{2544 }
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN) != 0U)}}
\DoxyCodeLine{2546 }
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN) != 0U)}}
\DoxyCodeLine{2548 }
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN) != 0U)}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2552 }
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN) != 0U)}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN) != 0U)}}
\DoxyCodeLine{2558 }
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN) != 0U)}}
\DoxyCodeLine{2560 }
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBSMEN) != 0U)}}
\DoxyCodeLine{2562 }
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_FDCANSMEN) != 0U)}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2566 }
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_ENABLED()       (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN) != 0U)}}
\DoxyCodeLine{2568 }
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN) != 0U)}}
\DoxyCodeLine{2570 }
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN) != 0U)}}
\DoxyCodeLine{2572 }
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()   (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN) != 0U)}}
\DoxyCodeLine{2574 }
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN) != 0U)}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2578 }
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_UCPD1SMEN) != 0U)}}
\DoxyCodeLine{2580 }
\DoxyCodeLine{2581 }
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM2SMEN) == 0U)}}
\DoxyCodeLine{2583 }
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM3SMEN) == 0U)}}
\DoxyCodeLine{2585 }
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM4SMEN) == 0U)}}
\DoxyCodeLine{2587 }
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#if defined(TIM5)}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM5SMEN) == 0U)}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2591 }
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM6SMEN) == 0U)}}
\DoxyCodeLine{2593 }
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_TIM7SMEN) == 0U)}}
\DoxyCodeLine{2595 }
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_CRSSMEN) == 0U)}}
\DoxyCodeLine{2597 }
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_RTCAPBSMEN) == 0U)}}
\DoxyCodeLine{2599 }
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_WWDGSMEN) == 0U)}}
\DoxyCodeLine{2601 }
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI2SMEN) == 0U)}}
\DoxyCodeLine{2603 }
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_SPI3SMEN) == 0U)}}
\DoxyCodeLine{2605 }
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART2SMEN) == 0U)}}
\DoxyCodeLine{2607 }
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USART3SMEN) == 0U)}}
\DoxyCodeLine{2609 }
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#if defined(UART4)}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART4SMEN) == 0U)}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2613 }
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#if defined(UART5)}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_UART5SMEN) == 0U)}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* UART5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2617 }
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C1SMEN) == 0U)}}
\DoxyCodeLine{2619 }
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C2SMEN) == 0U)}}
\DoxyCodeLine{2621 }
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_USBSMEN) == 0U)}}
\DoxyCodeLine{2623 }
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#if defined(FDCAN1)}}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_FDCANSMEN) == 0U)}}
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FDCAN1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2627 }
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_DISABLED()      (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_PWRSMEN) == 0U)}}
\DoxyCodeLine{2629 }
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_I2C3SMEN) == 0U)}}
\DoxyCodeLine{2631 }
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR1, RCC\_APB1SMENR1\_LPTIM1SMEN) == 0U)}}
\DoxyCodeLine{2633 }
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()  (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_LPUART1SMEN) == 0U)}}
\DoxyCodeLine{2635 }
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#if defined(I2C4)}}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_I2C4SMEN) == 0U)}}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2639 }
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB1SMENR2, RCC\_APB1SMENR2\_UCPD1SMEN) == 0U)}}
\DoxyCodeLine{2641 }
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN) != 0U)}}
\DoxyCodeLine{2656 }
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN) != 0U)}}
\DoxyCodeLine{2658 }
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN) != 0U)}}
\DoxyCodeLine{2660 }
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN) != 0U)}}
\DoxyCodeLine{2662 }
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN) != 0U)}}
\DoxyCodeLine{2664 }
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI4SMEN) != 0U)}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2668 }
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN) != 0U)}}
\DoxyCodeLine{2670 }
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN) != 0U)}}
\DoxyCodeLine{2672 }
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN) != 0U)}}
\DoxyCodeLine{2674 }
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_IS\_CLK\_SLEEP\_ENABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM20SMEN) != 0U)}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2678 }
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()      (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN) != 0U)}}
\DoxyCodeLine{2680 }
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_ENABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_HRTIM1SMEN) != 0U)}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2684 }
\DoxyCodeLine{2685 }
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SYSCFGSMEN) == 0U)}}
\DoxyCodeLine{2687 }
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM1SMEN) == 0U)}}
\DoxyCodeLine{2689 }
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI1SMEN) == 0U)}}
\DoxyCodeLine{2691 }
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM8SMEN) == 0U)}}
\DoxyCodeLine{2693 }
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_USART1SMEN) == 0U)}}
\DoxyCodeLine{2695 }
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#if defined(SPI4)}}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SPI4SMEN) == 0U)}}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SPI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2699 }
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM15SMEN) == 0U)}}
\DoxyCodeLine{2701 }
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM16SMEN) == 0U)}}
\DoxyCodeLine{2703 }
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM17SMEN) == 0U)}}
\DoxyCodeLine{2705 }
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#if defined(TIM20)}}
\DoxyCodeLine{2707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM20\_IS\_CLK\_SLEEP\_DISABLED()    (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_TIM20SMEN) == 0U)}}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2709 }
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()     (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_SAI1SMEN) == 0U)}}
\DoxyCodeLine{2711 }
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_DISABLED()   (READ\_BIT(RCC-\/>APB2SMENR, RCC\_APB2SMENR\_HRTIM1SMEN) == 0U)}}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2715 }
\DoxyCodeLine{2716 }
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_FORCE()   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{2732 }
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_RELEASE() CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{2734 }
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_ENABLE()         SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{2752 }
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_DISABLE()        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{2754 }
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_ENABLE()  SET\_BIT(RCC-\/>CR, RCC\_CR\_HSION)}}
\DoxyCodeLine{2776 }
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_DISABLE() CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSION)}}
\DoxyCodeLine{2778 }
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_) \(\backslash\)}}
\DoxyCodeLine{2788 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>ICSCR, RCC\_ICSCR\_HSITRIM, (\_\_HSICALIBRATIONVALUE\_\_) << RCC\_ICSCR\_HSITRIM\_Pos)}}
\DoxyCodeLine{2789 }
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSISTOP\_ENABLE()     SET\_BIT(RCC-\/>CR, RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{2800 }
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSISTOP\_DISABLE()    CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{2802 }
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_ENABLE()         SET\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION)}}
\DoxyCodeLine{2813 }
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_DISABLE()        CLEAR\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION)}}
\DoxyCodeLine{2815 }
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)                                    \(\backslash\)}}
\DoxyCodeLine{2840 \textcolor{preprocessor}{                    do \{                                                   \(\backslash\)}}
\DoxyCodeLine{2841 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_HSE\_ON)                        \(\backslash\)}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{                      \{                                                    \(\backslash\)}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);                    \(\backslash\)}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{                      \}                                                    \(\backslash\)}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_HSE\_BYPASS)               \(\backslash\)}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{                      \{                                                    \(\backslash\)}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);                   \(\backslash\)}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);                    \(\backslash\)}}
\DoxyCodeLine{2849 \textcolor{preprocessor}{                      \}                                                    \(\backslash\)}}
\DoxyCodeLine{2850 \textcolor{preprocessor}{                      else                                                 \(\backslash\)}}
\DoxyCodeLine{2851 \textcolor{preprocessor}{                      \{                                                    \(\backslash\)}}
\DoxyCodeLine{2852 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);                  \(\backslash\)}}
\DoxyCodeLine{2853 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);                 \(\backslash\)}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{                      \}                                                    \(\backslash\)}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{2856 }
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)                                        \(\backslash\)}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{                    do \{                                                       \(\backslash\)}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_LSE\_ON)                            \(\backslash\)}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{                      \{                                                        \(\backslash\)}}
\DoxyCodeLine{2881 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);                    \(\backslash\)}}
\DoxyCodeLine{2882 \textcolor{preprocessor}{                      \}                                                        \(\backslash\)}}
\DoxyCodeLine{2883 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_BYPASS)                   \(\backslash\)}}
\DoxyCodeLine{2884 \textcolor{preprocessor}{                      \{                                                        \(\backslash\)}}
\DoxyCodeLine{2885 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);                   \(\backslash\)}}
\DoxyCodeLine{2886 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);                    \(\backslash\)}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{                      \}                                                        \(\backslash\)}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{                      else                                                     \(\backslash\)}}
\DoxyCodeLine{2889 \textcolor{preprocessor}{                      \{                                                        \(\backslash\)}}
\DoxyCodeLine{2890 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);                  \(\backslash\)}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);                 \(\backslash\)}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{                      \}                                                        \(\backslash\)}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{2894 }
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI48\_ENABLE()  SET\_BIT(RCC-\/>CRRCR, RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{2903 }
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI48\_DISABLE() CLEAR\_BIT(RCC-\/>CRRCR, RCC\_CRRCR\_HSI48ON)}}
\DoxyCodeLine{2905 }
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)  \(\backslash\)}}
\DoxyCodeLine{2931 \textcolor{preprocessor}{                  MODIFY\_REG( RCC-\/>BDCR, RCC\_BDCR\_RTCSEL, (\_\_RTC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{2932 }
\DoxyCodeLine{2933 }
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_GET\_RTC\_SOURCE() (READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCSEL))}}
\DoxyCodeLine{2942 }
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_ENABLE()         SET\_BIT(RCC-\/>CR, RCC\_CR\_PLLON)}}
\DoxyCodeLine{2952 }
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_DISABLE()        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_PLLON)}}
\DoxyCodeLine{2954 }
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{2966 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLSRC, (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{2967 }
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_) \(\backslash\)}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLM, ((\_\_PLLM\_\_) -\/ 1) << RCC\_PLLCFGR\_PLLM\_Pos)}}
\DoxyCodeLine{2980 }
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_, \_\_PLLM\_\_, \_\_PLLN\_\_, \_\_PLLP\_\_, \_\_PLLQ\_\_,\_\_PLLR\_\_ ) \(\backslash\)}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, \(\backslash\)}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{                             (RCC\_PLLCFGR\_PLLSRC | RCC\_PLLCFGR\_PLLM | RCC\_PLLCFGR\_PLLN | \(\backslash\)}}
\DoxyCodeLine{3020 \textcolor{preprocessor}{                              RCC\_PLLCFGR\_PLLQ | RCC\_PLLCFGR\_PLLR | RCC\_PLLCFGR\_PLLPDIV), \(\backslash\)}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{                             ((\_\_PLLSOURCE\_\_) | \(\backslash\)}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{                              (((\_\_PLLM\_\_) -\/ 1U) << RCC\_PLLCFGR\_PLLM\_Pos) | \(\backslash\)}}
\DoxyCodeLine{3023 \textcolor{preprocessor}{                              ((\_\_PLLN\_\_) << RCC\_PLLCFGR\_PLLN\_Pos) | \(\backslash\)}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{                              ((((\_\_PLLQ\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLQ\_Pos) | \(\backslash\)}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{                              ((((\_\_PLLR\_\_) >> 1U) -\/ 1U) << RCC\_PLLCFGR\_PLLR\_Pos) | \(\backslash\)}}
\DoxyCodeLine{3026 \textcolor{preprocessor}{                              ((\_\_PLLP\_\_) << RCC\_PLLCFGR\_PLLPDIV\_Pos)))}}
\DoxyCodeLine{3027 }
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE() (READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{3036 }
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_PLLCLOCKOUT\_\_)   SET\_BIT(RCC-\/>PLLCFGR, (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{3051 }
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_PLLCLOCKOUT\_\_)  CLEAR\_BIT(RCC-\/>PLLCFGR, (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{3053 }
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG(\_\_PLLCLOCKOUT\_\_)  READ\_BIT(RCC-\/>PLLCFGR, (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{3065 }
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_) \(\backslash\)}}
\DoxyCodeLine{3076 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_SW, (\_\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{3077 }
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE() (READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_SWS))}}
\DoxyCodeLine{3086 }
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_) \(\backslash\)}}
\DoxyCodeLine{3102 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, (\_\_LSEDRIVE\_\_))}}
\DoxyCodeLine{3103 }
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_, \_\_MCODIV\_\_) \(\backslash\)}}
\DoxyCodeLine{3124 \textcolor{preprocessor}{                 MODIFY\_REG(RCC-\/>CFGR, (RCC\_CFGR\_MCOSEL | RCC\_CFGR\_MCOPRE), ((\_\_MCOCLKSOURCE\_\_) | (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{3125 }
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_) SET\_BIT(RCC-\/>CIER, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{3145 }
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_) CLEAR\_BIT(RCC-\/>CIER, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{3160 }
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_) (RCC-\/>CICR = (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{3176 }
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_) ((RCC-\/>CIFR \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{3191 }
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS() (RCC-\/>CSR |= RCC\_CSR\_RMVF)}}
\DoxyCodeLine{3198 }
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U) ? RCC-\/>CR :                     \(\backslash\)}}
\DoxyCodeLine{3219 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 4U) ? RCC-\/>CRRCR :                  \(\backslash\)}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR :                   \(\backslash\)}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{                                        ((((\_\_FLAG\_\_) >> 5U) == 3U) ? RCC-\/>CSR : RCC-\/>CIFR)))) \&    \(\backslash\)}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{                                          ((uint32\_t)1U << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK))) != 0U) \(\backslash\)}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{                                            ? 1U : 0U)}}
\DoxyCodeLine{3224 }
\DoxyCodeLine{3233 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3237 \textcolor{comment}{/* Defines used for Flags */}}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define CR\_REG\_INDEX              1U}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define BDCR\_REG\_INDEX            2U}}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define CSR\_REG\_INDEX             3U}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define CRRCR\_REG\_INDEX           4U}}
\DoxyCodeLine{3242 }
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define RCC\_FLAG\_MASK             0x1FU}}
\DoxyCodeLine{3244 }
\DoxyCodeLine{3245 \textcolor{comment}{/* Define used for IS\_RCC\_CLOCKTYPE() */}}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_ALL              (RCC\_CLOCKTYPE\_SYSCLK | RCC\_CLOCKTYPE\_HCLK | RCC\_CLOCKTYPE\_PCLK1 | RCC\_CLOCKTYPE\_PCLK2)  }}
\DoxyCodeLine{3252 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_) (((\_\_OSCILLATOR\_\_) == RCC\_OSCILLATORTYPE\_NONE)                               || \(\backslash\)}}
\DoxyCodeLine{3258 \textcolor{preprocessor}{                                               (((\_\_OSCILLATOR\_\_) \& RCC\_OSCILLATORTYPE\_HSE)   == RCC\_OSCILLATORTYPE\_HSE)   || \(\backslash\)}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{                                               (((\_\_OSCILLATOR\_\_) \& RCC\_OSCILLATORTYPE\_HSI)   == RCC\_OSCILLATORTYPE\_HSI)   || \(\backslash\)}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{                                               (((\_\_OSCILLATOR\_\_) \& RCC\_OSCILLATORTYPE\_HSI48) == RCC\_OSCILLATORTYPE\_HSI48) || \(\backslash\)}}
\DoxyCodeLine{3261 \textcolor{preprocessor}{                                               (((\_\_OSCILLATOR\_\_) \& RCC\_OSCILLATORTYPE\_LSI)   == RCC\_OSCILLATORTYPE\_LSI)   || \(\backslash\)}}
\DoxyCodeLine{3262 \textcolor{preprocessor}{                                               (((\_\_OSCILLATOR\_\_) \& RCC\_OSCILLATORTYPE\_LSE)   == RCC\_OSCILLATORTYPE\_LSE))}}
\DoxyCodeLine{3263 }
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define IS\_RCC\_HSE(\_\_HSE\_\_)  (((\_\_HSE\_\_) == RCC\_HSE\_OFF) || ((\_\_HSE\_\_) == RCC\_HSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{                              ((\_\_HSE\_\_) == RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{3266 }
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define IS\_RCC\_LSE(\_\_LSE\_\_)  (((\_\_LSE\_\_) == RCC\_LSE\_OFF) || ((\_\_LSE\_\_) == RCC\_LSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{3268 \textcolor{preprocessor}{                              ((\_\_LSE\_\_) == RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{3269 }
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define IS\_RCC\_HSI(\_\_HSI\_\_)  (((\_\_HSI\_\_) == RCC\_HSI\_OFF) || ((\_\_HSI\_\_) == RCC\_HSI\_ON))}}
\DoxyCodeLine{3271 }
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define IS\_RCC\_HSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_) ((\_\_VALUE\_\_) <= (RCC\_ICSCR\_HSITRIM >> RCC\_ICSCR\_HSITRIM\_Pos))}}
\DoxyCodeLine{3273 }
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define IS\_RCC\_LSI(\_\_LSI\_\_)  (((\_\_LSI\_\_) == RCC\_LSI\_OFF) || ((\_\_LSI\_\_) == RCC\_LSI\_ON))}}
\DoxyCodeLine{3275 }
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define IS\_RCC\_HSI48(\_\_HSI48\_\_)  (((\_\_HSI48\_\_) == RCC\_HSI48\_OFF) || ((\_\_HSI48\_\_) == RCC\_HSI48\_ON))}}
\DoxyCodeLine{3277 }
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define IS\_RCC\_PLL(\_\_PLL\_\_) (((\_\_PLL\_\_) == RCC\_PLL\_NONE) ||((\_\_PLL\_\_) == RCC\_PLL\_OFF) || \(\backslash\)}}
\DoxyCodeLine{3279 \textcolor{preprocessor}{                             ((\_\_PLL\_\_) == RCC\_PLL\_ON))}}
\DoxyCodeLine{3280 }
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{3282 \textcolor{preprocessor}{                                      ((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_HSI)  || \(\backslash\)}}
\DoxyCodeLine{3283 \textcolor{preprocessor}{                                      ((\_\_SOURCE\_\_) == RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{3284 }
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_) ((1U <= (\_\_VALUE\_\_)) \&\& ((\_\_VALUE\_\_) <= 16U))}}
\DoxyCodeLine{3286 }
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(\_\_VALUE\_\_) ((8U <= (\_\_VALUE\_\_)) \&\& ((\_\_VALUE\_\_) <= 127U))}}
\DoxyCodeLine{3288 }
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) >= 2U) \&\& ((\_\_VALUE\_\_) <= 31U))}}
\DoxyCodeLine{3290 }
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define IS\_RCC\_PLLQ\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) == 2U) || ((\_\_VALUE\_\_) == 4U) || \(\backslash\)}}
\DoxyCodeLine{3292 \textcolor{preprocessor}{                                      ((\_\_VALUE\_\_) == 6U) || ((\_\_VALUE\_\_) == 8U))}}
\DoxyCodeLine{3293 }
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(\_\_VALUE\_\_) (((\_\_VALUE\_\_) == 2U) || ((\_\_VALUE\_\_) == 4U) || \(\backslash\)}}
\DoxyCodeLine{3295 \textcolor{preprocessor}{                                      ((\_\_VALUE\_\_) == 6U) || ((\_\_VALUE\_\_) == 8U))}}
\DoxyCodeLine{3296 }
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)  ((((\_\_CLK\_\_) \& RCC\_CLOCKTYPE\_ALL) != 0x00UL) \&\& (((\_\_CLK\_\_) \& \string~RCC\_CLOCKTYPE\_ALL) == 0x00UL))}}
\DoxyCodeLine{3298 }
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{3302 }
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define IS\_RCC\_HCLK(\_\_HCLK\_\_) (((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV1)   || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV2)   || \(\backslash\)}}
\DoxyCodeLine{3304 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV4)   || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV8)   || \(\backslash\)}}
\DoxyCodeLine{3305 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV16)  || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV64)  || \(\backslash\)}}
\DoxyCodeLine{3306 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV128) || ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV256) || \(\backslash\)}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{                               ((\_\_HCLK\_\_) == RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{3308 }
\DoxyCodeLine{3309 \textcolor{preprocessor}{\#define IS\_RCC\_PCLK(\_\_PCLK\_\_) (((\_\_PCLK\_\_) == RCC\_HCLK\_DIV1) || ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{3310 \textcolor{preprocessor}{                               ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV4) || ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{                               ((\_\_PCLK\_\_) == RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{3312 }
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_NONE)   || \(\backslash\)}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_LSE)    || \(\backslash\)}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_LSI)    || \(\backslash\)}}
\DoxyCodeLine{3316 \textcolor{preprocessor}{                                         ((\_\_SOURCE\_\_) == RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{3317 }
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define IS\_RCC\_MCO(\_\_MCOX\_\_) (((\_\_MCOX\_\_) == RCC\_MCO\_PA8) || \(\backslash\)}}
\DoxyCodeLine{3319 \textcolor{preprocessor}{                              ((\_\_MCOX\_\_) == RCC\_MCO\_PG10))}}
\DoxyCodeLine{3320 }
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_) (((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_NOCLOCK) || \(\backslash\)}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_SYSCLK) || \(\backslash\)}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_PLLCLK) || \(\backslash\)}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_LSI) || \(\backslash\)}}
\DoxyCodeLine{3327 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_LSE) || \(\backslash\)}}
\DoxyCodeLine{3328 \textcolor{preprocessor}{                                       ((\_\_SOURCE\_\_) == RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{3329 }
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define IS\_RCC\_MCODIV(\_\_DIV\_\_) (((\_\_DIV\_\_) == RCC\_MCODIV\_1) || ((\_\_DIV\_\_) == RCC\_MCODIV\_2) || \(\backslash\)}}
\DoxyCodeLine{3331 \textcolor{preprocessor}{                                ((\_\_DIV\_\_) == RCC\_MCODIV\_4) || ((\_\_DIV\_\_) == RCC\_MCODIV\_8) || \(\backslash\)}}
\DoxyCodeLine{3332 \textcolor{preprocessor}{                                ((\_\_DIV\_\_) == RCC\_MCODIV\_16))}}
\DoxyCodeLine{3333 }
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define IS\_RCC\_LSE\_DRIVE(\_\_DRIVE\_\_) (((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_LOW)        || \(\backslash\)}}
\DoxyCodeLine{3335 \textcolor{preprocessor}{                                     ((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_MEDIUMLOW)  || \(\backslash\)}}
\DoxyCodeLine{3336 \textcolor{preprocessor}{                                     ((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_MEDIUMHIGH) || \(\backslash\)}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{                                     ((\_\_DRIVE\_\_) == RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{3338 }
\DoxyCodeLine{3343 \textcolor{comment}{/* Include RCC HAL Extended module */}}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32g4xx__hal__rcc__ex_8h}{stm32g4xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{3345 }
\DoxyCodeLine{3346 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3356 \textcolor{comment}{/* Initialization and de-\/initialization functions  ******************************/}}
\DoxyCodeLine{3357 \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3358 \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_OscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{3359 \mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_ClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t FLatency);}
\DoxyCodeLine{3360 }
\DoxyCodeLine{3369 \textcolor{comment}{/* Peripheral Control functions  ************************************************/}}
\DoxyCodeLine{3370 \textcolor{keywordtype}{void}              HAL\_RCC\_MCOConfig(uint32\_t RCC\_MCOx, uint32\_t RCC\_MCOSource, uint32\_t RCC\_MCODiv);}
\DoxyCodeLine{3371 \textcolor{keywordtype}{void}              HAL\_RCC\_EnableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3372 \textcolor{keywordtype}{void}              HAL\_RCC\_EnableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3373 \textcolor{keywordtype}{void}              HAL\_RCC\_DisableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3374 uint32\_t          HAL\_RCC\_GetSysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3375 uint32\_t          HAL\_RCC\_GetHCLKFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3376 uint32\_t          HAL\_RCC\_GetPCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3377 uint32\_t          HAL\_RCC\_GetPCLK2Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3378 \textcolor{keywordtype}{void}              HAL\_RCC\_GetOscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{3379 \textcolor{keywordtype}{void}              HAL\_RCC\_GetClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t *pFLatency);}
\DoxyCodeLine{3380 \textcolor{comment}{/* CSS NMI IRQ handler */}}
\DoxyCodeLine{3381 \textcolor{keywordtype}{void}              HAL\_RCC\_NMI\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3382 \textcolor{comment}{/* User Callbacks in non blocking mode (IT mode) */}}
\DoxyCodeLine{3383 \textcolor{keywordtype}{void}              HAL\_RCC\_CSSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{3384 }
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{3402 \}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{3404 }
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32G4xx\_HAL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3406 }

\end{DoxyCode}
