
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000384                       # Number of seconds simulated
sim_ticks                                   384282000                       # Number of ticks simulated
final_tick                                  384282000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203456                       # Simulator instruction rate (inst/s)
host_op_rate                                   205081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18852931                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                    20.38                       # Real time elapsed on the host
sim_insts                                     4147057                       # Number of instructions simulated
sim_ops                                       4180190                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             153024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2391                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          92931753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         298947127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2664710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            666177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            499633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            832722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            832722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            832722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             398207566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     92931753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2664710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       499633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       832722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96928818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         92931753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        298947127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2664710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           666177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           499633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           832722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           832722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           832722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            398207566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 153024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  153024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     384238500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.386760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.511924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.589276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     23.00%     23.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     18.12%     41.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      9.41%     50.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      2.79%     53.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.79%     56.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.79%     58.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.39%     60.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.79%     63.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106     36.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          287                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14191000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                59022250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5935.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24685.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       398.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    398.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     160702.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1443960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   787875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10007400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             24919440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             58653855                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            177621000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              273433530                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            716.195332                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    294955500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      74196500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8283600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             24919440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             60271515                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            176202000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              270751575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            709.170576                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    292684750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76757750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  95644                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            92880                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2215                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               92946                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  88968                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.720096                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    991                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  28                       # Number of system calls
system.cpu0.numCycles                          768565                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            178116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1268626                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      95644                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             89959                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       544085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4537                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   162422                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  767                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            724473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.797914                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.880371                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  479674     66.21%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   24109      3.33%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   20271      2.80%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   23564      3.25%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   23800      3.29%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   16020      2.21%     81.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   24699      3.41%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   54985      7.59%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   57351      7.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              724473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.124445                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.650642                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   71158                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               490390                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    29355                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               131646                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1924                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1264                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  355                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1250534                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1329                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1924                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  111041                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  40368                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8811                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   120614                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               441715                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1244946                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                302646                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  7882                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                119315                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1596390                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              6161118                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         2050101                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1483194                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  113196                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               145                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           145                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   631617                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              289537                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              51325                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2496                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             425                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1236797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                283                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1163840                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             5436                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          83197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       371584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            95                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       724473                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.606464                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.784316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             136377     18.82%     18.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              12352      1.70%     20.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             575744     79.47%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         724473                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               636757     54.71%     54.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              204988     17.61%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              273738     23.52%     95.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              48354      4.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1163840                       # Type of FU issued
system.cpu0.iq.rate                          1.514303                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           3057533                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1320292                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1160407                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1163812                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              88                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        19748                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         3381                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1924                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  10674                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  482                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1237087                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              105                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               289537                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               51325                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               131                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  448                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1298                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          614                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1912                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1162337                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               272502                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1503                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      320749                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   82532                       # Number of branches executed
system.cpu0.iew.exec_stores                     48247                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.512347                       # Inst execution rate
system.cpu0.iew.wb_sent                       1160590                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1160435                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1021339                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1819360                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.509872                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.561373                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          83210                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1871                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       712858                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.618672                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.366633                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       306432     42.99%     42.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       159113     22.32%     65.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       131982     18.51%     83.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        30175      4.23%     88.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         2234      0.31%     88.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3469      0.49%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         9359      1.31%     90.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         2906      0.41%     90.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        67188      9.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       712858                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1124283                       # Number of instructions committed
system.cpu0.commit.committedOps               1153883                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        317733                       # Number of memory references committed
system.cpu0.commit.loads                       269789                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     81743                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1072721                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 325                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          631297     54.71%     54.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         204850     17.75%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         269789     23.38%     95.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47944      4.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1153883                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                67188                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1882515                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2485809                       # The number of ROB writes
system.cpu0.timesIdled                            444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1124283                       # Number of Instructions Simulated
system.cpu0.committedOps                      1153883                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.683605                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.683605                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.462834                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.462834                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1898041                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1017793                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4299287                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  472550                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 323820                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             4678                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          909.913330                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             271199                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5701                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.570426                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71280250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   909.913330                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.888587                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.888587                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          892                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           645788                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          645788                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       261341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         261341                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9715                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       271056                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          271056                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       271059                       # number of overall hits
system.cpu0.dcache.overall_hits::total         271059                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        10796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10796                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        38076                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        38076                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        48872                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         48872                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        48872                       # number of overall misses
system.cpu0.dcache.overall_misses::total        48872                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    117604963                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117604963                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1982761525                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1982761525                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2100366488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2100366488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2100366488                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2100366488                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       272137                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       272137                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        47791                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        47791                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       319928                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       319928                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       319931                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       319931                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.039671                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039671                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.796719                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.796719                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.152759                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.152759                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.152758                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.152758                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10893.383012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10893.383012                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52073.787294                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52073.787294                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 42976.888361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42976.888361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 42976.888361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42976.888361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          853                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.388889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3737                       # number of writebacks
system.cpu0.dcache.writebacks::total             3737                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         8746                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8746                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        34406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        34406                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        43152                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        43152                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        43152                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        43152                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2050                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3670                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3670                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5720                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     33311269                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     33311269                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    147516984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    147516984                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    180828253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    180828253                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    180828253                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    180828253                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.076793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.076793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.017879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.017879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16249.399512                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16249.399512                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 40195.363488                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40195.363488                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31613.330944                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31613.330944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31613.330944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31613.330944                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              258                       # number of replacements
system.cpu0.icache.tags.tagsinuse          346.370790                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             161536                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              653                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           247.375191                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   346.370790                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.676505                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.676505                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           325497                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          325497                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       161536                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         161536                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       161536                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          161536                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       161536                       # number of overall hits
system.cpu0.icache.overall_hits::total         161536                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          886                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          886                       # number of overall misses
system.cpu0.icache.overall_misses::total          886                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60232235                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60232235                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60232235                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60232235                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60232235                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60232235                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       162422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       162422                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       162422                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       162422                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       162422                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       162422                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005455                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005455                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005455                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005455                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005455                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005455                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67982.206546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67982.206546                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67982.206546                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67982.206546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67982.206546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67982.206546                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          231                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          231                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          655                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          655                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          655                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          655                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44919764                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44919764                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44919764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44919764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44919764                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44919764                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68579.792366                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68579.792366                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68579.792366                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68579.792366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68579.792366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68579.792366                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  76688                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            76416                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1152                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               75037                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  74772                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.646841                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    104                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          524339                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            148517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1115035                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      76688                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             74876                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       372960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2323                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   146884                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            522646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.137133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.057867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  317988     60.84%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   19940      3.82%     64.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   13405      2.56%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   21140      4.04%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   16641      3.18%     74.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   12972      2.48%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   20277      3.88%     80.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   48556      9.29%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   51727      9.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              522646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.146257                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.126554                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   50042                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               334552                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    14662                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               122260                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1130                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 132                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1080062                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1130                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   86980                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  34829                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           846                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    99353                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               299508                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1075888                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                285244                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   158                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            1432457                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5306990                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1784340                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              1344556                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   87900                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   583879                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              285097                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3599                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             2139                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              22                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1070929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1012924                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3969                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          62139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       298813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            32                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       522646                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.938069                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.332856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              13771      2.63%      2.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4826      0.92%      3.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             504049     96.44%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         522646                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               542828     53.59%     53.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              196612     19.41%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              270213     26.68%     99.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3271      0.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1012924                       # Type of FU issued
system.cpu1.iq.rate                          1.931811                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2552461                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1133130                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1010682                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1012924                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        17201                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1130                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   7442                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1070984                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               285097                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3599                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1047                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1128                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1011860                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               269171                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1062                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      272435                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   69604                       # Number of branches executed
system.cpu1.iew.exec_stores                      3264                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.929782                       # Inst execution rate
system.cpu1.iew.wb_sent                       1010721                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1010682                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   935608                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1549989                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.927535                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.603622                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          62078                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1121                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       514074                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.962445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.482575                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       147244     28.64%     28.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       164852     32.07%     60.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        97377     18.94%     79.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        32972      6.41%     86.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2669      0.52%     86.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         3529      0.69%     87.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          117      0.02%     87.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1215      0.24%     87.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        64099     12.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       514074                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1007663                       # Number of instructions committed
system.cpu1.commit.committedOps               1008842                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        271153                       # Number of memory references committed
system.cpu1.commit.loads                       267896                       # Number of loads committed
system.cpu1.commit.membars                         12                       # Number of memory barriers committed
system.cpu1.commit.branches                     69571                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   939299                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  20                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          541078     53.63%     53.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         196611     19.49%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         267896     26.55%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3257      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1008842                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                64099                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1520856                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2150477                       # The number of ROB writes
system.cpu1.timesIdled                             35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      244225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1007663                       # Number of Instructions Simulated
system.cpu1.committedOps                      1008842                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.520352                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.520352                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.921778                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.921778                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1678334                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 932496                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  3839679                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  414094                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 280214                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             2800                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          400.533515                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             264960                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            76.555909                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   400.533515                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.391146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.391146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          554                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           548289                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          548289                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       263776                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         263776                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1182                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1182                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       264958                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          264958                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       264960                       # number of overall hits
system.cpu1.dcache.overall_hits::total         264960                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         5368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5368                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2067                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2067                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         7435                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7435                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         7436                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7436                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     25386989                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     25386989                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     27802500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27802500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     53189489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     53189489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     53189489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     53189489                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       269144                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       269144                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3249                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       272393                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       272393                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       272396                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       272396                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019945                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019945                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.636196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.636196                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027295                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027295                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.027298                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.027298                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4729.319858                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4729.319858                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13450.653120                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13450.653120                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10375.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7153.932616                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7153.932616                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7152.970549                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7152.970549                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1078                       # number of writebacks
system.cpu1.dcache.writebacks::total             1078                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2924                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1035                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         3959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         3959                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3959                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2444                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2444                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3477                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3477                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      7009007                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      7009007                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     12198000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12198000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     19207007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     19207007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     19218507                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     19218507                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009081                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009081                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.317636                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.317636                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012761                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012761                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012765                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012765                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  2867.842471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  2867.842471                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11819.767442                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11819.767442                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5525.606157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5525.606157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5527.324418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5527.324418                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           29.299639                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             146821                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2878.843137                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    29.299639                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.057226                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.057226                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           293819                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          293819                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       146821                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         146821                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       146821                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          146821                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       146821                       # number of overall hits
system.cpu1.icache.overall_hits::total         146821                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2482488                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2482488                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2482488                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2482488                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2482488                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2482488                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       146884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       146884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       146884                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       146884                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       146884                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       146884                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000429                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000429                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000429                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000429                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000429                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 39404.571429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39404.571429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 39404.571429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39404.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 39404.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39404.571429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1987512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1987512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1987512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1987512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1987512                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1987512                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 38970.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38970.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 38970.823529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38970.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 38970.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38970.823529                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  76601                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            76298                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1154                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               74987                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  74758                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.694614                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    126                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          523789                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            148749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1114875                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      76601                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             74884                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       372428                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2329                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   147087                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            522349                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.138317                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.052029                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  316702     60.63%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   20417      3.91%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   13814      2.64%     67.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   21284      4.07%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   16450      3.15%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13574      2.60%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   19776      3.79%     80.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   49931      9.56%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   50401      9.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              522349                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.146244                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.128481                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   49796                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               334639                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    15175                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               121602                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1137                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 147                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               1079525                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   96                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1137                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   86428                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  35490                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           673                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    99600                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               299021                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1075415                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                284585                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   491                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            1431231                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5304705                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1783662                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              1343156                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   88072                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                38                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   580784                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              285029                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3680                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             2154                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              90                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1070387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1012339                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             3882                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          62344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       299032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            33                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       522349                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.938051                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.332654                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              13724      2.63%      2.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               4911      0.94%      3.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             503714     96.43%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         522349                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               542292     53.57%     53.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              196612     19.42%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              270142     26.68%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3293      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1012339                       # Type of FU issued
system.cpu2.iq.rate                          1.932723                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2550907                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          1132793                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1010079                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1012339                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              23                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        17223                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          424                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1137                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   7466                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1070442                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               285029                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                3680                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1048                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1131                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1011274                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               269098                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1063                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      272385                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   69423                       # Number of branches executed
system.cpu2.iew.exec_stores                      3287                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.930690                       # Inst execution rate
system.cpu2.iew.wb_sent                       1010119                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1010079                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   935003                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1548709                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.928408                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.603731                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          62279                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1127                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       513746                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.962244                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.488640                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       148652     28.93%     28.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       163776     31.88%     60.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        96551     18.79%     79.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        32730      6.37%     85.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2628      0.51%     86.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         3643      0.71%     87.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          322      0.06%     87.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1184      0.23%     87.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        64260     12.51%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       513746                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1006916                       # Number of instructions committed
system.cpu2.commit.committedOps               1008095                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        271062                       # Number of memory references committed
system.cpu2.commit.loads                       267806                       # Number of loads committed
system.cpu2.commit.membars                         12                       # Number of memory barriers committed
system.cpu2.commit.branches                     69384                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   938739                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  20                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          540422     53.61%     53.61% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         196611     19.50%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         267806     26.57%     99.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3256      0.32%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1008095                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                64260                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1519821                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2149421                       # The number of ROB writes
system.cpu2.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      244775                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1006916                       # Number of Instructions Simulated
system.cpu2.committedOps                      1008095                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.520191                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.520191                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.922370                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.922370                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1677555                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 932330                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  3837654                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  412980                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 277167                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    15                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2774                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          399.564842                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             263980                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3436                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            76.827707                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   399.564842                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.390200                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.390200                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          552                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           548091                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          548091                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       262795                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         262795                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1178                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1178                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data       263973                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          263973                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       263975                       # number of overall hits
system.cpu2.dcache.overall_hits::total         263975                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         6265                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6265                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2071                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2071                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         8336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8336                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         8337                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8337                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     35191235                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     35191235                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     28140000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28140000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        27499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        27499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        13000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     63331235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     63331235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     63331235                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     63331235                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       269060                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       269060                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         3249                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3249                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       272309                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       272309                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       272312                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       272312                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.023285                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023285                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.637427                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.637427                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030612                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030612                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030616                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030616                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5617.116520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5617.116520                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 13587.638822                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13587.638822                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  6874.750000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  6874.750000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  4333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7597.317059                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7597.317059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7596.405781                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7596.405781                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1181                       # number of writebacks
system.cpu2.dcache.writebacks::total             1181                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         3849                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3849                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1039                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         4888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4888                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         4888                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4888                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2416                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2416                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1032                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3449                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3449                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      8096760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8096760                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     12216750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12216750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        20501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        20501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     20313510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     20313510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     20316510                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     20316510                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008979                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008979                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.317636                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.317636                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012662                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012662                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012666                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012666                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3351.307947                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3351.307947                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11837.936047                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11837.936047                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         3000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5125.250000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5125.250000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5891.389211                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5891.389211                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5890.550884                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5890.550884                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           29.302910                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             147023                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2827.365385                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    29.302910                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.057232                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.057232                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           294226                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          294226                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       147023                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         147023                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       147023                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          147023                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       147023                       # number of overall hits
system.cpu2.icache.overall_hits::total         147023                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           64                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           64                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           64                       # number of overall misses
system.cpu2.icache.overall_misses::total           64                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2324210                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2324210                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2324210                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2324210                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2324210                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2324210                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       147087                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       147087                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       147087                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       147087                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       147087                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       147087                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 36315.781250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36315.781250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 36315.781250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36315.781250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 36315.781250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36315.781250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1765277                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1765277                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1765277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1765277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1765277                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1765277                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 33947.634615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33947.634615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 33947.634615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33947.634615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 33947.634615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33947.634615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  76789                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            76496                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1155                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               75021                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  74791                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.693419                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          523429                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            147968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1115145                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      76789                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             74907                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       373127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2329                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   146788                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  207                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            522267                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.139103                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.065108                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  318493     60.98%     60.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   19817      3.79%     64.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   12386      2.37%     67.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   21729      4.16%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   16414      3.14%     74.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   12229      2.34%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   20591      3.94%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   47804      9.15%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   52804     10.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              522267                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.146704                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.130461                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   49939                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               334017                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    14284                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               122890                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1137                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 146                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1081695                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  1137                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   87337                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  34133                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           650                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    99097                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               299913                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1075969                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                285518                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    92                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            1432791                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5307443                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1784374                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              1345558                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   87230                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            30                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   585158                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              285161                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               3663                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             2135                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               3                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   1071029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 47                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1013534                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             4027                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          61706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       296125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            29                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       522267                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.940643                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.324704                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              12952      2.48%      2.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               5096      0.98%      3.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             504219     96.54%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         522267                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               543345     53.61%     53.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              196612     19.40%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              270297     26.67%     99.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3280      0.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1013534                       # Type of FU issued
system.cpu3.iq.rate                          1.936335                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2553360                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          1132793                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1011284                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1013534                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        17196                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          412                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1137                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   7330                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            1071079                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               285161                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                3663                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1048                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1136                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1012535                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               269321                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              997                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      272593                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   69750                       # Number of branches executed
system.cpu3.iew.exec_stores                      3272                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.934427                       # Inst execution rate
system.cpu3.iew.wb_sent                       1011385                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1011284                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   936191                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1551073                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.932037                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.603576                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          61644                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1128                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       513800                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.964519                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.479397                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       145746     28.37%     28.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       165720     32.25%     60.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        97741     19.02%     79.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        33383      6.50%     86.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2724      0.53%     86.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         3150      0.61%     87.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          108      0.02%     87.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1099      0.21%     87.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        64129     12.48%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       513800                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1008195                       # Number of instructions committed
system.cpu3.commit.committedOps               1009370                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        271216                       # Number of memory references committed
system.cpu3.commit.loads                       267965                       # Number of loads committed
system.cpu3.commit.membars                         12                       # Number of memory barriers committed
system.cpu3.commit.branches                     69707                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   939691                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  20                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          541543     53.65%     53.65% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         196611     19.48%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         267965     26.55%     99.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3251      0.32%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1009370                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                64129                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1520659                       # The number of ROB reads
system.cpu3.rob.rob_writes                    2150560                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      245135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    1008195                       # Number of Instructions Simulated
system.cpu3.committedOps                      1009370                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.519174                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.519174                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.926135                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.926135                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1679274                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 932795                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3842121                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  414937                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 277361                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             2747                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          403.459699                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             265342                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3414                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            77.721734                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   403.459699                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.394004                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.394004                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          667                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.651367                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           548528                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          548528                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       264166                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         264166                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1174                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1174                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       265340                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          265340                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       265342                       # number of overall hits
system.cpu3.dcache.overall_hits::total         265342                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         5128                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5128                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2070                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         7198                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7198                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         7199                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7199                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     24332469                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     24332469                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     28119250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28119250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        43000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        43000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     52451719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     52451719                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     52451719                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     52451719                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       269294                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       269294                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         3244                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3244                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       272538                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       272538                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       272541                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       272541                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.019042                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019042                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.638101                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.638101                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026411                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026411                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026414                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026414                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  4745.021256                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4745.021256                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13584.178744                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13584.178744                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        10750                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        10750                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  7286.985135                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7286.985135                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  7285.972913                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7285.972913                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1058                       # number of writebacks
system.cpu3.dcache.writebacks::total             1058                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         2733                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2733                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1039                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1039                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         3772                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3772                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         3772                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3772                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2395                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2395                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1031                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1031                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3426                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3426                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3427                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3427                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      6774269                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      6774269                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     12206500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12206500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     18980769                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     18980769                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     18983269                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     18983269                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008894                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008894                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.317818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.317818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012571                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012571                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012574                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012574                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  2828.504802                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  2828.504802                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11839.476237                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11839.476237                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5540.212785                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5540.212785                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5539.325649                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5539.325649                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           29.277171                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             146724                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2994.367347                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    29.277171                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.057182                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.057182                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           293625                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          293625                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       146724                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         146724                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       146724                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          146724                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       146724                       # number of overall hits
system.cpu3.icache.overall_hits::total         146724                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2127708                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2127708                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2127708                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2127708                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2127708                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2127708                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       146788                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       146788                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       146788                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       146788                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       146788                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       146788                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000436                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000436                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000436                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000436                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000436                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000436                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 33245.437500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33245.437500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 33245.437500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33245.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 33245.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33245.437500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           49                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           49                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1616275                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1616275                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1616275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1616275                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1616275                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1616275                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000334                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000334                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000334                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000334                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 32985.204082                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32985.204082                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 32985.204082                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32985.204082                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 32985.204082                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32985.204082                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1214.569966                       # Cycle average of tags in use
system.l2.tags.total_refs                        7765                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.763804                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      620.442967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       477.182581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       101.949830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        10.883780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.367048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.007774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.056162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.679824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.018934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.037066                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1282                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.049744                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    144366                       # Number of tag accesses
system.l2.tags.data_accesses                   144366                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  87                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1909                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  77                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                 193                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  60                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2417                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7054                       # number of Writeback hits
system.l2.Writeback_hits::total                  7054                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5053                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   87                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1217                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1084                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7470                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  87                       # number of overall hits
system.l2.overall_hits::cpu0.data                3890                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data                1101                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu2.data                1217                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu3.data                1084                       # number of overall hits
system.l2.overall_hits::total                    7470                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               568                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               136                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   773                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1687                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                568                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1811                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2460                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               568                       # number of overall misses
system.l2.overall_misses::cpu0.data              1811                       # number of overall misses
system.l2.overall_misses::cpu1.inst                21                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                20                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                20                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::total                  2460                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     43341750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11283000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1612000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       108000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1364750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       223250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1253250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       157250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59343250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62498                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    122603750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       405250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     123782500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43341750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    133886750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1612000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1364750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       628500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1253250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       545750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        183125750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43341750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    133886750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1612000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       493000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1364750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       628500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1253250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       545750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       183125750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             655                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            2045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              79                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data             196                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3190                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7054                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7054                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6740                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              655                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5701                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1107                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1224                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               49                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             1091                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9930                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             655                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5701                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1107                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1224                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              49                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            1091                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9930                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.867176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.066504                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.411765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.025316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.015306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.408163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.047619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.242320                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.923077                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.458151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.003891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.003891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.003891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.250297                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.867176                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.317664                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.005420                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.384615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.005719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.408163                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.006416                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.247734                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.867176                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.317664                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.005420                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.384615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.005719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.408163                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.006416                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.247734                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76305.897887                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 82963.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 76761.904762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        54000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 68237.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 74416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 62662.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76770.051746                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  5208.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5208.166667                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73196.268657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        96250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 101312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data        97125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73374.333136                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76305.897887                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73929.734953                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 76761.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 82166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 68237.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 89785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 62662.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 77964.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74441.361789                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76305.897887                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73929.734953                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 76761.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 82166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 68237.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 89785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 62662.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 77964.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74441.361789                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 68                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  68                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 68                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              705                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1687                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2392                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     35837000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8676250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1133250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       169250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       329000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46278750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       215012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       215012                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    101710750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       354250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102738000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    110387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1133250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       169250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       424750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       403000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    149016750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    110387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1133250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       169250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       424750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       403000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    149016750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.853435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.058680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.313725                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.057692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.005102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.102041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.015873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.221003                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.458151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.003891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.003891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.003891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.250297                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.853435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.314857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.313725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.003613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.057692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.004085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.102041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.004583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.853435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.314857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.313725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.003613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.057692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.004085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.102041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.004583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240886                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64109.123435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 72302.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 70828.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 56416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        65800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65643.617021                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17917.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17917.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60722.835821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        83375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 88562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data        84875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60899.822170                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64109.123435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61496.935933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 70828.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        83375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 56416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        84950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        65800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        80600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62297.972408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64109.123435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61496.935933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 70828.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        83375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 56416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        84950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        65800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        80600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62297.972408                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 704                       # Transaction distribution
system.membus.trans_dist::ReadResp                703                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       152960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               14                       # Total snoops (count)
system.membus.snoop_fanout::samples              2418                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2418    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2418                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12618737                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              10130                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10128                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7054                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             29                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        15178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         5861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       604032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       139840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       137536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1086848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6961                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23960                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  23960    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23960                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19034000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1085236                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8959992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             80488                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           5225494                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             84223                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5182489                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            78225                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5153731                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
