

================================================================
== Vivado HLS Report for 'MPI_Recv_1_2211'
================================================================
* Date:           Fri Jun 22 11:48:41 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        dariusController
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.96|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 4  |          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 5  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 6  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 7  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 8  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|    1490|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|    1527|
|Register             |        -|      -|     1438|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|     1438|    3017|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1417_p2                    |     +    |      0|  0|  39|          32|           3|
    |i_10_fu_2457_p2                   |     +    |      0|  0|  38|          31|           1|
    |i_1_fu_2417_p2                    |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_2281_p2                    |     +    |      0|  0|  38|          31|           1|
    |i_3_fu_2241_p2                    |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_2017_p2                    |     +    |      0|  0|  38|          31|           1|
    |i_9_fu_1996_p2                    |     +    |      0|  0|  39|          32|           2|
    |i_fu_1857_p2                      |     +    |      0|  0|  39|           2|          32|
    |j_1_fu_2072_p2                    |     +    |      0|  0|  39|          32|           1|
    |tmp_36_fu_2056_p2                 |     +    |      0|  0|  39|          32|           2|
    |tmp_50_fu_1829_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_55_fu_1807_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_57_fu_1779_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_62_fu_1757_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_66_fu_2477_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_72_fu_2437_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_76_fu_2301_p2                 |     +    |      0|  0|  39|          32|           1|
    |tmp_83_fu_2261_p2                 |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2166                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_367                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_398                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_432                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op311_read_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op79_read_state2     |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_2190_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_2184_p2                   |    and   |      0|  0|   2|           1|           1|
    |grp_fu_1511_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |grp_fu_1537_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |grp_fu_1549_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |icmp_fu_1681_p2                   |   icmp   |      0|  0|  20|          31|           1|
    |tmp_25_fu_2012_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_28_fu_2028_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_29_fu_1707_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_30_fu_2033_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_31_fu_2167_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_32_fu_2173_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_33_fu_2178_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_34_fu_1841_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_35_fu_1713_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_37_fu_2205_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_39_fu_1847_p2                 |   icmp   |      0|  0|  11|           8|           4|
    |tmp_40_fu_1729_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_41_fu_2067_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_42_fu_2220_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_44_fu_1505_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_45_fu_1735_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_48_fu_2226_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_52_fu_1499_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_59_fu_2452_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_64_fu_2508_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_67_fu_2412_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_68_fu_2276_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_69_fu_2513_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_70_fu_2488_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_74_fu_2388_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_77_fu_2236_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |tmp_78_fu_2493_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_79_fu_2393_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_81_fu_2312_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_84_fu_2518_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_86_fu_2317_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_87_fu_2523_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_88_fu_2498_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_89_fu_2398_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_90_fu_2347_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_91_fu_2503_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_92_fu_2403_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_93_fu_2322_p2                 |   icmp   |      0|  0|  13|          16|          16|
    |tmp_94_fu_2342_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_95_fu_2337_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_96_fu_2327_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_97_fu_2332_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_write_flag4_fu_1904_p2          |    or    |      0|  0|   2|           1|           1|
    |write_flag_0_s_fu_1916_p2         |    or    |      0|  0|   2|           1|           1|
    |buf16_2_tmp_104_1_fu_1968_p3      |  select  |      0|  0|  32|           1|          32|
    |buf_0_tmp_s_fu_1896_p3            |  select  |      0|  0|  32|           1|          32|
    |mrv_sel9_fu_2363_p3               |  select  |      0|  0|  32|           1|          32|
    |mrv_sel_fu_2356_p3                |  select  |      0|  0|  32|           1|          32|
    |tmp_104_1_buf_2_fu_1960_p3        |  select  |      0|  0|  32|           1|          32|
    |tmp_116_0_buf_fu_1922_p3          |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |not_i7_t7_fu_1910_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1490|        1135|         718|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  157|         35|    1|         35|
    |ap_enable_reg_pp0_iter1                   |    9|          2|    1|          2|
    |ap_phi_mux_i7_4_phi_fu_1101_p10           |    9|          2|   32|         64|
    |ap_phi_mux_i7_5_phi_fu_1119_p6            |    9|          2|   32|         64|
    |ap_phi_mux_i7_phi_fu_1090_p4              |    9|          2|   32|         64|
    |ap_phi_mux_p_s_phi_fu_1349_p24            |    9|          2|    1|          2|
    |ap_phi_mux_write_flag4_6_phi_fu_1225_p24  |    9|          2|    1|          2|
    |ap_phi_mux_write_flag_6_phi_fu_1266_p24   |    9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_i7_4_reg_1098        |   15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_i7_5_reg_1116        |    9|          2|   32|         64|
    |ap_return_0                               |    9|          2|    1|          2|
    |ap_return_1                               |    9|          2|   32|         64|
    |ap_return_2                               |    9|          2|   32|         64|
    |buf1_fu_206                               |    9|          2|   32|         64|
    |buf_fu_218                                |    9|          2|   32|         64|
    |envlp_DEST_V_o                            |   15|          3|   16|         48|
    |envlp_MSG_SIZE_V_1_o                      |   15|          3|   16|         48|
    |envlp_SRC_V_1_o                           |   15|          3|    8|         24|
    |float_clr2snd_array_1_address0            |   21|          4|    9|         36|
    |float_clr2snd_array_1_d0                  |   15|          3|   16|         48|
    |float_clr2snd_array_3_address0            |   21|          4|    9|         36|
    |float_clr2snd_array_3_d0                  |   15|          3|   16|         48|
    |float_clr2snd_array_4_address0            |   21|          4|    9|         36|
    |float_clr2snd_array_5_address0            |   21|          4|    9|         36|
    |float_clr2snd_array_5_d0                  |   15|          3|    8|         24|
    |float_clr2snd_array_6_address0            |   21|          4|    9|         36|
    |float_clr2snd_array_6_d0                  |   15|          3|    4|         12|
    |float_clr2snd_array_s_address0            |   21|          4|    9|         36|
    |float_clr2snd_array_s_d0                  |   15|          3|    8|         24|
    |float_clr_num_o                           |   15|          3|   32|         96|
    |float_req_num_o                           |   21|          4|   32|        128|
    |float_request_array_1_address0            |   38|          7|    9|         63|
    |float_request_array_1_d0                  |   21|          4|   16|         64|
    |float_request_array_3_address0            |   38|          7|    9|         63|
    |float_request_array_3_d0                  |   21|          4|   16|         64|
    |float_request_array_4_address0            |   38|          7|    9|         63|
    |float_request_array_4_d0                  |   15|          3|    8|         24|
    |float_request_array_5_address0            |   38|          7|    9|         63|
    |float_request_array_5_d0                  |   21|          4|    8|         32|
    |float_request_array_6_address0            |   15|          3|    9|         27|
    |float_request_array_7_address0            |   33|          6|    9|         54|
    |float_request_array_7_d0                  |   21|          4|    4|         16|
    |float_request_array_s_address0            |   33|          6|    9|         54|
    |float_request_array_s_d0                  |   21|          4|    8|         32|
    |i1_reg_1398                               |    9|          2|   31|         62|
    |i2_reg_1387                               |    9|          2|   31|         62|
    |i4_reg_1169                               |    9|          2|   31|         62|
    |i5_reg_1158                               |    9|          2|   31|         62|
    |i7_reg_1086                               |    9|          2|   32|         64|
    |int_clr2snd_array_DA_address0             |   21|          4|    9|         36|
    |int_clr2snd_array_DA_d0                   |   15|          3|    4|         12|
    |int_clr2snd_array_DE_address0             |   21|          4|    9|         36|
    |int_clr2snd_array_DE_d0                   |   15|          3|   16|         48|
    |int_clr2snd_array_MS_address0             |   21|          4|    9|         36|
    |int_clr2snd_array_MS_d0                   |   15|          3|   16|         48|
    |int_clr2snd_array_PK_address0             |   21|          4|    9|         36|
    |int_clr2snd_array_SR_address0             |   21|          4|    9|         36|
    |int_clr2snd_array_SR_d0                   |   15|          3|    8|         24|
    |int_clr2snd_array_TA_address0             |   21|          4|    9|         36|
    |int_clr2snd_array_TA_d0                   |   15|          3|    8|         24|
    |int_clr_num_o                             |   15|          3|   32|         96|
    |int_req_num_o                             |   15|          3|   32|         96|
    |int_request_array_DA_address0             |   21|          4|    9|         36|
    |int_request_array_DA_d0                   |   15|          3|    4|         12|
    |int_request_array_DE_address0             |   21|          4|    9|         36|
    |int_request_array_DE_d0                   |   15|          3|   16|         48|
    |int_request_array_MS_address0             |   21|          4|    9|         36|
    |int_request_array_MS_d0                   |   15|          3|   16|         48|
    |int_request_array_PK_address0             |   21|          4|    9|         36|
    |int_request_array_SR_address0             |   21|          4|    9|         36|
    |int_request_array_SR_d0                   |   15|          3|    8|         24|
    |int_request_array_TA_address0             |   21|          4|    9|         36|
    |int_request_array_TA_d0                   |   15|          3|    8|         24|
    |j1_reg_1139                               |    9|          2|   32|         64|
    |j_reg_1128                                |    9|          2|   31|         62|
    |state_1_o                                 |   27|          5|    2|         10|
    |stream_in_V_blk_n                         |    9|          2|    1|          2|
    |stream_out_V_blk_n                        |    9|          2|    1|          2|
    |stream_out_V_din                          |   15|          3|  129|        387|
    |write_flag4_6_reg_1221                    |    9|          2|    1|          2|
    |write_flag4_fu_214                        |   15|          3|    1|          3|
    |write_flag_6_reg_1262                     |    9|          2|    1|          2|
    |write_flag_fu_210                         |   15|          3|    1|          3|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1527|        305| 1259|       3773|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |   34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_i7_4_reg_1098  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_i7_5_reg_1116  |   32|   0|   32|          0|
    |ap_return_0_preg                    |    1|   0|   32|         31|
    |ap_return_1_preg                    |   32|   0|   32|          0|
    |ap_return_2_preg                    |   32|   0|   32|          0|
    |buf16_6_reg_1303                    |   32|   0|   32|          0|
    |buf1_fu_206                         |   32|   0|   32|          0|
    |buf1_load_reg_2652                  |   32|   0|   32|          0|
    |buf_6_reg_1180                      |   32|   0|   32|          0|
    |buf_fu_218                          |   32|   0|   32|          0|
    |buf_load_reg_2667                   |   32|   0|   32|          0|
    |float_clr2snd_array_12_reg_2976     |    1|   0|    1|          0|
    |float_clr_num_load_1_reg_2887       |   32|   0|   32|          0|
    |float_req_num_load_reg_2572         |   32|   0|   32|          0|
    |i1_reg_1398                         |   31|   0|   31|          0|
    |i2_reg_1387                         |   31|   0|   31|          0|
    |i4_reg_1169                         |   31|   0|   31|          0|
    |i5_reg_1158                         |   31|   0|   31|          0|
    |i7_reg_1086                         |   32|   0|   32|          0|
    |i_10_reg_3087                       |   31|   0|   31|          0|
    |i_1_reg_3064                        |   31|   0|   31|          0|
    |i_2_reg_2939                        |   31|   0|   31|          0|
    |i_3_reg_2916                        |   31|   0|   31|          0|
    |i_5_reg_2686                        |   31|   0|   31|          0|
    |icmp_reg_2588                       |    1|   0|    1|          0|
    |int_clr2snd_array_PK_2_reg_3124     |    1|   0|    1|          0|
    |int_clr_num_load_1_reg_2898         |   32|   0|   32|          0|
    |int_req_num_load_1_reg_2905         |   32|   0|   32|          0|
    |int_request_array_PK_2_reg_3169     |    1|   0|    1|          0|
    |j1_reg_1139                         |   32|   0|   32|          0|
    |j_1_reg_2758                        |   32|   0|   32|          0|
    |j_cast_reg_2677                     |   31|   0|   32|          1|
    |j_reg_1128                          |   31|   0|   31|          0|
    |last_V_reg_1149                     |    1|   0|    1|          0|
    |or_cond1_reg_2867                   |    1|   0|    1|          0|
    |p_Result_72_1_reg_2647              |   32|   0|   32|          0|
    |p_s_reg_1344                        |    1|   0|    1|          0|
    |recv_pkt_dest_V_reg_2714            |    8|   0|    8|          0|
    |state_1_load_reg_2538               |    2|   0|    2|          0|
    |temp_diff_src_or_typ_1_reg_2815     |    8|   0|    8|          0|
    |temp_diff_src_or_typ_3_reg_2827     |   16|   0|   16|          0|
    |temp_diff_src_or_typ_4_reg_2839     |    8|   0|    8|          0|
    |temp_diff_src_or_typ_5_reg_2851     |    4|   0|    4|          0|
    |temp_diff_src_or_typ_reg_2803       |    8|   0|   16|          8|
    |tmp155_reg_2703                     |  129|   0|  129|          0|
    |tmp_105_reg_2642                    |   32|   0|   32|          0|
    |tmp_107_reg_2632                    |   32|   0|   32|          0|
    |tmp_25_reg_2682                     |    1|   0|    1|          0|
    |tmp_26_reg_2691                     |   31|   0|   64|         33|
    |tmp_27_reg_2724                     |    1|   0|    1|          0|
    |tmp_28_reg_2733                     |    1|   0|    1|          0|
    |tmp_29_reg_2596                     |    1|   0|    1|          0|
    |tmp_2_reg_2592                      |    1|   0|    1|          0|
    |tmp_31_reg_2863                     |    1|   0|    1|          0|
    |tmp_34_reg_2624                     |    1|   0|    1|          0|
    |tmp_35_reg_2600                     |    1|   0|    1|          0|
    |tmp_36_reg_2750                     |   32|   0|   32|          0|
    |tmp_37_reg_2871                     |    1|   0|    1|          0|
    |tmp_39_reg_2628                     |    1|   0|    1|          0|
    |tmp_40_reg_2604                     |    1|   0|    1|          0|
    |tmp_42_reg_2875                     |    1|   0|    1|          0|
    |tmp_45_reg_2608                     |    1|   0|    1|          0|
    |tmp_48_reg_2879                     |    1|   0|    1|          0|
    |tmp_53_reg_2894                     |    1|   0|    1|          0|
    |tmp_59_reg_3083                     |    1|   0|    1|          0|
    |tmp_60_reg_2883                     |    1|   0|    1|          0|
    |tmp_63_reg_3092                     |   31|   0|   64|         33|
    |tmp_64_reg_3151                     |    1|   0|    1|          0|
    |tmp_67_reg_3060                     |    1|   0|    1|          0|
    |tmp_68_reg_2935                     |    1|   0|    1|          0|
    |tmp_69_reg_3160                     |    1|   0|    1|          0|
    |tmp_70_reg_3106                     |    1|   0|    1|          0|
    |tmp_73_reg_2944                     |   31|   0|   64|         33|
    |tmp_74_reg_3015                     |    1|   0|    1|          0|
    |tmp_77_reg_2912                     |    1|   0|    1|          0|
    |tmp_78_reg_3115                     |    1|   0|    1|          0|
    |tmp_79_reg_3024                     |    1|   0|    1|          0|
    |tmp_80_reg_2921                     |   31|   0|   64|         33|
    |tmp_81_reg_2958                     |    1|   0|    1|          0|
    |tmp_84_reg_3178                     |    1|   0|    1|          0|
    |tmp_85_reg_3033                     |    1|   0|    1|          0|
    |tmp_86_reg_2967                     |    1|   0|    1|          0|
    |tmp_87_reg_3187                     |    1|   0|    1|          0|
    |tmp_88_reg_3133                     |    1|   0|    1|          0|
    |tmp_89_reg_3042                     |    1|   0|    1|          0|
    |tmp_91_reg_3142                     |    1|   0|    1|          0|
    |tmp_92_reg_3051                     |    1|   0|    1|          0|
    |tmp_93_reg_2985                     |    1|   0|    1|          0|
    |tmp_96_reg_2994                     |    1|   0|    1|          0|
    |tmp_s_reg_3069                      |   31|   0|   64|         33|
    |write_flag4_6_reg_1221              |    1|   0|    1|          0|
    |write_flag4_fu_214                  |    1|   0|    1|          0|
    |write_flag4_load_reg_2662           |    1|   0|    1|          0|
    |write_flag_6_reg_1262               |    1|   0|    1|          0|
    |write_flag_fu_210                   |    1|   0|    1|          0|
    |write_flag_load_reg_2657            |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1438|   0| 1643|        205|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_return_0                     | out |   32| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_return_1                     | out |   32| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|ap_return_2                     | out |   32| ap_ctrl_hs |    MPI_Recv.1.2211    | return value |
|p_read                          |  in |   32|   ap_none  |         p_read        |    scalar    |
|p_read1                         |  in |   32|   ap_none  |        p_read1        |    scalar    |
|state_1_i                       |  in |    2|   ap_ovld  |        state_1        |    pointer   |
|state_1_o                       | out |    2|   ap_ovld  |        state_1        |    pointer   |
|state_1_o_ap_vld                | out |    1|   ap_ovld  |        state_1        |    pointer   |
|envlp_SRC_V_1_i                 |  in |    8|   ap_ovld  |     envlp_SRC_V_1     |    pointer   |
|envlp_SRC_V_1_o                 | out |    8|   ap_ovld  |     envlp_SRC_V_1     |    pointer   |
|envlp_SRC_V_1_o_ap_vld          | out |    1|   ap_ovld  |     envlp_SRC_V_1     |    pointer   |
|float_req_num_i                 |  in |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o                 | out |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o_ap_vld          | out |    1|   ap_ovld  |     float_req_num     |    pointer   |
|id_in_V                         |  in |   16|   ap_none  |        id_in_V        |    pointer   |
|float_request_array_4_address0  | out |    9|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_ce0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_we0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_d0        | out |    8|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_q0        |  in |    8|  ap_memory | float_request_array_4 |     array    |
|float_request_array_1_address0  | out |    9|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_ce0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_we0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_d0        | out |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_q0        |  in |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_5_address0  | out |    9|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_ce0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_we0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_d0        | out |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_q0        |  in |    8|  ap_memory | float_request_array_5 |     array    |
|envlp_DEST_V_i                  |  in |   16|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|envlp_DEST_V_o                  | out |   16|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|envlp_DEST_V_o_ap_vld           | out |    1|   ap_ovld  |      envlp_DEST_V     |    pointer   |
|float_request_array_3_address0  | out |    9|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_ce0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_we0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_d0        | out |   16|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_q0        |  in |   16|  ap_memory | float_request_array_3 |     array    |
|envlp_MSG_SIZE_V_1_i            |  in |   16|   ap_ovld  |   envlp_MSG_SIZE_V_1  |    pointer   |
|envlp_MSG_SIZE_V_1_o            | out |   16|   ap_ovld  |   envlp_MSG_SIZE_V_1  |    pointer   |
|envlp_MSG_SIZE_V_1_o_ap_vld     | out |    1|   ap_ovld  |   envlp_MSG_SIZE_V_1  |    pointer   |
|float_request_array_s_address0  | out |    9|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_ce0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_we0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_d0        | out |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_q0        |  in |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_7_address0  | out |    9|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_ce0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_we0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_d0        | out |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_q0        |  in |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_6_address0  | out |    9|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_ce0       | out |    1|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_we0       | out |    1|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_d0        | out |    4|  ap_memory | float_request_array_6 |     array    |
|float_request_array_6_q0        |  in |    4|  ap_memory | float_request_array_6 |     array    |
|stream_in_V_dout                |  in |  129|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_empty_n             |  in |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_read                | out |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|int_req_num_i                   |  in |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o                   | out |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o_ap_vld            | out |    1|   ap_ovld  |      int_req_num      |    pointer   |
|int_request_array_SR_address0   | out |    9|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_ce0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_we0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_d0         | out |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_q0         |  in |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_DE_address0   | out |    9|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_ce0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_we0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_d0         | out |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_q0         |  in |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_PK_address0   | out |    9|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_ce0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_we0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_d0         | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_q0         |  in |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_MS_address0   | out |    9|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_ce0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_we0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_d0         | out |   16|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_q0         |  in |   16|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_TA_address0   | out |    9|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_ce0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_we0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_d0         | out |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_q0         |  in |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_DA_address0   | out |    9|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_ce0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_we0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_d0         | out |    4|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_q0         |  in |    4|  ap_memory |  int_request_array_DA |     array    |
|int_clr_num_i                   |  in |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o                   | out |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o_ap_vld            | out |    1|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr2snd_array_SR_address0   | out |    9|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_ce0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_we0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_d0         | out |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_q0         |  in |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_DE_address0   | out |    9|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_we0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_d0         | out |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_q0         |  in |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_PK_address0   | out |    9|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_ce0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_we0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_d0         | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_q0         |  in |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_MS_address0   | out |    9|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_ce0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_we0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_d0         | out |   16|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_q0         |  in |   16|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_TA_address0   | out |    9|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_we0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_d0         | out |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_q0         |  in |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_DA_address0   | out |    9|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_we0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_d0         | out |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_q0         |  in |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|float_clr_num_i                 |  in |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o                 | out |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o_ap_vld          | out |    1|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr2snd_array_5_address0  | out |    9|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_ce0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_we0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_d0        | out |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_q0        |  in |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_1_address0  | out |    9|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_ce0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_we0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_d0        | out |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_q0        |  in |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_4_address0  | out |    9|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_ce0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_we0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_d0        | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_q0        |  in |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_3_address0  | out |    9|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_ce0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_we0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_d0        | out |   16|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_q0        |  in |   16|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_s_address0  | out |    9|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_ce0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_we0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_d0        | out |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_q0        |  in |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_6_address0  | out |    9|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_ce0       | out |    1|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_we0       | out |    1|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_d0        | out |    4|  ap_memory | float_clr2snd_array_6 |     array    |
|float_clr2snd_array_6_q0        |  in |    4|  ap_memory | float_clr2snd_array_6 |     array    |
|stream_out_V_din                | out |  129|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_full_n             |  in |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_write              | out |    1|   ap_fifo  |      stream_out_V     |    pointer   |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

