Aho, A. V., Sethi, R., and Ullman, J. D. 1987. COMPILERS Principles, Techniques and Tools. Addison-Wesley Publishing Company.
Pranav Ashar , Subhrajit Bhattacharya , Anand Raghunathan , Akira Mukaiyama, Verification of RTL generated from scheduled behavior in a high-level synthesis flow, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.517-524, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289080]
Bacon, D. F., Graham, S. L., and Sharp, O. J. 1994. Compiler transformations for high-performance computing. ACM Comput. Surv. 26, 345--420.
Marco Bozzano , Roberto Bruttomesso , Alessandro Cimatti , Tommi Junttila , Peter van Rossum , Stephan Schulz , Roberto Sebastiani, An incremental and layered procedure for the satisfiability of linear arithmetic logic, Proceedings of the 11th international conference on Tools and Algorithms for the Construction and Analysis of Systems, April 04-08, 2005, Edinburgh, UK[doi>10.1007/978-3-540-31980-1_21]
Camposano, R. 1991. Path-Based scheduling for synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 1, 85--93.
Tsung-Hsi Chiang , Lan-Rong Dung, Verification method of dataflow algorithms in high-level synthesis, Journal of Systems and Software, v.80 n.8, p.1256-1270, August, 2007[doi>10.1016/j.jss.2006.12.547]
Cimatti, A., Clarke, E. M., Giunchiglia, F., and Roveri, M. 2000. NuSMV: A new symbolic model checker. Int. J. Softw. Tools Technol. Transfer 2, 4, 410--425.
Clarke, E. M. and Emerson, E. A. 1981. Design and synthesis of synchronization skeletons using branching time temporal logic. In Proceedings of the Workshop on Logics of Programs. D. Kozen, Ed., Lecture Notes in Computer Science Series, vol. 131, Springer, 52--71.
Clarke, E. M., Grumberg, O., and Peled, D. A. 2002. Model Checking. The MIT Press.
Luiz C. V. Dos Santos , M. J. M. Heijligers , C. A. J. Van Eijk , J. Van Eijnhoven , J. A. G. Jess, A code-motion pruning technique for global scheduling, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.1, p.1-38, Jan. 2000[doi>10.1145/329458.329461]
Luiz C. V. dos Santos , Jochen A. G. Jess, A reordering technique for efficient code motion, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.296-299, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309935]
Emerson, E. A. 1990. Temporal and modal logic. In Handbook of Theoretical Computer Science, Volume B: Formal Models and Semantics, J. van Leeuwen, Ed., Elsevier, 995--1072.
Hans Eveking , Holger Hinrichsen , Gerd Ritter, Automatic verification of scheduling results in high-level synthesis, Proceedings of the conference on Design, automation and test in Europe, p.12-es, January 1999, Munich, Germany[doi>10.1145/307418.307449]
Ansgar Fehnker , Ralf Huuck , Patrick Jayet , Michel Lussenburg , Felix Rauch, Model Checking Software at Compile Time, Proceedings of the First Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering, p.45-56, June 06-08, 2007[doi>10.1109/TASE.2007.34]
Ansgar Fehnker , Ralf Huuck , Bastian Schlich , Michael Tapp, Automatic Bug Detection in Microcontroller Software by Static Program Analysis, Proceedings of the 35th Conference on Current Trends in Theory and Practice of Computer Science, January 24-30, 2009, `pindlerov MlÃ½n, Czech Republic[doi>10.1007/978-3-540-95891-8_26]
Floyd, R. W. 1967. Assigning meaning to programs. In Proceedings the 19<sup>th</sup> Symposium on Applied Mathematics. J. T. Schwartz, Ed., American Mathematical Society, Providence, R.I., 19--32.
Masahiro Fujita, Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.4, p.610-626, October 2005[doi>10.1145/1109118.1109121]
Gajski, D. D., Dutt, N. D., Wu, A. C., and Lin, S. Y. 1992. High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers.
Lars Gesellensetter , Sabine Glesner , Elke Salecker, Formal verification with Isabelle/HOL in practice: finding a bug in the GCC scheduler, Proceedings of the 12th international conference on Formal methods for industrial critical systems, July 01-02, 2007, Berlin, Germany
Graphics, M. 2006. Catapult c synthesis. http://www.mentor.com/esl/catapult/user-testimonials.
Gries, D. 1987. The Science of Programming. Springer.
Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Dynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.10270, March 03-07, 2003
Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
S. Gupta , N. Savoiu , N. Dutt , R. Gupta , A. Nicolau, Using global code motions to improve the quality of results for high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.302-312, November 2006[doi>10.1109/TCAD.2003.822105]
Sumit Gupta , Miguel Miranda , Francky Catthoor , Rajesh Gupta, Analysis of high-level address code transformations for programmable processors, Proceedings of the conference on Design, automation and test in Europe, p.9-13, March 27-30, 2000, Paris, France[doi>10.1145/343647.343683]
Sumit Gupta , Mehrdad Reshadi , Nick Savoiu , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Dynamic common sub-expression elimination during scheduling in high-level synthesis, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581256]
Hoare, C. A. R. 1969. An axiomatic basis for computer programming. Comm. ACM 12, 576--580.
Jain, R., Majumdar, A., Sharma, A., and Wang, H. 1991. Empirical evaluation of some high-level synthesis scheduling heuristics. In Proceedings of the 28th ACM/IEEE Design Automation Conference (DAC'91). ACM, New York, 686--689.
Chandan Karfa , Dipankar Sarkar , Chittaranjan Mandal, Data-Flow Driven Equivalence Checking for Verification of Code Motion Techniques, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.428-433, July 05-07, 2010[doi>10.1109/ISVLSI.2010.58]
Chandan Karfa , Dipankar Sarkar , Chittaranjan Mandal, Verification of datapath and controller generation phase in high-level synthesis of digital circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.479-492, March 2010[doi>10.1109/TCAD.2009.2035542]
Chandan Karfa , D. Sarkar , C. Mandal , P. Kumar, An Equivalence-Checking Method for Scheduling Verification in High-Level Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.556-569, March 2008[doi>10.1109/TCAD.2007.913390]
Youngsik Kim , Shekhar Kopuri , Nazanin Mansouri, Automated Formal Verification of Scheduling Process Using Finite State Machines with Datapath (FSMD), Proceedings of the 5th International Symposium on Quality Electronic Design, p.110-115, March 22-24, 2004
Youngsik Kim , Nazanin Mansouri, Automated formal verification of scheduling with speculative code motions, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366134]
King, J. C. 1980. Program correctness: On inductive assertion methods. IEEE Trans. Softw. Engin. SE-6, 5, 465--479.
Knoop, J., Ruthing, O., and Steffen, B. 1992. Lazy code motion. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI). 224--234.
Sudipta Kundu , Sorin Lerner , Rajesh Gupta, Validating High-Level Synthesis, Proceedings of the 20th international conference on Computer Aided Verification, July 07-14, 2008, Princeton, NJ, USA[doi>10.1007/978-3-540-70545-1_44]
Sudipta Kundu , Sorin Lerner , Rajesh K. Gupta, Translation validation of high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.4, p.566-579, April 2010[doi>10.1109/TCAD.2010.2042889]
G. Lakshminarayana , A. Raghunathan , N. K. Jha, Incorporating speculative execution into scheduling of control-flow-intensive designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.3, p.308-324, November 2006[doi>10.1109/43.833200]
Birger Landwehr , Peter Marwedel, A new optimization technique for improving resource exploitation and critical path minization, Proceedings of the 10th international symposium on System synthesis, p.65-72, September 17-19, 1997, Antwerp, Belgium
Lee, J.-H., Hsu, Y.-C., and Lin, Y.-L. 1989. A new integer linear programming formulation for the scheduling problem in data path synthesis. In Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society, Los Alamitos, CA, 20--23.
Chittaranjan A. Mandal , Partha Pratim Chakrabarti , Sujoy Ghose, A design space exploration scheme for data-path synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.331-338, Sept. 1999[doi>10.1109/92.784094]
Manna, Z. 1974. Mathematical Theory of Computation. McGraw-Hill.
Nazanin Mansouri , Ranga Vemuri, A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool, Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design, p.204-221, November 04-06, 1998
Nazanin Mansouri , Ranga Vemuri, Accounting for various register allocation schemes during post-synthesis verification of RTL designs, Proceedings of the conference on Design, automation and test in Europe, p.46-es, January 1999, Munich, Germany[doi>10.1145/307418.307493]
Preeti R. Panda , Nikil D. Dutt, 1995 high level synthesis design repository, Proceedings of the 8th international symposium on System synthesis, p.170-174, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224537]
Parker, A. C., Pizarro, J. T., and Mlinar, M. 1986. Maha: a program for datapath synthesis. In Proceedings of the 23rd ACM/IEEE Design Automation Conference (DAC'86). IEEE Press, Los Alamitos, CA, 461--466.
Paulin, P. G. and Knight, J. P. 1989. Force-directed scheduling for the behavioural synthesis of asics. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 8, 6, 661--679.
Potkonjak, M., Dey, S., Iqbal, Z., and Parker, A. 1993. High performance embedded system optimization using algebraic and generalized retiming techniques. In Proceedings of the International Conference on Computer Design (ICCD). IEEE Computer Society, Los Alamitos, CA, 498--504.
Rajesh Radhakrishnan , Elena Teica , Ranga Vemuri, Verification of Basic Block Schedules Using RTL Transformations, Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.173-178, September 04-07, 2001
R. Radhakrishnan , E. Teica , R. Vermuri, An approach to high-level synthesis system validation using formally verified transformations, Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00), p.80, November 08-10, 2000
Minjoong Rim , Yaw Fann , Rajiv Jain, Global scheduling with code-motions for high-level synthesis applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.379-392, Sept. 1995[doi>10.1109/92.406996]
Oliver RÃ¼thing , Jens Knoop , Bernhard Steffen, Sparse code motion, Proceedings of the 27th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.170-183, January 19-21, 2000, Boston, MA, USA[doi>10.1145/325694.325715]
Sarkar, D. and De Sarkar, S. 1989. Some inference rules for integer arithmetic for verification of flowchart programs on integers. IEEE Trans. Softw. Engin. 15, 1, 1--9.
Bernhard Scholz , Nigel Horspool , Jens Knoop, Optimizing for space and time usage with speculative partial redundancy elimination, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997195]
Synopsys. 2011. Synphony c compiler. http://www.synopsys.com/Systems/BlockDesign/HLS/Pages/SynphonyC -compiler.aspx.
Wakabayashi, K. and Yoshimura, T. 1989. A resource sharing and control synthesis method for conditional branches. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD-89). IEEE Computer Society, Los Alamitos, CA, 62--65.
Julien Zory , Fabien Coelho, Using Algebraic Transformations to Optimize Expression Evaluation in Scientific Code, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.376, October 12-18, 1998
