{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713815417823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713815417832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 13:50:17 2024 " "Processing started: Mon Apr 22 13:50:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713815417832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815417832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX_test -c DLX_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX_test -c DLX_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815417832 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1713815418616 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815418616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713815418660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713815418660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receive_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive_fifo-SYN " "Found design unit 1: receive_fifo-SYN" {  } { { "receive_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/receive_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430328 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive_fifo " "Found entity 1: receive_fifo" {  } { { "receive_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/receive_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430334 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "uart_rx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_rx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430338 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fifo-SYN " "Found design unit 1: rx_fifo-SYN" {  } { { "rx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/rx_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430344 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fifo " "Found entity 1: rx_fifo" {  } { { "rx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/rx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/divider.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430351 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX_test-rtl " "Found design unit 1: DLX_test-rtl" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430357 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX_test " "Found entity 1: DLX_test" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back_stage-rtl " "Found design unit 1: write_back_stage-rtl" {  } { { "write_back_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/write_back_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430361 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back_stage " "Found entity 1: write_back_stage" {  } { { "write_back_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/write_back_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430367 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pll-SYN " "Found design unit 1: uart_pll-SYN" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430372 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_pll " "Found entity 1: uart_pll" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/tx_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430376 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack-rtl " "Found design unit 1: stack-rtl" {  } { { "stack.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/stack.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430381 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/stack.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_RAM-rtl " "Found design unit 1: register_RAM-rtl" {  } { { "register_RAM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/register_RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430386 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_RAM " "Found entity 1: register_RAM" {  } { { "register_RAM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/register_RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_stage-rtl " "Found design unit 1: memory_stage-rtl" {  } { { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/memory_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430390 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/memory_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructions_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_rom-SYN " "Found design unit 1: instructions_rom-SYN" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/instructions_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430394 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_ROM " "Found entity 1: instructions_ROM" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/instructions_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_stage-rtl " "Found design unit 1: Fetch_stage-rtl" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/Fetch_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/Fetch_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage-rtl " "Found design unit 1: execute_stage-rtl" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/execute_stage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430404 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/execute_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dlx_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlx_pkg " "Found design unit 1: dlx_pkg" {  } { { "dlx_pkg.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/dlx_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage-rtl " "Found design unit 1: decode_stage-rtl" {  } { { "decode_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/decode_stage.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430412 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/decode_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430418 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_up_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_up_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_up_pll-SYN " "Found design unit 1: speed_up_pll-SYN" {  } { { "speed_up_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/speed_up_pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430422 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_up_pll " "Found entity 1: speed_up_pll" {  } { { "speed_up_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/speed_up_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815430422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815430422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX_test " "Elaborating entity \"DLX_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713815433280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_full DLX_test.vhd(309) " "Verilog HDL or VHDL warning at DLX_test.vhd(309): object \"tx_fifo_full\" assigned a value but never read" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713815433288 "|DLX_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_machine_stall DLX_test.vhd(334) " "Verilog HDL or VHDL warning at DLX_test.vhd(334): object \"state_machine_stall\" assigned a value but never read" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713815433288 "|DLX_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_div_valid DLX_test.vhd(340) " "Verilog HDL or VHDL warning at DLX_test.vhd(340): object \"sig_div_valid\" assigned a value but never read" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713815433288 "|DLX_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_machine_finished DLX_test.vhd(373) " "Verilog HDL or VHDL warning at DLX_test.vhd(373): object \"state_machine_finished\" assigned a value but never read" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713815433288 "|DLX_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filler_sig DLX_test.vhd(427) " "Verilog HDL or VHDL warning at DLX_test.vhd(427): object \"filler_sig\" assigned a value but never read" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713815433288 "|DLX_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_up_pll speed_up_pll:I_am_speed " "Elaborating entity \"speed_up_pll\" for hierarchy \"speed_up_pll:I_am_speed\"" {  } { { "DLX_test.vhd" "I_am_speed" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll speed_up_pll:I_am_speed\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"speed_up_pll:I_am_speed\|altpll:altpll_component\"" {  } { { "speed_up_pll.vhd" "altpll_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/speed_up_pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "speed_up_pll:I_am_speed\|altpll:altpll_component " "Elaborated megafunction instantiation \"speed_up_pll:I_am_speed\|altpll:altpll_component\"" {  } { { "speed_up_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/speed_up_pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "speed_up_pll:I_am_speed\|altpll:altpll_component " "Instantiated megafunction \"speed_up_pll:I_am_speed\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=speed_up_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=speed_up_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433358 ""}  } { { "speed_up_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/speed_up_pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815433358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/speed_up_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/speed_up_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_up_pll_altpll " "Found entity 1: speed_up_pll_altpll" {  } { { "db/speed_up_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/speed_up_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815433417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815433417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_up_pll_altpll speed_up_pll:I_am_speed\|altpll:altpll_component\|speed_up_pll_altpll:auto_generated " "Elaborating entity \"speed_up_pll_altpll\" for hierarchy \"speed_up_pll:I_am_speed\|altpll:altpll_component\|speed_up_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pll uart_pll:pll_for_uart " "Elaborating entity \"uart_pll\" for hierarchy \"uart_pll:pll_for_uart\"" {  } { { "DLX_test.vhd" "pll_for_uart" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll uart_pll:pll_for_uart\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"uart_pll:pll_for_uart\|altpll:altpll_component\"" {  } { { "uart_pll.vhd" "altpll_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_pll:pll_for_uart\|altpll:altpll_component " "Elaborated megafunction instantiation \"uart_pll:pll_for_uart\|altpll:altpll_component\"" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_pll:pll_for_uart\|altpll:altpll_component " "Instantiated megafunction \"uart_pll:pll_for_uart\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 288 " "Parameter \"clk0_multiply_by\" = \"288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2304 " "Parameter \"clk1_multiply_by\" = \"2304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=uart_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=uart_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433443 ""}  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/uart_pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815433443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uart_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pll_altpll " "Found entity 1: uart_pll_altpll" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/uart_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815433495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815433495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pll_altpll uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated " "Elaborating entity \"uart_pll_altpll\" for hierarchy \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:rx_side " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:rx_side\"" {  } { { "DLX_test.vhd" "rx_side" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fifo rx_fifo:fifo_rx " "Elaborating entity \"rx_fifo\" for hierarchy \"rx_fifo:fifo_rx\"" {  } { { "DLX_test.vhd" "fifo_rx" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo rx_fifo:fifo_rx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rx_fifo.vhd" "dcfifo_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/rx_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_fifo:fifo_rx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\"" {  } { { "rx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/rx_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_fifo:fifo_rx\|dcfifo:dcfifo_component " "Instantiated megafunction \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815433805 ""}  } { { "rx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/rx_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815433805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qjj1 " "Found entity 1: dcfifo_qjj1" {  } { { "db/dcfifo_qjj1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815433867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815433867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qjj1 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated " "Elaborating entity \"dcfifo_qjj1\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_gray2bin_kra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815433892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815433892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|a_gray2bin_kra:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|a_gray2bin_kra:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_qjj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815433945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815433945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_qjj1.tdf" "rdptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815433949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815433999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815433999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_qjj1.tdf" "wrptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e761 " "Found entity 1: altsyncram_e761" {  } { { "db/altsyncram_e761.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_e761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e761 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|altsyncram_e761:fifo_ram " "Elaborating entity \"altsyncram_e761\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|altsyncram_e761:fifo_ram\"" {  } { { "db/dcfifo_qjj1.tdf" "fifo_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_qjj1.tdf" "rs_dgwp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_qjj1.tdf" "ws_brp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_qjj1.tdf" "ws_dgrp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"rx_fifo:fifo_rx\|dcfifo:dcfifo_component\|dcfifo_qjj1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_qjj1.tdf" "rdempty_eq_comp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_qjj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multy " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:multy\"" {  } { { "DLX_test.vhd" "multy" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult multiplier:multy\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"multiplier:multy\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "lpm_mult_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/multiplier.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:multy\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"multiplier:multy\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/multiplier.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:multy\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"multiplier:multy\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 28 " "Parameter \"lpm_widtha\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 4 " "Parameter \"lpm_widthb\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434329 ""}  } { { "multiplier.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/multiplier.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815434329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16r " "Found entity 1: mult_16r" {  } { { "db/mult_16r.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/mult_16r.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_16r multiplier:multy\|lpm_mult:lpm_mult_component\|mult_16r:auto_generated " "Elaborating entity \"mult_16r\" for hierarchy \"multiplier:multy\|lpm_mult:lpm_mult_component\|mult_16r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_cross_fifo.vhd 2 1 " "Using design file clk_cross_fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_cross_fifo-SYN " "Found design unit 1: clk_cross_fifo-SYN" {  } { { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434419 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_cross_fifo " "Found entity 1: clk_cross_fifo" {  } { { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713815434419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_cross_fifo clk_cross_fifo:receiving_cracka " "Elaborating entity \"clk_cross_fifo\" for hierarchy \"clk_cross_fifo:receiving_cracka\"" {  } { { "DLX_test.vhd" "receiving_cracka" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\"" {  } { { "clk_cross_fifo.vhd" "dcfifo_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\"" {  } { { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component " "Instantiated megafunction \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 65 " "Parameter \"lpm_width\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815434644 ""}  } { { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815434644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6be1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6be1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6be1 " "Found entity 1: dcfifo_6be1" {  } { { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6be1 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated " "Elaborating entity \"dcfifo_6be1\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h26 " "Found entity 1: a_graycounter_h26" {  } { { "db/a_graycounter_h26.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_h26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h26 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|a_graycounter_h26:rdptr_g1p " "Elaborating entity \"a_graycounter_h26\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|a_graycounter_h26:rdptr_g1p\"" {  } { { "db/dcfifo_6be1.tdf" "rdptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dgb " "Found entity 1: a_graycounter_dgb" {  } { { "db/a_graycounter_dgb.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_dgb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dgb clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|a_graycounter_dgb:wrptr_g1p " "Elaborating entity \"a_graycounter_dgb\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|a_graycounter_dgb:wrptr_g1p\"" {  } { { "db/dcfifo_6be1.tdf" "wrptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n31 " "Found entity 1: altsyncram_0n31" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n31 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram " "Elaborating entity \"altsyncram_0n31\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\"" {  } { { "db/dcfifo_6be1.tdf" "fifo_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_6be1.tdf" "rs_dgwp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe12" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815434975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815434975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_6be1.tdf" "ws_dgrp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815434980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe15" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1h5 " "Found entity 1: cmpr_1h5" {  } { { "db/cmpr_1h5.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cmpr_1h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1h5 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_1h5\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_6be1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0h5 " "Found entity 1: cmpr_0h5" {  } { { "db/cmpr_0h5.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cmpr_0h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0h5 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_0h5\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|cmpr_0h5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_6be1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_6be1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:fifo_tx " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:fifo_tx\"" {  } { { "DLX_test.vhd" "fifo_tx" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.vhd" "dcfifo_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/tx_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/tx_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815435499 ""}  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/tx_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815435499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cnj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cnj1 " "Found entity 1: dcfifo_cnj1" {  } { { "db/dcfifo_cnj1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cnj1 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated " "Elaborating entity \"dcfifo_cnj1\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_usa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_usa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_usa " "Found entity 1: a_gray2bin_usa" {  } { { "db/a_gray2bin_usa.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_gray2bin_usa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_usa tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|a_gray2bin_usa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_usa\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|a_gray2bin_usa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_cnj1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_th6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_th6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_th6 " "Found entity 1: a_graycounter_th6" {  } { { "db/a_graycounter_th6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_th6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_th6 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|a_graycounter_th6:rdptr_g1p " "Elaborating entity \"a_graycounter_th6\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|a_graycounter_th6:rdptr_g1p\"" {  } { { "db/dcfifo_cnj1.tdf" "rdptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pvb " "Found entity 1: a_graycounter_pvb" {  } { { "db/a_graycounter_pvb.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_pvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pvb tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|a_graycounter_pvb:wrptr_g1p " "Elaborating entity \"a_graycounter_pvb\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|a_graycounter_pvb:wrptr_g1p\"" {  } { { "db/dcfifo_cnj1.tdf" "wrptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a61 " "Found entity 1: altsyncram_2a61" {  } { { "db/altsyncram_2a61.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_2a61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a61 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|altsyncram_2a61:fifo_ram " "Elaborating entity \"altsyncram_2a61\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|altsyncram_2a61:fifo_ram\"" {  } { { "db/dcfifo_cnj1.tdf" "fifo_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_cnj1.tdf" "rs_brp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_cnj1.tdf" "rs_dgwp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_cnj1.tdf" "ws_dgrp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fi5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fi5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fi5 " "Found entity 1: cmpr_fi5" {  } { { "db/cmpr_fi5.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cmpr_fi5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815435970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815435970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fi5 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|cmpr_fi5:rdempty_eq_comp " "Elaborating entity \"cmpr_fi5\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_cnj1:auto_generated\|cmpr_fi5:rdempty_eq_comp\"" {  } { { "db/dcfifo_cnj1.tdf" "rdempty_eq_comp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_cnj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:tx_side " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:tx_side\"" {  } { { "DLX_test.vhd" "tx_side" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage Fetch_stage:fetcher " "Elaborating entity \"Fetch_stage\" for hierarchy \"Fetch_stage:fetcher\"" {  } { { "DLX_test.vhd" "fetcher" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815435998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_ROM Fetch_stage:fetcher\|instructions_ROM:instruct " "Elaborating entity \"instructions_ROM\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\"" {  } { { "Fetch_stage.vhd" "instruct" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/Fetch_stage.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\"" {  } { { "instructions_ROM.vhd" "altsyncram_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/instructions_ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\"" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/instructions_ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436124 ""}  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/instructions_ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815436124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4r3 " "Found entity 1: altsyncram_p4r3" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_p4r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815436198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815436198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4r3 Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated " "Elaborating entity \"altsyncram_p4r3\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436202 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "906 1024 0 1 1 " "906 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "118 1023 " "Addresses ranging from 118 to 1023 are not initialized" {  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/code.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/code.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1713815436209 ""}  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/code.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/code.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1713815436209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decoder " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decoder\"" {  } { { "DLX_test.vhd" "decoder" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_RAM decode_stage:decoder\|register_RAM:registers_content " "Elaborating entity \"register_RAM\" for hierarchy \"decode_stage:decoder\|register_RAM:registers_content\"" {  } { { "decode_stage.vhd" "registers_content" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/decode_stage.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute_order_66 " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute_order_66\"" {  } { { "DLX_test.vhd" "execute_order_66" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436435 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "stall execute_stage.vhd(31) " "VHDL Signal Declaration warning at execute_stage.vhd(31): used explicit default value for signal \"stall\" because signal was never assigned a value" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/execute_stage.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713815436439 "|DLX_test|execute_stage:execute_order_66"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:us_div " "Elaborating entity \"divider\" for hierarchy \"divider:us_div\"" {  } { { "DLX_test.vhd" "us_div" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider:us_div\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/divider.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:us_div\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/divider.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:us_div\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 8 " "Parameter \"lpm_pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 64 " "Parameter \"lpm_widthn\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815436867 ""}  } { { "divider.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/divider.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815436867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gts.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gts.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gts " "Found entity 1: lpm_divide_gts" {  } { { "db/lpm_divide_gts.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/lpm_divide_gts.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815436925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815436925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gts divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated " "Elaborating entity \"lpm_divide_gts\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_i7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_i7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_i7i " "Found entity 1: sign_div_unsign_i7i" {  } { { "db/sign_div_unsign_i7i.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/sign_div_unsign_i7i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815436961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815436961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_i7i divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider " "Elaborating entity \"sign_div_unsign_i7i\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\"" {  } { { "db/lpm_divide_gts.tdf" "divider" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/lpm_divide_gts.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815436966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p3f " "Found entity 1: alt_u_div_p3f" {  } { { "db/alt_u_div_p3f.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_u_div_p3f.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815437080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815437080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p3f divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider " "Elaborating entity \"alt_u_div_p3f\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\"" {  } { { "db/sign_div_unsign_i7i.tdf" "divider" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/sign_div_unsign_i7i.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815437177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815437177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t3c divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|add_sub_t3c:add_sub_0 " "Elaborating entity \"add_sub_t3c\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|add_sub_t3c:add_sub_0\"" {  } { { "db/alt_u_div_p3f.tdf" "add_sub_0" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_u_div_p3f.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815437240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815437240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|add_sub_u3c:add_sub_1 " "Elaborating entity \"add_sub_u3c\" for hierarchy \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|add_sub_u3c:add_sub_1\"" {  } { { "db/alt_u_div_p3f.tdf" "add_sub_1" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/alt_u_div_p3f.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:Stacked " "Elaborating entity \"stack\" for hierarchy \"stack:Stacked\"" {  } { { "DLX_test.vhd" "Stacked" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:remember " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:remember\"" {  } { { "DLX_test.vhd" "remember" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem memory_stage:remember\|data_mem:data_mem_inst " "Elaborating entity \"data_mem\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\"" {  } { { "memory_stage.vhd" "data_mem_inst" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/memory_stage.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/data_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/data_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815437315 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/data_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815437315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8r3 " "Found entity 1: altsyncram_e8r3" {  } { { "db/altsyncram_e8r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_e8r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815437385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815437385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8r3 memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_e8r3:auto_generated " "Elaborating entity \"altsyncram_e8r3\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_e8r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_stage write_back_stage:writer " "Elaborating entity \"write_back_stage\" for hierarchy \"write_back_stage:writer\"" {  } { { "DLX_test.vhd" "writer" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815437495 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[32\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1064 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[33\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1096 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[34\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1128 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[35\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1160 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[36\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1192 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[37\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1224 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[38\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1256 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[39\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1288 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[40\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1320 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[41\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1352 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[42\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1384 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[43\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1416 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[44\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1448 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[45\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1480 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[46\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1512 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[47\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1544 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[48\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1576 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[49\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1608 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[50\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1640 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[51\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1672 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[52\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1704 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[53\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1736 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[54\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1768 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[55\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1800 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[56\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1832 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[57\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1864 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[58\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1896 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[59\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1928 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[60\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1960 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[61\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 1992 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[62\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 2024 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[63\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 2056 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[64\] " "Synthesized away node \"clk_cross_fifo:receiving_cracka\|dcfifo:dcfifo_component\|dcfifo_6be1:auto_generated\|altsyncram_0n31:fifo_ram\|q_b\[64\]\"" {  } { { "db/altsyncram_0n31.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_0n31.tdf" 2088 2 0 } } { "db/dcfifo_6be1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/dcfifo_6be1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "clk_cross_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/clk_cross_fifo.vhd" 96 0 0 } } { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 570 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815438017 "|DLX_test|clk_cross_fifo:receiving_cracka|dcfifo:dcfifo_component|dcfifo_6be1:auto_generated|altsyncram_0n31:fifo_ram|ram_block11a64"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713815438017 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713815438017 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1713815438328 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1713815438328 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815439190 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815439213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713815439259 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "11 32 0 1 1 " "11 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 31 " "Addresses ranging from 21 to 31 are not initialized" {  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/DLX_test.ram0_stack_775b040.hdl.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/DLX_test.ram0_stack_775b040.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1713815439282 ""}  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/DLX_test.ram0_stack_775b040.hdl.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/DLX_test.ram0_stack_775b040.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1713815439282 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "stack:Stacked\|stack_mem_rtl_0 " "Inferred RAM node \"stack:Stacked\|stack_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1713815439283 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "decode_stage:decoder\|register_RAM:registers_content\|reg_ram " "RAM logic \"decode_stage:decoder\|register_RAM:registers_content\|reg_ram\" is uninferred due to asynchronous read logic" {  } { { "register_RAM.vhd" "reg_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/register_RAM.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713815439284 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713815439284 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "stack:Stacked\|stack_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"stack:Stacked\|stack_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 21 " "Parameter NUMWORDS_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 21 " "Parameter NUMWORDS_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DLX_test.ram0_stack_775b040.hdl.mif " "Parameter INIT_FILE set to db/DLX_test.ram0_stack_775b040.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFQuotient_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFQuotient_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFQuotient_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|DFFQuotient_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713815442157 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815442157 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713815442157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stack:Stacked\|altsyncram:stack_mem_rtl_0 " "Elaborated megafunction instantiation \"stack:Stacked\|altsyncram:stack_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815442184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stack:Stacked\|altsyncram:stack_mem_rtl_0 " "Instantiated megafunction \"stack:Stacked\|altsyncram:stack_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 21 " "Parameter \"NUMWORDS_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 21 " "Parameter \"NUMWORDS_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DLX_test.ram0_stack_775b040.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DLX_test.ram0_stack_775b040.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815442184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgk1 " "Found entity 1: altsyncram_hgk1" {  } { { "db/altsyncram_hgk1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_hgk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815442404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815442404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t1o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t1o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t1o " "Found entity 1: shift_taps_t1o" {  } { { "db/shift_taps_t1o.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/shift_taps_t1o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl71 " "Found entity 1: altsyncram_tl71" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_tl71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cntr_s3f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cmpr_erb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815442748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815442748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815442748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_63o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_63o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_63o " "Found entity 1: shift_taps_63o" {  } { { "db/shift_taps_63o.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/shift_taps_63o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ko71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ko71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ko71 " "Found entity 1: altsyncram_ko71" {  } { { "db/altsyncram_ko71.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_ko71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3f " "Found entity 1: cntr_q3f" {  } { { "db/cntr_q3f.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/cntr_q3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815442936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815442936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_1 " "Elaborated megafunction instantiation \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815443028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_1 " "Instantiated megafunction \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815443028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815443028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815443028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815443028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_53o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_53o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_53o " "Found entity 1: shift_taps_53o" {  } { { "db/shift_taps_53o.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/shift_taps_53o.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815443086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815443086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv21 " "Found entity 1: altsyncram_pv21" {  } { { "db/altsyncram_pv21.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_pv21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815443152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815443152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oed " "Found entity 1: add_sub_oed" {  } { { "db/add_sub_oed.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/add_sub_oed.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815443212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815443212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_2 " "Elaborated megafunction instantiation \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815443338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_2 " "Instantiated megafunction \"divider:us_div\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_gts:auto_generated\|sign_div_unsign_i7i:divider\|alt_u_div_p3f:divider\|altshift_taps:DFFQuotient_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815443339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815443339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713815443339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713815443339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u1o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u1o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u1o " "Found entity 1: shift_taps_u1o" {  } { { "db/shift_taps_u1o.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/shift_taps_u1o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815443405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815443405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ml71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ml71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ml71 " "Found entity 1: altsyncram_ml71" {  } { { "db/altsyncram_ml71.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/altsyncram_ml71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815443474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815443474 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_th6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_th6.tdf" 32 2 0 } } { "db/a_graycounter_pvb.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_pvb.tdf" 32 2 0 } } { "db/a_graycounter_th6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_th6.tdf" 47 2 0 } } { "db/a_graycounter_pvb.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_pvb.tdf" 47 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_jg6.tdf" 32 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_fub.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_jg6.tdf" 44 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/db/a_graycounter_fub.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713815444736 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713815444736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815448582 "|DLX_test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815448582 "|DLX_test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815448582 "|DLX_test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815448582 "|DLX_test|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815448582 "|DLX_test|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815448582 "|DLX_test|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713815448582 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815448810 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815448845 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815449347 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815449384 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] MAX10_CLK1_50 " "The launch and latch times for the relationship between source clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] and destination clock: MAX10_CLK1_50 are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815450663 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "MAX10_CLK1_50 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: MAX10_CLK1_50 and destination clock: pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Analysis & Synthesis" 0 -1 1713815450694 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713815454034 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815454242 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_6be1 " "Entity dcfifo_6be1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3v8:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cnj1 " "Entity dcfifo_cnj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qjj1 " "Entity dcfifo_qjj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713815454909 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1713815454909 ""}
{ "Info" "ISTA_SDC_FOUND" "DLX_test.SDC " "Reading SDC File: 'DLX_test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1713815454935 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 288 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 288 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713815454939 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 2304 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3125 -multiply_by 2304 -duty_cycle 50.00 -name \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713815454939 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{I_am_speed\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{I_am_speed\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{I_am_speed\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{I_am_speed\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{I_am_speed\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{I_am_speed\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713815454939 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815454939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1713815454939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815455021 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1713815455023 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 I_am_speed\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.384 I_am_speed\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1085.069 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1085.069 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 135.633 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 135.633 pll_for_uart\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713815455023 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815455023 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815455265 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1813 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1813 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713815458030 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815458036 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1713815458163 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815458175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713815459213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815459213 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815459762 "|DLX_test|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DLX_test.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX_stopWatch/DLX_test.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713815459762 "|DLX_test|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713815459762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8282 " "Implemented 8282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713815459762 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713815459762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7988 " "Implemented 7988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713815459762 ""} { "Info" "ICUT_CUT_TM_RAMS" "233 " "Implemented 233 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713815459762 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713815459762 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713815459762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713815459762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713815459834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 13:50:59 2024 " "Processing ended: Mon Apr 22 13:50:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713815459834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713815459834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713815459834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815459834 ""}
