// Seed: 1089675146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  final id_2 = 1;
  assign module_1.id_0 = 0;
  wire id_12, id_13;
  assign id_1 = id_12;
endmodule
module module_1 (
    output supply1 id_0,
    inout supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule : SymbolIdentifier
