#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x624ac778d7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x624ac7784150 .scope module, "health_test" "health_test" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bit_in";
    .port_info 2 /OUTPUT 1 "alarm";
v0x624ac7788280_0 .var "alarm", 0 0;
o0x7ee64a6cc048 .functor BUFZ 1, C4<z>; HiZ drive
v0x624ac7786470_0 .net "bit_in", 0 0, o0x7ee64a6cc048;  0 drivers
o0x7ee64a6cc078 .functor BUFZ 1, C4<z>; HiZ drive
v0x624ac776ce80_0 .net "clk", 0 0, o0x7ee64a6cc078;  0 drivers
v0x624ac77ad200_0 .var "count", 5 0;
v0x624ac77ad2e0_0 .var "last_bit", 0 0;
E_0x624ac7736d00 .event posedge, v0x624ac776ce80_0;
S_0x624ac7785f60 .scope module, "trng_top_tb" "trng_top_tb" 4 3;
 .timescale -9 -12;
v0x624ac77b4d50_0 .var "clk", 0 0;
v0x624ac77b4e10_0 .var "enable", 0 0;
v0x624ac77b4ed0_0 .var/i "f", 31 0;
v0x624ac77b4f70_0 .net "random_bit", 0 0, v0x624ac77b4000_0;  1 drivers
v0x624ac77b5060_0 .net "random_valid", 0 0, v0x624ac77b4490_0;  1 drivers
v0x624ac77b51a0_0 .var "rst", 0 0;
E_0x624ac7736a50 .event posedge, v0x624ac77b3710_0;
S_0x624ac7787d70 .scope module, "dut" "trng_top" 4 11, 5 3 0, S_0x624ac7785f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "random_bit";
    .port_info 4 /OUTPUT 1 "random_valid";
v0x624ac77b4630_0 .net "clk", 0 0, v0x624ac77b4d50_0;  1 drivers
v0x624ac77b4740_0 .net "combined_entropy", 0 0, L_0x624ac77b89a0;  1 drivers
v0x624ac77b4850_0 .net "enable", 0 0, v0x624ac77b4e10_0;  1 drivers
v0x624ac77b48f0_0 .net "random_bit", 0 0, v0x624ac77b4000_0;  alias, 1 drivers
v0x624ac77b4990_0 .net "random_valid", 0 0, v0x624ac77b4490_0;  alias, 1 drivers
v0x624ac77b4a80_0 .net "ro_bits", 7 0, L_0x624ac77b85e0;  1 drivers
v0x624ac77b4b50_0 .net "rst", 0 0, v0x624ac77b51a0_0;  1 drivers
v0x624ac77b4c40_0 .net "sampled_entropy", 0 0, v0x624ac77b3b40_0;  1 drivers
LS_0x624ac77b85e0_0_0 .concat8 [ 1 1 1 1], L_0x624ac77b5770, L_0x624ac77b5dc0, L_0x624ac77b6420, L_0x624ac77b6a50;
LS_0x624ac77b85e0_0_4 .concat8 [ 1 1 1 1], L_0x624ac77b72b0, L_0x624ac77b78e0, L_0x624ac77b7f10, L_0x624ac77b8540;
L_0x624ac77b85e0 .concat8 [ 4 4 0 0], LS_0x624ac77b85e0_0_0, LS_0x624ac77b85e0_0_4;
S_0x624ac7789b80 .scope module, "combiner" "entropy_combiner" 5 28, 6 4 0, S_0x624ac7787d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "entropy_inputs";
    .port_info 1 /OUTPUT 1 "entropy_out";
v0x624ac77ad590_0 .net "entropy_inputs", 7 0, L_0x624ac77b85e0;  alias, 1 drivers
v0x624ac77ad690_0 .net "entropy_out", 0 0, L_0x624ac77b89a0;  alias, 1 drivers
L_0x624ac77b89a0 .reduce/xor L_0x624ac77b85e0;
S_0x624ac778b990 .scope generate, "ro_gen[0]" "ro_gen[0]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77ad820 .param/l "i" 1 5 18, +C4<00>;
S_0x624ac77ad8e0 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac778b990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77adac0 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000000011>;
L_0x624ac7790020 .functor NOT 1, L_0x624ac77b55c0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b5440/d .functor NOT 1, L_0x624ac77b5260, C4<0>, C4<0>, C4<0>;
L_0x624ac77b5440 .delay 1 (3000,3000,3000) L_0x624ac77b5440/d;
L_0x624ac77b55c0/d .functor NOT 1, L_0x624ac77b5440, C4<0>, C4<0>, C4<0>;
L_0x624ac77b55c0 .delay 1 (3000,3000,3000) L_0x624ac77b55c0/d;
L_0x624ac77b5770 .functor BUFZ 1, L_0x624ac77b55c0, C4<0>, C4<0>, C4<0>;
v0x624ac77adb80_0 .net *"_ivl_0", 0 0, L_0x624ac7790020;  1 drivers
L_0x7ee64a683018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77adc80_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a683018;  1 drivers
v0x624ac77add60_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77ade00_0 .net "n1", 0 0, L_0x624ac77b5260;  1 drivers
v0x624ac77adec0_0 .net "n2", 0 0, L_0x624ac77b5440;  1 drivers
v0x624ac77adfd0_0 .net "n3", 0 0, L_0x624ac77b55c0;  1 drivers
v0x624ac77ae090_0 .net "ro_out", 0 0, L_0x624ac77b5770;  1 drivers
L_0x624ac77b5260 .delay 1 (3000,3000,3000) L_0x624ac77b5260/d;
L_0x624ac77b5260/d .functor MUXZ 1, L_0x7ee64a683018, L_0x624ac7790020, v0x624ac77b4e10_0, C4<>;
S_0x624ac77ae1b0 .scope generate, "ro_gen[1]" "ro_gen[1]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77ae390 .param/l "i" 1 5 18, +C4<01>;
S_0x624ac77ae450 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77ae1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77ae630 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000000101>;
L_0x624ac77b5830 .functor NOT 1, L_0x624ac77b5c10, C4<0>, C4<0>, C4<0>;
L_0x624ac77b5ab0/d .functor NOT 1, L_0x624ac77b58a0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b5ab0 .delay 1 (5000,5000,5000) L_0x624ac77b5ab0/d;
L_0x624ac77b5c10/d .functor NOT 1, L_0x624ac77b5ab0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b5c10 .delay 1 (5000,5000,5000) L_0x624ac77b5c10/d;
L_0x624ac77b5dc0 .functor BUFZ 1, L_0x624ac77b5c10, C4<0>, C4<0>, C4<0>;
v0x624ac77ae6f0_0 .net *"_ivl_0", 0 0, L_0x624ac77b5830;  1 drivers
L_0x7ee64a683060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77ae7f0_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a683060;  1 drivers
v0x624ac77ae8d0_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77ae9a0_0 .net "n1", 0 0, L_0x624ac77b58a0;  1 drivers
v0x624ac77aea40_0 .net "n2", 0 0, L_0x624ac77b5ab0;  1 drivers
v0x624ac77aeb30_0 .net "n3", 0 0, L_0x624ac77b5c10;  1 drivers
v0x624ac77aebf0_0 .net "ro_out", 0 0, L_0x624ac77b5dc0;  1 drivers
L_0x624ac77b58a0 .delay 1 (5000,5000,5000) L_0x624ac77b58a0/d;
L_0x624ac77b58a0/d .functor MUXZ 1, L_0x7ee64a683060, L_0x624ac77b5830, v0x624ac77b4e10_0, C4<>;
S_0x624ac77aed10 .scope generate, "ro_gen[2]" "ro_gen[2]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77aeef0 .param/l "i" 1 5 18, +C4<010>;
S_0x624ac77aefd0 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77aed10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77af1b0 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000000111>;
L_0x624ac77b5e60 .functor NOT 1, L_0x624ac77b6270, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6110/d .functor NOT 1, L_0x624ac77b5f00, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6110 .delay 1 (7000,7000,7000) L_0x624ac77b6110/d;
L_0x624ac77b6270/d .functor NOT 1, L_0x624ac77b6110, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6270 .delay 1 (7000,7000,7000) L_0x624ac77b6270/d;
L_0x624ac77b6420 .functor BUFZ 1, L_0x624ac77b6270, C4<0>, C4<0>, C4<0>;
v0x624ac77af270_0 .net *"_ivl_0", 0 0, L_0x624ac77b5e60;  1 drivers
L_0x7ee64a6830a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77af370_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a6830a8;  1 drivers
v0x624ac77af450_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77af570_0 .net "n1", 0 0, L_0x624ac77b5f00;  1 drivers
v0x624ac77af610_0 .net "n2", 0 0, L_0x624ac77b6110;  1 drivers
v0x624ac77af720_0 .net "n3", 0 0, L_0x624ac77b6270;  1 drivers
v0x624ac77af7e0_0 .net "ro_out", 0 0, L_0x624ac77b6420;  1 drivers
L_0x624ac77b5f00 .delay 1 (7000,7000,7000) L_0x624ac77b5f00/d;
L_0x624ac77b5f00/d .functor MUXZ 1, L_0x7ee64a6830a8, L_0x624ac77b5e60, v0x624ac77b4e10_0, C4<>;
S_0x624ac77af900 .scope generate, "ro_gen[3]" "ro_gen[3]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77afb30 .param/l "i" 1 5 18, +C4<011>;
S_0x624ac77afc10 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77af900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77afdf0 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000001001>;
L_0x624ac77b64c0 .functor NOT 1, L_0x624ac77b68a0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6740/d .functor NOT 1, L_0x624ac77b6530, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6740 .delay 1 (9000,9000,9000) L_0x624ac77b6740/d;
L_0x624ac77b68a0/d .functor NOT 1, L_0x624ac77b6740, C4<0>, C4<0>, C4<0>;
L_0x624ac77b68a0 .delay 1 (9000,9000,9000) L_0x624ac77b68a0/d;
L_0x624ac77b6a50 .functor BUFZ 1, L_0x624ac77b68a0, C4<0>, C4<0>, C4<0>;
v0x624ac77afef0_0 .net *"_ivl_0", 0 0, L_0x624ac77b64c0;  1 drivers
L_0x7ee64a6830f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77afff0_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a6830f0;  1 drivers
v0x624ac77b00d0_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b0170_0 .net "n1", 0 0, L_0x624ac77b6530;  1 drivers
v0x624ac77b0210_0 .net "n2", 0 0, L_0x624ac77b6740;  1 drivers
v0x624ac77b0320_0 .net "n3", 0 0, L_0x624ac77b68a0;  1 drivers
v0x624ac77b03e0_0 .net "ro_out", 0 0, L_0x624ac77b6a50;  1 drivers
L_0x624ac77b6530 .delay 1 (9000,9000,9000) L_0x624ac77b6530/d;
L_0x624ac77b6530/d .functor MUXZ 1, L_0x7ee64a6830f0, L_0x624ac77b64c0, v0x624ac77b4e10_0, C4<>;
S_0x624ac77b0500 .scope generate, "ro_gen[4]" "ro_gen[4]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77b06e0 .param/l "i" 1 5 18, +C4<0100>;
S_0x624ac77b07c0 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77b0500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77b09a0 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000001011>;
L_0x624ac77b6af0 .functor NOT 1, L_0x624ac77b7100, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6fa0/d .functor NOT 1, L_0x624ac77b6bb0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b6fa0 .delay 1 (11000,11000,11000) L_0x624ac77b6fa0/d;
L_0x624ac77b7100/d .functor NOT 1, L_0x624ac77b6fa0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b7100 .delay 1 (11000,11000,11000) L_0x624ac77b7100/d;
L_0x624ac77b72b0 .functor BUFZ 1, L_0x624ac77b7100, C4<0>, C4<0>, C4<0>;
v0x624ac77b0aa0_0 .net *"_ivl_0", 0 0, L_0x624ac77b6af0;  1 drivers
L_0x7ee64a683138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77b0ba0_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a683138;  1 drivers
v0x624ac77b0c80_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b0d20_0 .net "n1", 0 0, L_0x624ac77b6bb0;  1 drivers
v0x624ac77b0dc0_0 .net "n2", 0 0, L_0x624ac77b6fa0;  1 drivers
v0x624ac77b0e80_0 .net "n3", 0 0, L_0x624ac77b7100;  1 drivers
v0x624ac77b0f40_0 .net "ro_out", 0 0, L_0x624ac77b72b0;  1 drivers
L_0x624ac77b6bb0 .delay 1 (11000,11000,11000) L_0x624ac77b6bb0/d;
L_0x624ac77b6bb0/d .functor MUXZ 1, L_0x7ee64a683138, L_0x624ac77b6af0, v0x624ac77b4e10_0, C4<>;
S_0x624ac77b1060 .scope generate, "ro_gen[5]" "ro_gen[5]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77b1240 .param/l "i" 1 5 18, +C4<0101>;
S_0x624ac77b1320 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77b1060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77b1500 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000001101>;
L_0x624ac77b7350 .functor NOT 1, L_0x624ac77b7730, C4<0>, C4<0>, C4<0>;
L_0x624ac77b75d0/d .functor NOT 1, L_0x624ac77b73c0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b75d0 .delay 1 (13000,13000,13000) L_0x624ac77b75d0/d;
L_0x624ac77b7730/d .functor NOT 1, L_0x624ac77b75d0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b7730 .delay 1 (13000,13000,13000) L_0x624ac77b7730/d;
L_0x624ac77b78e0 .functor BUFZ 1, L_0x624ac77b7730, C4<0>, C4<0>, C4<0>;
v0x624ac77b1690_0 .net *"_ivl_0", 0 0, L_0x624ac77b7350;  1 drivers
L_0x7ee64a683180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77b1790_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a683180;  1 drivers
v0x624ac77b1870_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b1940_0 .net "n1", 0 0, L_0x624ac77b73c0;  1 drivers
v0x624ac77b19e0_0 .net "n2", 0 0, L_0x624ac77b75d0;  1 drivers
v0x624ac77b1af0_0 .net "n3", 0 0, L_0x624ac77b7730;  1 drivers
v0x624ac77b1bb0_0 .net "ro_out", 0 0, L_0x624ac77b78e0;  1 drivers
L_0x624ac77b73c0 .delay 1 (13000,13000,13000) L_0x624ac77b73c0/d;
L_0x624ac77b73c0/d .functor MUXZ 1, L_0x7ee64a683180, L_0x624ac77b7350, v0x624ac77b4e10_0, C4<>;
S_0x624ac77b1cd0 .scope generate, "ro_gen[6]" "ro_gen[6]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77b1eb0 .param/l "i" 1 5 18, +C4<0110>;
S_0x624ac77b1f90 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77b1cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77b2170 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000001111>;
L_0x624ac77b7980 .functor NOT 1, L_0x624ac77b7d60, C4<0>, C4<0>, C4<0>;
L_0x624ac77b7c00/d .functor NOT 1, L_0x624ac77b79f0, C4<0>, C4<0>, C4<0>;
L_0x624ac77b7c00 .delay 1 (15000,15000,15000) L_0x624ac77b7c00/d;
L_0x624ac77b7d60/d .functor NOT 1, L_0x624ac77b7c00, C4<0>, C4<0>, C4<0>;
L_0x624ac77b7d60 .delay 1 (15000,15000,15000) L_0x624ac77b7d60/d;
L_0x624ac77b7f10 .functor BUFZ 1, L_0x624ac77b7d60, C4<0>, C4<0>, C4<0>;
v0x624ac77b2270_0 .net *"_ivl_0", 0 0, L_0x624ac77b7980;  1 drivers
L_0x7ee64a6831c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77b2370_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a6831c8;  1 drivers
v0x624ac77b2450_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b2520_0 .net "n1", 0 0, L_0x624ac77b79f0;  1 drivers
v0x624ac77b25c0_0 .net "n2", 0 0, L_0x624ac77b7c00;  1 drivers
v0x624ac77b26d0_0 .net "n3", 0 0, L_0x624ac77b7d60;  1 drivers
v0x624ac77b2790_0 .net "ro_out", 0 0, L_0x624ac77b7f10;  1 drivers
L_0x624ac77b79f0 .delay 1 (15000,15000,15000) L_0x624ac77b79f0/d;
L_0x624ac77b79f0/d .functor MUXZ 1, L_0x7ee64a6831c8, L_0x624ac77b7980, v0x624ac77b4e10_0, C4<>;
S_0x624ac77b28b0 .scope generate, "ro_gen[7]" "ro_gen[7]" 5 18, 5 18 0, S_0x624ac7787d70;
 .timescale -9 -12;
P_0x624ac77afae0 .param/l "i" 1 5 18, +C4<0111>;
S_0x624ac77b2b20 .scope module, "ro_inst" "ring_oscillator" 5 21, 7 3 0, S_0x624ac77b28b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /OUTPUT 1 "ro_out";
P_0x624ac77b2d00 .param/l "DELAY" 0 7 4, +C4<00000000000000000000000000010001>;
L_0x624ac77b7fb0 .functor NOT 1, L_0x624ac77b8390, C4<0>, C4<0>, C4<0>;
L_0x624ac77b8230/d .functor NOT 1, L_0x624ac77b8020, C4<0>, C4<0>, C4<0>;
L_0x624ac77b8230 .delay 1 (17000,17000,17000) L_0x624ac77b8230/d;
L_0x624ac77b8390/d .functor NOT 1, L_0x624ac77b8230, C4<0>, C4<0>, C4<0>;
L_0x624ac77b8390 .delay 1 (17000,17000,17000) L_0x624ac77b8390/d;
L_0x624ac77b8540 .functor BUFZ 1, L_0x624ac77b8390, C4<0>, C4<0>, C4<0>;
v0x624ac77b2e90_0 .net *"_ivl_0", 0 0, L_0x624ac77b7fb0;  1 drivers
L_0x7ee64a683210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x624ac77b2f90_0 .net/2u *"_ivl_2", 0 0, L_0x7ee64a683210;  1 drivers
v0x624ac77b3070_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b3140_0 .net "n1", 0 0, L_0x624ac77b8020;  1 drivers
v0x624ac77b31e0_0 .net "n2", 0 0, L_0x624ac77b8230;  1 drivers
v0x624ac77b32f0_0 .net "n3", 0 0, L_0x624ac77b8390;  1 drivers
v0x624ac77b33b0_0 .net "ro_out", 0 0, L_0x624ac77b8540;  1 drivers
L_0x624ac77b8020 .delay 1 (17000,17000,17000) L_0x624ac77b8020/d;
L_0x624ac77b8020/d .functor MUXZ 1, L_0x7ee64a683210, L_0x624ac77b7fb0, v0x624ac77b4e10_0, C4<>;
S_0x624ac77b34d0 .scope module, "sampler" "entropy_sampler" 5 33, 8 3 0, S_0x624ac7787d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "entropy_in";
    .port_info 4 /OUTPUT 1 "sampled_bit";
v0x624ac77b3710_0 .net "clk", 0 0, v0x624ac77b4d50_0;  alias, 1 drivers
v0x624ac77b37f0_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b38b0_0 .net "entropy_in", 0 0, L_0x624ac77b89a0;  alias, 1 drivers
v0x624ac77b39b0_0 .var "q1", 0 0;
v0x624ac77b3a50_0 .net "rst", 0 0, v0x624ac77b51a0_0;  alias, 1 drivers
v0x624ac77b3b40_0 .var "sampled_bit", 0 0;
E_0x624ac77b36b0 .event posedge, v0x624ac77b3a50_0, v0x624ac77b3710_0;
S_0x624ac77b3c80 .scope module, "vn" "von_neumann" 5 41, 9 3 0, S_0x624ac7787d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "bit_in";
    .port_info 4 /OUTPUT 1 "bit_out";
    .port_info 5 /OUTPUT 1 "valid";
v0x624ac77b3f40_0 .net "bit_in", 0 0, v0x624ac77b3b40_0;  alias, 1 drivers
v0x624ac77b4000_0 .var "bit_out", 0 0;
v0x624ac77b40a0_0 .var "buffer", 1 0;
v0x624ac77b4190_0 .net "clk", 0 0, v0x624ac77b4d50_0;  alias, 1 drivers
v0x624ac77b4260_0 .net "enable", 0 0, v0x624ac77b4e10_0;  alias, 1 drivers
v0x624ac77b4350_0 .net "rst", 0 0, v0x624ac77b51a0_0;  alias, 1 drivers
v0x624ac77b43f0_0 .var "state", 0 0;
v0x624ac77b4490_0 .var "valid", 0 0;
    .scope S_0x624ac7784150;
T_0 ;
    %wait E_0x624ac7736d00;
    %load/vec4 v0x624ac7786470_0;
    %load/vec4 v0x624ac77ad2e0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x624ac77ad200_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x624ac77ad200_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x624ac77ad200_0, 0;
T_0.1 ;
    %load/vec4 v0x624ac7786470_0;
    %assign/vec4 v0x624ac77ad2e0_0, 0;
    %load/vec4 v0x624ac77ad200_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624ac7788280_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac7788280_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x624ac77b34d0;
T_1 ;
    %wait E_0x624ac77b36b0;
    %load/vec4 v0x624ac77b3a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b39b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b3b40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x624ac77b37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x624ac77b38b0_0;
    %assign/vec4 v0x624ac77b39b0_0, 0;
    %load/vec4 v0x624ac77b39b0_0;
    %assign/vec4 v0x624ac77b3b40_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x624ac77b3c80;
T_2 ;
    %wait E_0x624ac77b36b0;
    %load/vec4 v0x624ac77b4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b43f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x624ac77b40a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b4490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x624ac77b4260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b4490_0, 0;
    %load/vec4 v0x624ac77b43f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x624ac77b3f40_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x624ac77b40a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624ac77b43f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x624ac77b3f40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x624ac77b40a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x624ac77b43f0_0, 0;
    %load/vec4 v0x624ac77b40a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x624ac77b3f40_0;
    %cmp/ne;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x624ac77b40a0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x624ac77b4000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x624ac77b4490_0, 0;
T_2.6 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x624ac7785f60;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x624ac77b4d50_0;
    %inv;
    %store/vec4 v0x624ac77b4d50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x624ac7785f60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624ac77b4d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624ac77b4e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x624ac77b51a0_0, 0, 1;
    %vpi_func 4 29 "$fopen" 32, "bits_hardware.txt", "w" {0 0 0};
    %store/vec4 v0x624ac77b4ed0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624ac77b51a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x624ac77b4e10_0, 0, 1;
    %vpi_call/w 4 34 "$display", "--- Simulare cu Reset Activat ---" {0 0 0};
    %delay 1000000000, 0;
    %vpi_call/w 4 38 "$fclose", v0x624ac77b4ed0_0 {0 0 0};
    %vpi_call/w 4 39 "$display", "--- Gata! ---" {0 0 0};
    %vpi_call/w 4 40 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x624ac7785f60;
T_5 ;
    %wait E_0x624ac7736a50;
    %load/vec4 v0x624ac77b5060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call/w 4 46 "$fwrite", v0x624ac77b4ed0_0, "%b", v0x624ac77b4f70_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x624ac7785f60;
T_6 ;
    %vpi_call/w 4 51 "$dumpfile", "trng_wave.vcd" {0 0 0};
    %vpi_call/w 4 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x624ac7785f60 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "rtl/health_test.v";
    "tb/trng_top_tb.v";
    "rtl/trng_top.v";
    "rtl/entropy_combiner.v";
    "rtl/ring_oscillator.v";
    "rtl/entropy_sampler.v";
    "rtl/von_neumann.v";
