# 6.1 ETESTï¼šå·¥ç¨‹ãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°ã¨ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯  
# 6.1 ETEST: Process Monitoring and Feedback

ETESTï¼ˆEngineering Testï¼‰ã¯ã€ã‚¦ã‚¨ãƒè£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã®å¥å…¨æ€§ã‚’è©•ä¾¡ã™ã‚‹ãŸã‚ã®**ä¸å¯æ¬ ãªãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°å·¥ç¨‹**ã§ã™ã€‚  
> ETEST (Engineering Test) is an **essential monitoring process** to evaluate the health of wafer fabrication.

æœ¬å·¥ç¨‹ã§ã¯ã€**ã‚¹ã‚¯ãƒ©ã‚¤ãƒ–é ˜åŸŸï¼ˆéè£½å“é ˜åŸŸï¼‰ã«é…ç½®ã•ã‚ŒãŸTEGï¼ˆTest Element Groupï¼‰**ã‚’ç”¨ã„ã¦æ¸¬å®šã‚’è¡Œã„ã€  
ç´ å­ã”ã¨ã®ç‰¹æ€§ã°ã‚‰ã¤ãã‚„è£½é€ ç•°å¸¸ã‚’æ¤œå‡ºã—ã¾ã™ã€‚  
> Measurements are performed using **Test Element Groups (TEG)** located in scribe lines, independent of the main circuit area.

---

## ğŸ¯ ãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°ã®ç›®çš„ï½œPurpose of Monitoring

| æ—¥æœ¬èª | English |
|--------|---------|
| ãƒ—ãƒ­ã‚»ã‚¹ã°ã‚‰ã¤ãã®æŠŠæ¡ï¼ˆVth, Idsat, Vbdãªã©ï¼‰ | Identify process variation (Vth, Idsat, Vbd) |
| è£½é€ è£…ç½®ã‚„ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶ã®ç•°å¸¸æ¤œçŸ¥ | Detect anomalies in equipment or process |
| å·¥ç¨‹ã®å®‰å®šæ€§è©•ä¾¡ã¨è¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ | Evaluate process stability and feedback to design |
| ãƒ­ãƒƒãƒˆé–“ã®å“è³ªç®¡ç†ã¨ãƒˆãƒ¬ãƒ¼ã‚¹ | Manage lot-to-lot variation and traceability |

---

## ğŸ§ª æ¸¬å®šå¯¾è±¡ã¨ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ï½œTest Parameters and Objectives

| æ¸¬å®šé …ç›® / Parameter | å¯¾è±¡ç´ å­ / Device | æ¸¬å®šç›®çš„ / Purpose |
|----------------------|-------------------|---------------------|
| Vthï¼ˆã—ãã„å€¤é›»åœ§ï¼‰ | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ | ãƒãƒ£ãƒ³ãƒãƒ«å½¢æˆã°ã‚‰ã¤ãã®è©•ä¾¡<br>Evaluate Vth variation |
| Idsatï¼ˆé£½å’Œé›»æµï¼‰ | MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ | ã‚­ãƒ£ãƒªã‚¢ç§»å‹•åº¦ãƒ»ã‚²ãƒ¼ãƒˆé•·å¤‰å‹•ã®è©•ä¾¡<br>Mobility and L variation |
| Vbdï¼ˆç ´å£Šé›»åœ§ï¼‰ | ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ãƒ»çµ¶ç¸è†œ | çµ¶ç¸è€æ€§ã¨ä¿¡é ¼æ€§ã®ç¢ºèª<br>Check for breakdown reliability |
| Rpoly, Rmetal | æŠµæŠ—ãƒ‘ã‚¿ãƒ¼ãƒ³ | å±¤é–“æŠµæŠ—ã‚„é‡‘å±å“è³ªã®ç¢ºèª<br>Interconnect resistance check |

---

## ğŸ—ï¸ TEGãƒ‘ã‚¿ãƒ¼ãƒ³è¨­è¨ˆï½œTEG Pattern Design

- **ã‚¹ã‚¯ãƒ©ã‚¤ãƒ–é ˜åŸŸ**ã«ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ â†’ è£½å“å›è·¯ã«å¹²æ¸‰ã—ãªã„  
> TEGs are placed in the **scribe lines**, avoiding product area interference.
- å„ãƒ€ã‚¤ã«è¤‡æ•°ã®æ¸¬å®šæ§‹é€ ã‚’å«ã‚€ï¼ˆMOS, æŠµæŠ—, ã‚³ãƒ³ãƒ‡ãƒ³ã‚µãªã©ï¼‰  
> Include multiple test patterns per die (MOS, Resistor, Capacitor)
- P/Nãƒãƒ£ãƒ³ãƒãƒ«ã€è¤‡æ•°ã®L/Wæ¯”ã€ãƒ¡ã‚¿ãƒ«å±¤é•ã„ãªã©å¤šæ§˜ãªæ§‹é€ ã§è©•ä¾¡  
> Diverse structure combinations (P/N-MOS, L/W ratio, metal levels)

---

## ğŸ“Š ãƒ‡ãƒ¼ã‚¿è§£æã¨æ´»ç”¨ï½œData Analysis and Utilization

| æ´»ç”¨è¦³ç‚¹ | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | Content (English) |
|----------|----------------|-------------------|
| çµ±è¨ˆè©•ä¾¡ | ãƒ­ãƒƒãƒˆ/ã‚¦ã‚¨ãƒå†…ã®å¹³å‡ãƒ»æ¨™æº–åå·®ãƒ»åˆ†å¸ƒ | Statistical analysis: mean, Ïƒ, distribution |
| ãƒãƒƒãƒ”ãƒ³ã‚° | ç©ºé–“åˆ†å¸ƒã‹ã‚‰å±€æ‰€ç•°å¸¸ã‚’æ¤œå‡º | Spatial mapping to detect local anomalies |
| ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ | å·¥ç¨‹ãƒ»è¨­è¨ˆã¸ã®æ”¹å–„æŒ‡æ¨™ | Process/design improvement feedback |
| é•·æœŸæœ€é©åŒ– | ãƒ—ãƒ­ã‚»ã‚¹ã‚¦ã‚£ãƒ³ãƒ‰ã‚¦ã®è¦‹ç›´ã— | Long-term optimization of process window |

---

## ğŸ” è¨­è¨ˆã¸ã®ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ï½œFeedback to Design

| ç™ºè¦‹äº‹é … / Finding | ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ä¾‹ / Feedback |
|-------------------|-----------------------------|
| Vthã°ã‚‰ã¤ããŒå¤§ | ã‚²ãƒ¼ãƒˆé•·è¨­è¨ˆãƒ»SPICEãƒ¢ãƒ‡ãƒ«è¦‹ç›´ã— |
| é«˜é…ç·šæŠµæŠ— | ãƒ¡ã‚¿ãƒ«å¹…å¤‰æ›´ãƒ»å±¤æ•°è¿½åŠ ã®æ¤œè¨ |
| çµ¶ç¸ç ´å£Šé »å‡º | é…¸åŒ–è†œåšãƒ»å·¥ç¨‹æ¡ä»¶ã®å†æ¤œè¨ |

---

## ğŸ§­ æ•™è‚²çš„æ„ç¾©ï½œEducational Value

ETESTã¯ã€**è£½é€ ã¨è¨­è¨ˆã‚’ã¤ãªãã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹**ã¨ã—ã¦éå¸¸ã«é‡è¦ã§ã™ã€‚  
> ETEST serves as a **critical interface between process and design**.

- æ­©ç•™ã¾ã‚Šãƒ»ä¿¡é ¼æ€§ã«å½±éŸ¿ã™ã‚‹ã€Œè¦‹ãˆãªã„å·¥ç¨‹å“è³ªã€ã‚’å¯è¦–åŒ–  
> Makes "invisible process quality" visible and actionable
- è¨­è¨ˆè€…ã‚‚ãƒ—ãƒ­ã‚»ã‚¹å“è³ªã®æ„å‘³ã¨æŒ‡æ¨™ã‚’ç†è§£ã™ã‚‹ã“ã¨ãŒå¿…è¦  
> Designers should understand process metrics and how they affect yield/reliability

---

## ğŸ“ é–¢é€£è³‡æ–™ï½œRelated Materials

ğŸ‘‰ [ğŸ“‚ Appendix: 0.18Î¼m ETESTãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä¸€è¦§è¡¨ï½œETEST Parameter Table (Markdown)](./appendix_etest_018.md)

---
