stis:0.0638920235993
sizing:0.0451359780968
posynomial:0.0387915857567
transistor:0.0378559816296
wire:0.0305514791507
wiresizing:0.0193736367825
ch:0.0188865877808
transistors:0.015660310142
dominance:0.0150492037034
resistance:0.0142372117455
interconnect:0.0125223186752
delay:0.0108460246867
cdws:0.0100965277623
eqn:0.00996604822184
gate:0.00916119978177
lr:0.00836455497579
capacitance:0.00783046646001
driver:0.00755492219745
refinement:0.0072697483714
st:0.00714262956252
wires:0.00684490777511
simultaneous:0.00680747941575
sbws:0.00631032985143
dcc:0.00611799056289
rc:0.00608607939767
drivers:0.00568767095734
slope:0.0056839739713
interconnects:0.00498302411092
elmore:0.00474312325729
owbr:0.00456371597138
designs:0.00456269563519
dp:0.00438935108016
buffer:0.00438136729982
width:0.00433960407251
uni:0.00422272210688
nets:0.00389398450946
cmos:0.00379178063823
lra:0.00378619791086
coefficient:0.00366786735559
submicron:0.00359258608003
insertion:0.0035161171338
tight:0.00343800627942
chu:0.00318505694007
lagrangian:0.00311132171596
layout:0.00303533518331
lei:0.00302118556481
clock:0.00299087223222
cong:0.00287899850193
formulation:0.00286806998399
circuit:0.00281659326417
wong:0.00274494229773
mos:0.00269443956002
koh:0.00269443956002
kok:0.00269443956002
trade:0.00263787485873
widths:0.00252785375882
adder:0.00252785375882
simulataneous:0.00252413194057
inverter:0.00248055086334
segment:0.00232956040766
buffered:0.00232069541913
sdws:0.00228185798569
jason:0.00226269944934
rd:0.00220993769475
reveal:0.00214403927109
stage:0.00211927565296
cascade:0.00211290536216
buffers:0.00209313484008
relaxation:0.00205252728454
ns:0.00202485224372
adders:0.0020118564113
bounds:0.00200358871305
device:0.00199817464075
routing:0.00198720668808
chris:0.00198495698478
clk:0.00196116309276
loading:0.00195631328634
gates:0.00195631328634
dominated:0.00192501934854
hspice:0.00189724930292
zhigang:0.00189724930292
deep:0.00189325850475
optimization:0.00187001449031
mcnc:0.00184317152818
enumeration:0.00184291712962
finished:0.00181888066043
optimizes:0.00181281160391
transceiver:0.00179629304002
effective:0.00177821238968
bundled:0.00175491309435
jose:0.00171523141687
aided:0.00171523141687
driven:0.00167276982027
coefficients:0.0016480637458
monotonically:0.0016356721288
drain:0.00162549737404
erty:0.00159936616987
area:0.00158509117682
criticality:0.00153080659485
mw:0.00149145810876
steiner:0.00149145810876
timing:0.00148472369638
dc:0.00146723496476
transition:0.00144738636145
united:0.00140477082258
california:0.00138546181204
penalty:0.00133376994749
pan:0.00132914193079
dominates:0.00132406362866
polynomial:0.00132108915809
cheng:0.00130227535371
segments:0.00127695144458
dissipation:0.00126392687941
optimizationunder:0.00126206597029
appicaltions:0.00126206597029
bqj:0.00126206597029
psoynomial:0.00126206597029
scmos:0.00126206597029
dccs:0.00126206597029
dclk:0.00126206597029
synthesismyampersandmdash:0.00126206597029
icantly:0.00126206597029
posynomials:0.00126206597029
delays:0.00125181922852
greedy:0.00124602192086
seconds:0.00121010331802
cd:0.00120854106928
achieves:0.00120221794346
cl:0.00116796079555
prop:0.00115288600569
gwsa:0.00114092899284
tilos:0.00114092899284
fbi:0.00114092899284
suboptimal:0.00109797691909
sources:0.00109161787565
supportedby:0.00107001574896
bpsk:0.00107001574896
fringing:0.00107001574896
compari:0.00107001574896
programs:0.00106509482296
minimize:0.00104624792206
power:0.0010427798573
monterey:0.00103888870632
named:0.00103494929499
circuits:0.00102089397784
kei:0.00101966509382
csto:0.00101966509382
vdd:0.00101966509382
signif:0.00101966509382
sizes:0.00101789243351
runtime:0.00101053537291
madden:0.00098058154638
resis:0.00098058154638
ch posynomial:0.0416554492696
wire sizing:0.0288954698222
dominance property:0.0265080131716
stis algorithm:0.0262842409482
effective resistance:0.0227211541471
local refinement:0.0209834815532
unit effective:0.020750716538
lr tight:0.0166005732304
stis problem:0.0164097224396
posynomial programs:0.0164097224396
transistor sizing:0.015147436098
sizing problem:0.0142970898321
posynomial program:0.0138851497565
refinement operation:0.0138851497565
coefficient functions:0.0125524103337
slope model:0.0124504299228
general ch:0.0113605770735
upper bounds:0.0111167336361
stis problems:0.0110670488203
resistance rd0:0.0110670488203
tight lower:0.00988133681381
simple ch:0.00968366771774
dp slope:0.00968366771774
simultaneous driver:0.00912902569724
delay model:0.00887653945675
step model:0.00883600439053
st st:0.00841275326658
delay trade:0.00833996906871
simultaneous buffer:0.00833996906871
eqn 15:0.00830028661521
gate sizing:0.00798789748509
interconnect sizing:0.00714854491604
chu d:0.00691690551267
optimal stis:0.00691690551267
every transistor:0.00691690551267
optimal wiresizing:0.00684676927293
transition time:0.00684676927293
buffer insertion:0.00661260849571
wiresizing problem:0.00631143170752
identical lower:0.00631143170752
n chu:0.00631143170752
simultaneous transistor:0.00595712076336
optimal solution:0.00592037937838
area delay:0.00588451660311
uni segments:0.00553352441014
uni segment:0.00553352441014
sizing solution:0.00553352441014
cdws stis:0.00553352441014
sizing formulation:0.00553352441014
lagrangian relaxation:0.00551050707976
elmore delay:0.00535101293003
input transition:0.00509921569528
f wong:0.00509921569528
chris c:0.00504914536602
optimal width:0.00504914536602
rc interconnect:0.00476569661069
performance driven:0.00474395146111
design p:0.00473894713201
interconnect design:0.00456451284862
wire segment:0.00456451284862
distributed rc:0.00440840566381
maximum delay:0.00438804880585
critical paths:0.00429542598728
stis cdws:0.0041501433076
transistor size:0.0041501433076
dc current:0.0041501433076
clock nets:0.0041501433076
cdws method:0.0041501433076
drivers buffers:0.0041501433076
lra algorithm:0.0041501433076
weight penalty:0.0041501433076
deep submicron:0.00407937255622
jason cong:0.00399685362919
performance optimization:0.00385618803238
power optimization:0.00385618803238
multiple critical:0.00378685902451
source wiresizing:0.00378685902451
sizing proceedings:0.00378685902451
source nets:0.00378685902451
long wire:0.00378685902451
wiresizing algorithm:0.00378685902451
f st:0.00378685902451
states chris:0.00378685902451
owbr algorithm:0.00378685902451
stis formulation:0.00378685902451
algorithm optimizes:0.00378685902451
general dominance:0.00378685902451
california united:0.00367564741104
refinement operations:0.00357427245802
optimal wire:0.00357427245802
stage number:0.00357427245802
submicron designs:0.00357427245802
refinement based:0.00357427245802
dimensional table:0.00357427245802
cong lei:0.00357427245802
multiple sources:0.00343634078982
m long:0.00342338463647
f x:0.003389833789
near optimal:0.00327986781626
polynomial time:0.00326903302738
closed form:0.00321156974471
sequential quadratic:0.00321060775802
kok koh:0.00321060775802
rc tree:0.00321060775802
cheng kok:0.00321060775802
m cmos:0.00312966807548
programming approach:0.00312743378119
multi source:0.00305952941717
d f:0.00304357104853
delay models:0.00299764022189
physical design:0.00280425108886
solution x:0.00280304002192
original designs:0.00276676220507
unit effective resistance:0.0203623703955
ch posynomial programs:0.0173336829917
ch posynomial program:0.0159990053107
lr tight lower:0.0159990053107
lower and upper:0.0153834343123
local refinement operation:0.0133336023013
general ch posynomial:0.0130900952542
effective resistance rd0:0.011635640226
dp slope model:0.0101811851977
buffer and wire:0.00883754752786
area delay trade:0.00872673016949
transistors and wires:0.00872673016949
simple ch posynomial:0.00872673016949
driver and wire:0.00848556241451
transistor sizing problem:0.00727227514124
chu d f:0.00727227514124
n chu d:0.00727227514124
c n chu:0.00666680115067
dominated by x:0.00666680115067
input transition time:0.00666680115067
wire sizing problem:0.00631253394847
transistor and interconnect:0.00631253394847
finished in o:0.00581782011299
models are ch:0.00581782011299
transistor and wire:0.00581782011299
sizing solution x:0.00581782011299
d f wong:0.00545500811086
increase of x:0.00533344092053
simultaneous buffer insertion:0.00533344092053
chris c n:0.00533344092053
st st st:0.00505002715878
gate and wire:0.00505002715878
sizing for performance:0.00484889280829
performance and power:0.00436400648869
solve the simultaneous:0.00436336508474
refinement of x:0.00436336508474
m long wire:0.00436336508474
cdws stis cdws:0.00436336508474
reveal the dominance:0.00436336508474
use the stis:0.00436336508474
optimal stis algorithm:0.00436336508474
states chris c:0.00436336508474
m i time:0.00436336508474
near optimal stis:0.00436336508474
stis cdws stis:0.00436336508474
class of optimization:0.00428155795324
california united states:0.00419194629565
multiple critical paths:0.0040000806904
source wiresizing problem:0.0040000806904
united states chris:0.0040000806904
local refinement operations:0.0040000806904
wire sizing proceedings:0.0040000806904
deep submicron designs:0.00378752036908
jason cong lei:0.00378752036908
interconnects with multiple:0.00378752036908
lower or upper:0.00378752036908
wiresizing for interconnects:0.00378752036908
function of x:0.00353758612099
set of lower:0.00351963221884
elmore delay model:0.00351963221884
jose california united:0.00348547698006
sequential quadratic programming:0.00342398250315
problem to minimize:0.00342398250315
cheng kok koh:0.00342398250315
aided design p:0.00328924609137
physical design p:0.00327300486652
symposium on physical:0.00321116846493
independent of x:0.00306006373946
san jose california:0.00295952489801
decreases with respect:0.0029089100565
runtime drivers m:0.0029089100565
transistor sizing formulation:0.0029089100565
based wiresizing algorithm:0.0029089100565
dominance property holds:0.0029089100565
solve the transistor:0.0029089100565
three dimensional table:0.0029089100565
f st st:0.0029089100565
solved the simultaneous:0.0029089100565
refinement operations beginning:0.0029089100565
