{"vcs1":{"timestamp_begin":1681678733.205605717, "rt":0.75, "ut":0.19, "st":0.14}}
{"vcselab":{"timestamp_begin":1681678733.989568005, "rt":1.08, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681678735.089926679, "rt":0.60, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678732.914243965}
{"VCS_COMP_START_TIME": 1681678732.914243965}
{"VCS_COMP_END_TIME": 1681678736.267022656}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
