<शैली गुरु>
/* SPDX-License-Identअगरier: GPL-2.0+
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */
#अगर_अघोषित __DT_BINDINGS_CLOCK_R8A7742_CPG_MSSR_H__
#घोषणा __DT_BINDINGS_CLOCK_R8A7742_CPG_MSSR_H__

#समावेश <dt-bindings/घड़ी/renesas-cpg-mssr.h>

/* r8a7742 CPG Core Clocks */
#घोषणा R8A7742_CLK_Z		0
#घोषणा R8A7742_CLK_Z2		1
#घोषणा R8A7742_CLK_ZG		2
#घोषणा R8A7742_CLK_ZTR		3
#घोषणा R8A7742_CLK_ZTRD2	4
#घोषणा R8A7742_CLK_ZT		5
#घोषणा R8A7742_CLK_ZX		6
#घोषणा R8A7742_CLK_ZS		7
#घोषणा R8A7742_CLK_HP		8
#घोषणा R8A7742_CLK_B		9
#घोषणा R8A7742_CLK_LB		10
#घोषणा R8A7742_CLK_P		11
#घोषणा R8A7742_CLK_CL		12
#घोषणा R8A7742_CLK_M2		13
#घोषणा R8A7742_CLK_ZB3		14
#घोषणा R8A7742_CLK_ZB3D2	15
#घोषणा R8A7742_CLK_DDR		16
#घोषणा R8A7742_CLK_SDH		17
#घोषणा R8A7742_CLK_SD0		18
#घोषणा R8A7742_CLK_SD1		19
#घोषणा R8A7742_CLK_SD2		20
#घोषणा R8A7742_CLK_SD3		21
#घोषणा R8A7742_CLK_MMC0	22
#घोषणा R8A7742_CLK_MMC1	23
#घोषणा R8A7742_CLK_MP		24
#घोषणा R8A7742_CLK_QSPI	25
#घोषणा R8A7742_CLK_CP		26
#घोषणा R8A7742_CLK_RCAN	27
#घोषणा R8A7742_CLK_R		28
#घोषणा R8A7742_CLK_OSC		29

#पूर्ण_अगर /* __DT_BINDINGS_CLOCK_R8A7742_CPG_MSSR_H__ */
