User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_area/WriteLatency/RRAM/16KB/16KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 4555 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Latency
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 4 x 32 x 16
 - Row Activation   : 1 / 4 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 568.37um x 150.16um = 119123um^2
 |--- Mat Area      = 142.092um x 4.69249um = 666.768um^2   (0.297325%)
 |--- Subarray Area = 70.5263um x 2.34625um = 165.472um^2   (0.299517%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 0.213019%
Timing:
 -  Read Latency = 1.58127ns
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 44.8786ps
 |--- Mat Latency    = 1.53622ns
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 1.51427ns
       |--- Row Decoder Latency = 24.3559ps
       |--- Bitline Latency     = 0.000136593ps,4.28726e+10s,6.88055e+10s
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 35.9301ps
       |--- Precharge Latency   = 9.56417ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.0688ns
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 22.4393ps
 |--- Mat Latency    = 20.0463ns
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 20.0244ns
       |--- Row Decoder Latency = 24.3559ps
       |--- Charge Latency      = 4.31101ps
 - Read Bandwidth  = 10.6703GB/s
 - Write Bandwidth = 799.027MB/s
Power:
 -  Read Dynamic Energy = 277.83pJ
 |--- TSV Dynamic Energy    = 227.084pJ
 |--- H-Tree Dynamic Energy = 10.9887pJ
 |--- Mat Dynamic Energy    = 1.24243pJ per mat
    |--- Predecoder Dynamic Energy = 0.000407304pJ
    |--- Subarray Dynamic Energy   = 0.310506pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0012621pJ
       |--- Mux Decoder Dynamic Energy = 0.00173843pJ
       |--- Bitline & Cell Read Energy = 0.000465276pJ
       |--- Senseamp Dynamic Energy    = 0.300727pJ
       |--- Mux Dynamic Energy         = 0.000721795pJ
       |--- Precharge Dynamic Energy   = 0.00559118pJ
 - Write Dynamic Energy = 623.398pJ
 |--- TSV Dynamic Energy    = 227.084pJ
 |--- H-Tree Dynamic Energy = 10.9887pJ
 |--- Mat Dynamic Energy    = 12.0414pJ per mat
    |--- Predecoder Dynamic Energy = 0.000407304pJ
    |--- Subarray Dynamic Energy   = 3.01026pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0012621pJ
       |--- Mux Decoder Dynamic Energy = 0.00173843pJ
       |--- Mux Dynamic Energy         = 0.000721795pJ
 - Leakage Power = 2.46168mW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.20199uW per mat

Finished!
