============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Feb 01 2023  11:39:23 am
  Module:                 adder_1b
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-199 ps) Path Delay Check
     Startpoint: (F) cin
       Endpoint: (R) sum[2]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     199            
           Slack:=    -199            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       cin            
     55      55  OA21X1_RVT -       g578/Y         
     76     131  OA21X1_RVT -       g577/Y         
     68     199  XOR3X1_RVT -       g576/Y         
      0     199  (port)     -       sum[2]         
#--------------------------------------------------



Path 2: VIOLATED (-194 ps) Path Delay Check
     Startpoint: (R) b[0]
       Endpoint: (R) sum[3]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     194            
           Slack:=    -194            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       b[0]           
     26      26  NAND2X0_RVT -       g35/Y          
     51      76  AND2X1_RVT  -       g140/Y         
     33     110  NAND4X0_RVT -       g138/Y         
     44     154  NAND3X0_RVT -       g1602/Y        
     40     194  NAND2X0_RVT -       g1601/Y        
      0     194  (port)      -       sum[3]         
#---------------------------------------------------



Path 3: VIOLATED (-168 ps) Path Delay Check
     Startpoint: (R) a[0]
       Endpoint: (R) cout

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     168            
           Slack:=    -168            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       a[0]           
     89      89  FADDX1_RVT  -       g5549/CO       
     45     134  NAND3X0_RVT -       g1/Y           
     34     168  NAND3X0_RVT -       g5550/Y        
      0     168  (port)      -       cout           
#---------------------------------------------------



Path 4: VIOLATED (-126 ps) Path Delay Check
     Startpoint: (R) a[1]
       Endpoint: (F) sum[1]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-     126            
           Slack:=    -126            

Exceptions/Constraints:
  max_delay              0              del_1 

#--------------------------------------------------
# Delay Arrival    Cell     Flags   Timing Point   
#  (ps)   (ps)                                     
#--------------------------------------------------
      0       0  (arrival)  -       a[1]           
    126     126  FADDX1_RVT -       g5522__5566/S  
      0     126  (port)     -       sum[1]         
#--------------------------------------------------



Path 5: VIOLATED (-97 ps) Path Delay Check
     Startpoint: (F) b[0]
       Endpoint: (R) sum[0]

                   Capture    Launch  
      Path Delay:+       0         -  
      Drv Adjust:+       0         0  
         Arrival:=       0            
                                      
   Required Time:=       0            
       Data Path:-      97            
           Slack:=     -97            

Exceptions/Constraints:
  max_delay              0              del_1 

#---------------------------------------------------
# Delay Arrival    Cell      Flags   Timing Point   
#  (ps)   (ps)                                      
#---------------------------------------------------
      0       0  (arrival)   -       b[0]           
     11      11  INVX2_RVT   -       fopt5554/Y     
     42      53  NAND3X0_RVT -       g5553/Y        
     45      97  NAND4X0_RVT -       g1451/Y        
      0      97  (port)      -       sum[0]         
#---------------------------------------------------

