#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 10 17:07:53 2021
# Process ID: 12768
# Current directory: C:/lab4/vivado_pwm_axi_timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27260 C:\lab4\vivado_pwm_axi_timer\zynq_interrupts.xpr
# Log file: C:/lab4/vivado_pwm_axi_timer/vivado.log
# Journal file: C:/lab4/vivado_pwm_axi_timer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/lab4/vivado_pwm_axi_timer/zynq_interrupts.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/lab4/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
