Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Nov 18 20:34 2024
time=         0 ************** Driver Is Initializing Input Signals *****************
time=         0 ************** Loading Arguments *****************
time=         0 Starting Wave Capture
VCD+ Writer M-2017.03_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
Simulation run with default random seed=12345
Simulation will timout after 50000000 cycles
Simulation will use test file /afs/ir.stanford.edu/class/ee271/project/vect/vec_271_02_sv_short.dat
Seed=      12345 
time=     15000 ************** Driver Is Initializing Test from File *****************
Setting screen params: w=800 h=600 msaa=16
time=     30000 ************** Initializing FB and ZB *****************
time=     30010 ************** Finished Init FB and ZB *****************
time=     45000 ************** Runnning Test *****************
time=     45000 ************** Driver Is Runnning Test -->/afs/ir.stanford.edu/class/ee271/project/vect/vec_271_02_sv_short.dat<-- *****************
time=     49000 	         0 samples processed,          0 of them hit
time=     50000 	         0 samples processed,          0 of them hit
time=     51000 	         0 samples processed,          0 of them hit
time=     52000 	         0 samples processed,          0 of them hit
time=     53000 	         0 samples processed,          0 of them hit
time=     54000 	         0 samples processed,          0 of them hit
time=     55000 	         0 samples processed,          0 of them hit
time= 103882000 	    100000 samples processed,      16722 of them hit
time= 206810000 	    200000 samples processed,      23770 of them hit
time= 296688000 ************** Driver Is Done *****************
time= 296703010 ************** Writing Final Image to File *****************
time= 296703030 ************** Finished Final Image to File *****************
time= 296703040 ********************FINISH***********************
Cycles:      296655 triangle:       10001 sampleTests:      286648 sampleHits:       27093 

JJ: triangle / cycle : 0.033713 
JJ: cycle / triangle : 29.662534 
$finish called from file "verif/testbench.sv", line 306.
$finish at simulation time            296703040
           V C S   S i m u l a t i o n   R e p o r t 
Time: 296703040 ns
CPU Time:     38.750 seconds;       Data structure size:   0.2Mb
Mon Nov 18 20:34:58 2024
