$comment
	File created using the following command:
		vcd file FreeRunner_DualNAND.msim.vcd -direction
$end
$date
	Fri May 16 19:11:58 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module dualnand_vlg_vec_tst $end
$var reg 1 ! BUT $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$var wire 1 $ CED $end
$var wire 1 % CES $end
$var wire 1 & DBG $end
$var wire 1 ' SMC $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . CLK~combout $end
$var wire 1 / RST~combout $end
$var wire 1 0 BUT~combout $end
$var wire 1 1 pre_sw~regout $end
$var wire 1 2 process_1~0 $end
$var wire 1 3 Add2~0_combout $end
$var wire 1 4 Equal2~0_combout $end
$var wire 1 5 Equal2~1_combout $end
$var wire 1 6 counter[0]~1_combout $end
$var wire 1 7 counter[2]~0_combout $end
$var wire 1 8 Add0~0_combout $end
$var wire 1 9 Equal1~0_combout $end
$var wire 1 : switch~regout $end
$var wire 1 ; m_CES~regout $end
$var wire 1 < m_CED~regout $end
$var wire 1 = counter_smc~regout $end
$var wire 1 > SMC~en_regout $end
$var wire 1 ? counter_dbg [3] $end
$var wire 1 @ counter_dbg [2] $end
$var wire 1 A counter_dbg [1] $end
$var wire 1 B counter_dbg [0] $end
$var wire 1 C counter [2] $end
$var wire 1 D counter [1] $end
$var wire 1 E counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
z$
0%
0&
z'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
13
14
15
16
17
08
09
0:
0;
0<
0=
0>
0B
0A
0@
0?
0E
0D
0C
$end
#10000
1"
1.
1E
#20000
0"
0.
#30000
1"
1.
1D
0E
#40000
0"
0.
#50000
1"
1.
1E
18
#60000
0"
0.
#70000
1"
1.
1C
0D
0E
08
#80000
0"
0.
#90000
1"
1.
1E
#100000
0"
0.
#110000
1"
1.
1D
0E
#120000
0"
0.
#130000
1"
1.
1E
19
18
07
#140000
0"
0.
#150000
1"
1.
1:
0C
0D
0E
12
09
08
17
#160000
0"
0.
#170000
1"
1.
1=
1<
1;
1E
1?
1@
1A
1B
11
05
04
03
02
z%
1&
0$
07
06
#180000
0"
0.
#190000
1"
1.
1>
0=
0B
0'
#200000
0"
0.
#210000
1"
1.
0>
0A
1B
z'
#220000
1!
0"
10
0.
16
#230000
1"
1.
0E
0B
13
#240000
0"
0.
#250000
1"
1.
0@
1A
1B
03
0&
#260000
0"
0.
#270000
1"
1.
0B
#280000
0"
0.
#290000
1"
1.
0A
1B
#300000
0"
0.
#310000
1"
1.
0B
14
13
#320000
0"
0.
#330000
1"
1.
0?
1@
1A
1B
04
03
1&
#340000
0"
0.
#350000
1"
1.
0B
#360000
0"
0.
#370000
1"
1.
0A
1B
#380000
0"
0.
#390000
1"
1.
0B
13
#400000
0"
0.
#410000
1"
1.
0@
1A
1B
03
0&
#420000
0"
0.
#430000
1"
1.
0B
#440000
0"
0.
#450000
1"
1.
0A
1B
#460000
0"
0.
#470000
1"
1.
0B
15
14
13
#480000
0"
0.
#490000
1"
1.
#500000
0"
0.
#510000
1"
1.
#520000
0"
0.
#530000
1"
1.
#540000
0"
0.
#550000
1"
1.
#560000
0"
0.
#570000
1"
1.
#580000
0"
0.
#590000
1"
1.
#600000
0"
0.
#610000
1"
1.
#620000
0"
0.
#630000
1"
1.
#640000
0"
0.
#650000
1"
1.
#660000
0"
0.
#670000
1"
1.
#680000
0"
0.
#690000
1"
1.
#700000
0"
0.
#710000
1"
1.
#720000
0"
0.
#730000
1"
1.
#740000
0"
0.
#750000
1"
1.
#760000
0"
0.
#770000
1"
1.
#780000
0"
0.
#790000
1"
1.
#800000
0"
0.
#810000
1"
1.
#820000
0"
0.
#830000
1"
1.
#840000
0"
0.
#850000
1"
1.
#860000
0"
0.
#870000
1"
1.
#880000
0"
0.
#890000
1"
1.
#900000
0"
0.
#910000
1"
1.
#920000
0"
0.
#930000
1"
1.
#940000
0"
0.
#950000
1"
1.
#960000
0"
0.
#970000
1"
1.
#980000
0"
0.
#990000
1"
1.
#1000000
