{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647262876568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647262876568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 16:01:16 2022 " "Processing started: Mon Mar 14 16:01:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647262876568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647262876568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab4 -c lab4 --generate_functional_sim_netlist " "Command: quartus_map lab4 -c lab4 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647262876568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647262876756 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab4.v(34) " "Verilog HDL Event Control warning at lab4.v(34): Event Control contains a complex event expression" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 34 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1647262876787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647262876787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647262876787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Found entity 1: lab4_1" {  } { { "lab4_1.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647262876787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647262876787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_all.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_all " "Found entity 1: lab4_all" {  } { { "lab4_all.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4_all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647262876787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647262876787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1647262876802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lab4.v(30) " "Verilog HDL assignment warning at lab4.v(30): truncated value with size 32 to match size of target (20)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 lab4.v(43) " "Verilog HDL assignment warning at lab4.v(43): truncated value with size 11 to match size of target (10)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lab4.v(45) " "Verilog HDL assignment warning at lab4.v(45): truncated value with size 32 to match size of target (7)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_count lab4.v(55) " "Verilog HDL Always Construct warning at lab4.v(55): inferring latch(es) for variable \"high_count\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_count lab4.v(88) " "Verilog HDL Always Construct warning at lab4.v(88): inferring latch(es) for variable \"low_count\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "high_count lab4.v(120) " "Verilog HDL Event Control warning at lab4.v(120): posedge or negedge of vector \"high_count\" depends solely on its least-significant bit" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "low_count lab4.v(120) " "Verilog HDL Event Control warning at lab4.v(120): posedge or negedge of vector \"low_count\" depends solely on its least-significant bit" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4.v(121) " "Verilog HDL Case Statement warning at lab4.v(121): incomplete case statement has no default case item" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4.v(133) " "Verilog HDL Case Statement warning at lab4.v(133): incomplete case statement has no default case item" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 133 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 lab4.v(120) " "Verilog HDL Always Construct warning at lab4.v(120): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab4.v(120) " "Verilog HDL Always Construct warning at lab4.v(120): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab4.v(120) " "Inferred latch for \"HEX0\[0\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab4.v(120) " "Inferred latch for \"HEX0\[1\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab4.v(120) " "Inferred latch for \"HEX0\[2\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab4.v(120) " "Inferred latch for \"HEX0\[3\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab4.v(120) " "Inferred latch for \"HEX0\[4\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab4.v(120) " "Inferred latch for \"HEX0\[5\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab4.v(120) " "Inferred latch for \"HEX0\[6\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] lab4.v(120) " "Inferred latch for \"HEX1\[0\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] lab4.v(120) " "Inferred latch for \"HEX1\[1\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] lab4.v(120) " "Inferred latch for \"HEX1\[2\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876802 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] lab4.v(120) " "Inferred latch for \"HEX1\[3\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] lab4.v(120) " "Inferred latch for \"HEX1\[4\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] lab4.v(120) " "Inferred latch for \"HEX1\[5\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] lab4.v(120) " "Inferred latch for \"HEX1\[6\]\" at lab4.v(120)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[0\] lab4.v(88) " "Inferred latch for \"low_count\[0\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[1\] lab4.v(88) " "Inferred latch for \"low_count\[1\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[2\] lab4.v(88) " "Inferred latch for \"low_count\[2\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[3\] lab4.v(88) " "Inferred latch for \"low_count\[3\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[4\] lab4.v(88) " "Inferred latch for \"low_count\[4\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[5\] lab4.v(88) " "Inferred latch for \"low_count\[5\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_count\[6\] lab4.v(88) " "Inferred latch for \"low_count\[6\]\" at lab4.v(88)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[0\] lab4.v(55) " "Inferred latch for \"high_count\[0\]\" at lab4.v(55)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[1\] lab4.v(55) " "Inferred latch for \"high_count\[1\]\" at lab4.v(55)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[2\] lab4.v(55) " "Inferred latch for \"high_count\[2\]\" at lab4.v(55)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_count\[3\] lab4.v(55) " "Inferred latch for \"high_count\[3\]\" at lab4.v(55)" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1647262876818 "|lab4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "lab4.v" "Mux0" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "lab4.v" "Mux1" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "lab4.v" "Mux2" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "lab4.v" "Mux3" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "lab4.v" "Mux4" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "lab4.v" "Mux5" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "lab4.v" "Mux6" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "lab4.v" "Mux7" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876865 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1647262876865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876881 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647262876927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647262876927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876943 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux4 " "Elaborated megafunction instantiation \"lpm_mux:Mux4\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux4 " "Instantiated megafunction \"lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux5 " "Elaborated megafunction instantiation \"lpm_mux:Mux5\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux5 " "Instantiated megafunction \"lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876959 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux6 " "Elaborated megafunction instantiation \"lpm_mux:Mux6\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux6 " "Instantiated megafunction \"lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux7 " "Elaborated megafunction instantiation \"lpm_mux:Mux7\"" {  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux7 " "Instantiated megafunction \"lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1647262876974 ""}  } { { "lab4.v" "" { Text "C:/Users/8200464/Desktop/labs_FPGA/Lab4_FPGA/lab4.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1647262876974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647262877006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 16:01:17 2022 " "Processing ended: Mon Mar 14 16:01:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647262877006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647262877006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647262877006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647262877006 ""}
