#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 27 11:43:07 2022
# Process ID: 1708
# Current directory: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1308 C:\Abdullah Data\Technical indicators\RSI\RSI without Pipelined Divider\RSI without Pipelining\RSI without Pipelining.xpr
# Log file: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/vivado.log
# Journal file: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 788.477 ; gain = 60.223
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 17 elements ; formal d expects 12 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 794.309 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 12 elements ; formal y expects 17 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_top.vhd:69]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 12 elements ; formal y expects 17 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 12 elements ; formal y expects 17 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 12 elements ; formal y expects 17 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 17 elements ; formal d expects 12 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 826.695 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 17 elements ; formal d expects 12 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divider
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 17 elements ; formal d expects 12 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 830.465 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 12 elements ; formal y expects 17 [C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim/RSI_Stock_data.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/div_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_block
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/Top_Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bbc21ee4dcec40d3a4e5e867a72eb108 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=8)\]
Compiling architecture arch of entity xil_defaultlib.RAM [\RAM(addr_width=8,data_width=20)...]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=20)\]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=40)\]
Compiling architecture behavioral of entity xil_defaultlib.ROM_L [rom_l_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture arch of entity xil_defaultlib.div_cntrl [div_cntrl_default]
Compiling architecture up of entity xil_defaultlib.countern [\countern(n=17)\]
Compiling architecture right_shift of entity xil_defaultlib.shift_reg [shift_reg_default_uniq_0]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=17)\]
Compiling architecture left_shift of entity xil_defaultlib.shift_reg [shift_reg_default_uniq_1]
Compiling architecture rtl of entity xil_defaultlib.divider [divider_default]
Compiling architecture rtl of entity xil_defaultlib.div_top [div_top_default]
Compiling architecture arch of entity xil_defaultlib.reg [\reg(n=12)\]
Compiling architecture rtl of entity xil_defaultlib.div_block [div_block_default]
Compiling architecture behavioral of entity xil_defaultlib.RSI_ROM [rsi_rom_default]
Compiling architecture arch of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture arch of entity xil_defaultlib.controller [controller_default]
Compiling architecture arch of entity xil_defaultlib.top [top_default]
Compiling architecture bench of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Abdullah -notrace
couldn't read file "C:/Abdullah": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 27 11:58:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 830.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 846.680 ; gain = 16.215
open_wave_config {C:/Abdullah Data/Technical indicators/RSI/Module/RSI_M/top_tb_behav1.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 5 us
run 5 us
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
run 5 us
run 5 us
run 5 us
launch_runs impl_1 -jobs 2
[Tue Sep 27 11:59:36 2022] Launched synth_1...
Run output will be captured here: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.runs/synth_1/runme.log
[Tue Sep 27 11:59:36 2022] Launched impl_1...
Run output will be captured here: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.runs/impl_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 us
run 24 us
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12264 ns  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12322400 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12380800 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12439200 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Error: File RSI_Stock_data.txt is already at the end of file, nothing to read
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 12497600 ps  Iteration: 0  Process: /top_tb/stimulus  File: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/top_tb.vhd
run 24 us
save_wave_config {C:/Abdullah Data/Technical indicators/RSI/Module/RSI_M/top_tb_behav1.wcfg}
open_run impl_1
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1216.852 ; gain = 1.656
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1216.852 ; gain = 1.656
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1313.523 ; gain = 406.402
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
file mkdir {C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.srcs/constrs_1/new}
close [ open {C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.srcs/constrs_1/new/clk.xdc} w ]
add_files -fileset constrs_1 {{C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.srcs/constrs_1/new/clk.xdc}}
set_property target_constrs_file {C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.srcs/constrs_1/new/clk.xdc} [current_fileset -constrset]
save_constraints -force
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 27 13:16:01 2022...
