Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Mar 27 16:13:16 2020
| Host         : rv running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file E300ArtyDevKitFPGAChip_timing_summary_routed.rpt -pb E300ArtyDevKitFPGAChip_timing_summary_routed.pb -rpx E300ArtyDevKitFPGAChip_timing_summary_routed.rpx -warn_on_violation
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1013 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 7993 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.433        0.000                      0                19897        0.016        0.000                      0                19897        3.000        0.000                       0                  8307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.613}       119.226         8.387           
  clk_out3_mmcm    {0.000 15.484}       30.968          32.292          
  clkfbout_mmcm    {0.000 15.000}       30.000          33.333          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.613}       119.226         8.387           
  clk_out3_mmcm_1  {0.000 15.484}       30.968          32.292          
  clkfbout_mmcm_1  {0.000 15.000}       30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        116.246        0.000                      0                   55        0.224        0.000                      0                   55       58.633        0.000                       0                    45  
  clk_out3_mmcm         11.433        0.000                      0                18940        0.177        0.000                      0                18940       14.234        0.000                       0                  7950  
  clkfbout_mmcm                                                                                                                                                     27.845        0.000                       0                     3  
JTCK                    42.444        0.000                      0                  641        0.124        0.000                      0                  641       49.020        0.000                       0                   308  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      116.260        0.000                      0                   55        0.224        0.000                      0                   55       58.633        0.000                       0                    45  
  clk_out3_mmcm_1       11.442        0.000                      0                18940        0.177        0.000                      0                18940       14.234        0.000                       0                  7950  
  clkfbout_mmcm_1                                                                                                                                                   27.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.246        0.000                      0                   55        0.018        0.000                      0                   55  
clk_out3_mmcm_1  clk_out3_mmcm         11.433        0.000                      0                18940        0.016        0.000                      0                18940  
clk_out1_mmcm    clk_out1_mmcm_1      116.246        0.000                      0                   55        0.018        0.000                      0                   55  
clk_out3_mmcm    clk_out3_mmcm_1       11.433        0.000                      0                18940        0.016        0.000                      0                18940  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    96.510        0.000                      0                   39        0.765        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           14.993        0.000                      0                  222        2.041        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           14.993        0.000                      0                  222        1.880        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         14.993        0.000                      0                  222        1.880        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         15.002        0.000                      0                  222        2.041        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.246ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.752ns (63.336%)  route 1.014ns (36.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 117.780 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y53         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.784 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.014     1.798    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.922 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.922    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.506   117.780    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.564   118.344    
                         clock uncertainty           -0.206   118.138    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.031   118.169    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.169    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                116.246    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.816ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.704ns (31.537%)  route 1.528ns (68.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.333    slow_clock_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029   118.149    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.149    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                116.816    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.632%)  route 1.522ns (68.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.587     1.202    value[7]_i_3_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.326 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.326    _T_105[6]
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.031   118.151    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.151    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.836ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.730ns (32.325%)  route 1.528ns (67.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.150     1.359 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.359    _T_105[7]
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.075   118.195    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.195    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                116.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.272    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.227 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.250    -0.543    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.092    -0.451    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.017    -0.539    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.310    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.557    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.017    -0.540    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/p_3_out[1]
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.017    -0.539    ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.121    -0.462    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.210ns (57.204%)  route 0.157ns (42.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.046    -0.216 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.107    -0.463    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.173    -0.244    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.238    -0.557    
    SLICE_X58Y55         FDSE (Hold_fdse_C_D)         0.107    -0.450    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.494%)  route 0.148ns (41.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.092    -0.478    ip_reset_sys/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.565    -0.582    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  value_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.256    value_reg__0__4[1]
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.043    -0.213 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    _T_105[4]
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.834    -0.821    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.107    -0.475    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.091    -0.479    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.613 }
Period(ns):         119.226
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.226     117.071    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.226     117.977    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.226     94.134     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X57Y55     ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X57Y55     ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 2.386ns (12.494%)  route 16.711ns (87.506%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.219    13.984    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_104__0/O
                         net (fo=1, routed)           1.536    15.643    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.767 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0/O
                         net (fo=1, routed)           1.191    16.958    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.082 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_5__3/O
                         net (fo=1, routed)           1.090    18.172    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/DIC1
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/WCLK
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.161    29.855    
    SLICE_X12Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.606    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.468ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.110ns  (logic 2.386ns (12.485%)  route 16.724ns (87.515%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.436 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.106    13.872    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_56/O
                         net (fo=1, routed)           1.616    15.612    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_24__0/O
                         net (fo=1, routed)           0.980    16.716    E300ArtyDevKitPlatform/sys/pbus/out_xbar/ctrl_dla_sckcs_reg[4]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.124    16.840 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_18_23_i_4__3/O
                         net (fo=1, routed)           1.345    18.185    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/DIB0
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.420    29.436    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/WCLK
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/CLK
                         clock pessimism              0.564    30.000    
                         clock uncertainty           -0.161    29.839    
    SLICE_X14Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    29.654    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         29.654    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 11.468    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.386ns (13.013%)  route 15.950ns (86.987%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          1.659    13.424    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.548 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_12_17_i_51/O
                         net (fo=1, routed)           1.915    15.463    E300ArtyDevKitPlatform/sys/pbus/out_xbar/xorReg_reg[17]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    15.587 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23/O
                         net (fo=1, routed)           0.932    16.520    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.124    16.644 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_5__3/O
                         net (fo=1, routed)           0.767    17.411    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/DIC1
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/WCLK
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.161    29.855    
    SLICE_X14Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.606    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -17.411    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.262ns (12.308%)  route 16.116ns (87.692%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.439 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.669    14.434    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124    14.558 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_13__0/O
                         net (fo=1, routed)           1.869    16.427    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/xorReg_reg[24]
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.551 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_2__3/O
                         net (fo=1, routed)           0.902    17.453    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/DIA0
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.423    29.439    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/WCLK
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/CLK
                         clock pessimism              0.578    30.017    
                         clock uncertainty           -0.161    29.856    
    SLICE_X14Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    29.695    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         29.695    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.512    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.512    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.301ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 2.254ns (12.431%)  route 15.878ns (87.569%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.515 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.449    13.414    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.116    13.530 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/fallIeReg[31]_i_1/O
                         net (fo=32, routed)          3.678    17.207    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_6[0]
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.499    29.515    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/C
                         clock pessimism              0.564    30.079    
                         clock uncertainty           -0.161    29.918    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.409    29.509    E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 12.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.184%)  route 0.151ns (44.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.260    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.045    -0.215 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.274    -0.513    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121    -0.392    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.561    -0.586    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X49Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/Q
                         net (fo=1, routed)           0.097    -0.348    E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_i_1/O
                         net (fo=1, routed)           0.000    -0.303    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_398
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.831    -0.824    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/C
                         clock pessimism              0.251    -0.573    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.482    E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.597    -0.550    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X1Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.312    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[10]
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1_n_0
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.091    -0.446    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.548    -0.599    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y76         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/Q
                         net (fo=1, routed)           0.150    -0.308    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[10]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120    -0.445    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.643    -0.504    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X13Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.231    E300ArtyDevKitPlatform/sys/plic/Q[0]
    SLICE_X14Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  E300ArtyDevKitPlatform/sys/plic/Queue_io_enq_bits_read/O
                         net (fo=1, routed)           0.000    -0.186    E300ArtyDevKitPlatform/sys/plic/Queue/Queue_io_enq_bits_read__0
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.917    -0.738    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.120    -0.368    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/Q
                         net (fo=1, routed)           0.140    -0.316    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[14]
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.046    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.131    -0.453    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.582    -0.565    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X1Y70          FDRE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.294    E300ArtyDevKitPlatform/sys/uart_0_1_n_45
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]_0
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.850    -0.805    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/C
                         clock pessimism              0.253    -0.552    
    SLICE_X2Y71          FDSE (Hold_fdse_C_D)         0.120    -0.432    E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.547    -0.600    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X47Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.321    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[7]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.049    -0.272 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.814    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.131    -0.456    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.552    -0.595    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/Q
                         net (fo=1, routed)           0.082    -0.349    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_4_xcpt_ae_inst
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_3_xcpt_ae_inst_i_1/O
                         net (fo=1, routed)           0.000    -0.304    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg_0
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.820    -0.835    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.092    -0.490    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/Q
                         net (fo=1, routed)           0.082    -0.352    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[24]
    SLICE_X43Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.307 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1_n_0
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.092    -0.493    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.484 }
Period(ns):         30.968
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X2Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y15     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB18_X1Y32     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.968      28.024     RAMB18_X1Y32     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X2Y16     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X2Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y15     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.968      182.392    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y87     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y87     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X34Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode_reg_0_1_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X34Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode_reg_0_1_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.444ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.439ns  (logic 1.079ns (14.505%)  route 6.360ns (85.495%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          1.773    61.376    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X16Y124        LUT6 (Prop_lut6_I0_O)        0.124    61.500 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_27_i_2/O
                         net (fo=1, routed)           1.185    62.685    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_27_i_2_n_0
    SLICE_X18Y124        LUT6 (Prop_lut6_I3_O)        0.124    62.809 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_27_i_1/O
                         net (fo=1, routed)           0.000    62.809    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/sync_0_reg[26]
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.594   104.990    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg/C
                         clock pessimism              0.268   105.258    
                         clock uncertainty           -0.035   105.222    
    SLICE_X18Y124        FDRE (Setup_fdre_C_D)        0.031   105.253    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg
  -------------------------------------------------------------------
                         required time                        105.253    
                         arrival time                         -62.809    
  -------------------------------------------------------------------
                         slack                                 42.444    

Slack (MET) :             42.956ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_24_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.928ns  (logic 1.079ns (15.573%)  route 5.849ns (84.427%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 104.992 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          1.789    61.392    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.124    61.516 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_24_i_2/O
                         net (fo=1, routed)           0.659    62.175    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_24_i_2_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I3_O)        0.124    62.299 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_24_i_1/O
                         net (fo=1, routed)           0.000    62.299    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/sync_0_reg[23]
    SLICE_X16Y123        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_24_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.596   104.992    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X16Y123        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_24_reg/C
                         clock pessimism              0.268   105.260    
                         clock uncertainty           -0.035   105.224    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.031   105.255    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_24_reg
  -------------------------------------------------------------------
                         required time                        105.255    
                         arrival time                         -62.299    
  -------------------------------------------------------------------
                         slack                                 42.956    

Slack (MET) :             43.058ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_32_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.828ns  (logic 1.079ns (15.803%)  route 5.749ns (84.197%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 104.992 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          1.702    61.306    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.124    61.430 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_32_i_2/O
                         net (fo=1, routed)           0.644    62.074    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_32_i_2_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I3_O)        0.124    62.198 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_32_i_1/O
                         net (fo=1, routed)           0.000    62.198    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/sync_0_reg[31]
    SLICE_X16Y123        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_32_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.596   104.992    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X16Y123        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_32_reg/C
                         clock pessimism              0.268   105.260    
                         clock uncertainty           -0.035   105.224    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.032   105.256    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_32_reg
  -------------------------------------------------------------------
                         required time                        105.256    
                         arrival time                         -62.198    
  -------------------------------------------------------------------
                         slack                                 43.058    

Slack (MET) :             43.076ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.805ns  (logic 1.079ns (15.856%)  route 5.726ns (84.144%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          1.534    61.137    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X17Y124        LUT6 (Prop_lut6_I0_O)        0.124    61.261 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_26_i_2/O
                         net (fo=1, routed)           0.790    62.052    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_26_i_2_n_0
    SLICE_X18Y124        LUT6 (Prop_lut6_I3_O)        0.124    62.176 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_26_i_1/O
                         net (fo=1, routed)           0.000    62.176    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/sync_0_reg[25]
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.594   104.990    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg/C
                         clock pessimism              0.268   105.258    
                         clock uncertainty           -0.035   105.222    
    SLICE_X18Y124        FDRE (Setup_fdre_C_D)        0.029   105.251    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_26_reg
  -------------------------------------------------------------------
                         required time                        105.251    
                         arrival time                         -62.176    
  -------------------------------------------------------------------
                         slack                                 43.076    

Slack (MET) :             43.417ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_25_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.468ns  (logic 1.079ns (16.683%)  route 5.389ns (83.317%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 104.992 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          1.384    60.988    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I0_O)        0.124    61.112 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_25_i_2/O
                         net (fo=1, routed)           0.602    61.714    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_25_i_2_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I3_O)        0.124    61.838 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_25_i_1/O
                         net (fo=1, routed)           0.000    61.838    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/sync_0_reg[24]
    SLICE_X16Y123        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.596   104.992    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X16Y123        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_25_reg/C
                         clock pessimism              0.268   105.260    
                         clock uncertainty           -0.035   105.224    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.031   105.255    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_25_reg
  -------------------------------------------------------------------
                         required time                        105.255    
                         arrival time                         -61.838    
  -------------------------------------------------------------------
                         slack                                 43.417    

Slack (MET) :             43.429ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.455ns  (logic 0.955ns (14.795%)  route 5.500ns (85.205%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          2.098    61.702    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X18Y124        LUT6 (Prop_lut6_I0_O)        0.124    61.826 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_31_i_1__0/O
                         net (fo=1, routed)           0.000    61.826    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_32_reg_0
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.594   104.990    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg/C
                         clock pessimism              0.268   105.258    
                         clock uncertainty           -0.035   105.222    
    SLICE_X18Y124        FDRE (Setup_fdre_C_D)        0.032   105.254    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_31_reg
  -------------------------------------------------------------------
                         required time                        105.254    
                         arrival time                         -61.826    
  -------------------------------------------------------------------
                         slack                                 43.429    

Slack (MET) :             43.430ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_29_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.453ns  (logic 0.955ns (14.799%)  route 5.498ns (85.201%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.675    57.943    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT5 (Prop_lut5_I0_O)        0.124    58.067 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_0_i_6/O
                         net (fo=51, routed)          1.413    59.480    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stickyNonzeroRespReg_reg_0
    SLICE_X12Y121        LUT6 (Prop_lut6_I0_O)        0.124    59.604 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2/O
                         net (fo=54, routed)          2.096    61.700    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_34_i_2_n_0
    SLICE_X19Y124        LUT6 (Prop_lut6_I0_O)        0.124    61.824 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_29_i_1/O
                         net (fo=1, routed)           0.000    61.824    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_30_reg_0
    SLICE_X19Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_29_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.594   104.990    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X19Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_29_reg/C
                         clock pessimism              0.268   105.258    
                         clock uncertainty           -0.035   105.222    
    SLICE_X19Y124        FDRE (Setup_fdre_C_D)        0.031   105.253    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_29_reg
  -------------------------------------------------------------------
                         required time                        105.253    
                         arrival time                         -61.824    
  -------------------------------------------------------------------
                         slack                                 43.430    

Slack (MET) :             43.459ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.970ns  (logic 0.831ns (13.920%)  route 5.139ns (86.080%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 104.996 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.957    58.225    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT6 (Prop_lut6_I4_O)        0.124    58.349 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.044    59.393    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    59.517 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.823    61.340    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_43
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.600   104.996    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/C
                         clock pessimism              0.268   105.264    
                         clock uncertainty           -0.035   105.228    
    SLICE_X29Y117        FDRE (Setup_fdre_C_R)       -0.429   104.799    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -61.340    
  -------------------------------------------------------------------
                         slack                                 43.459    

Slack (MET) :             43.459ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.970ns  (logic 0.831ns (13.920%)  route 5.139ns (86.080%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 104.996 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.957    58.225    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT6 (Prop_lut6_I4_O)        0.124    58.349 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.044    59.393    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    59.517 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.823    61.340    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_43
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.600   104.996    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
                         clock pessimism              0.268   105.264    
                         clock uncertainty           -0.035   105.228    
    SLICE_X29Y117        FDRE (Setup_fdre_C_R)       -0.429   104.799    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -61.340    
  -------------------------------------------------------------------
                         slack                                 43.459    

Slack (MET) :             43.459ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        5.970ns  (logic 0.831ns (13.920%)  route 5.139ns (86.080%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 104.996 - 100.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 55.371 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    D15                                               0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508    51.508 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972    53.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.575 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.795    55.371    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X3Y119         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.459    55.830 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/Q
                         net (fo=6, routed)           1.314    57.144    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[2]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.124    57.268 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_0_i_3/O
                         net (fo=4, routed)           0.957    58.225    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/irReg_reg[2]
    SLICE_X7Y121         LUT6 (Prop_lut6_I4_O)        0.124    58.349 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.044    59.393    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    59.517 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.823    61.340    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_43
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.600   104.996    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
                         clock pessimism              0.268   105.264    
                         clock uncertainty           -0.035   105.228    
    SLICE_X29Y117        FDRE (Setup_fdre_C_R)       -0.429   104.799    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -61.340    
  -------------------------------------------------------------------
                         slack                                 43.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_29_reg/C
                            (rising edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.668     1.603    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X3Y116         FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDSE (Prop_fdse_C_Q)         0.141     1.744 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_29_reg/Q
                         net (fo=1, routed)           0.113     1.857    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_29_reg_n_0
    SLICE_X2Y116         SRL16E                                       r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.941     2.122    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X2Y116         SRL16E                                       r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
                         clock pessimism             -0.506     1.616    
    SLICE_X2Y116         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.733    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_25_reg_r/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg_r/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.667     1.602    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X1Y117         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_25_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_25_reg_r/Q
                         net (fo=1, routed)           0.113     1.856    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_25_reg_r_n_0
    SLICE_X0Y117         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.940     2.121    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X0Y117         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg_r/C
                         clock pessimism             -0.506     1.615    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.072     1.687    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_24_reg_r
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_19_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X17Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_19_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_19_reg/Q
                         net (fo=2, routed)           0.112     1.824    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[17]
    SLICE_X19Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X19Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]/C
                         clock pessimism             -0.503     1.584    
    SLICE_X19Y120        FDRE (Hold_fdre_C_D)         0.070     1.654    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_21_reg_r/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_20_reg_r/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.667     1.602    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X0Y117         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_21_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_21_reg_r/Q
                         net (fo=1, routed)           0.116     1.859    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_21_reg_r_n_0
    SLICE_X1Y116         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_20_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.941     2.122    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/IBUFG_O
    SLICE_X1Y116         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_20_reg_r/C
                         clock pessimism             -0.505     1.617    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.070     1.687    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_20_reg_r
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.632     1.567    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X24Y121        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y121        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg/Q
                         net (fo=2, routed)           0.138     1.846    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[2]
    SLICE_X22Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X22Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]/C
                         clock pessimism             -0.484     1.603    
    SLICE_X22Y120        FDRE (Hold_fdre_C_D)         0.070     1.673    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_11_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.634     1.569    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X29Y118        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_11_reg/Q
                         net (fo=2, routed)           0.124     1.835    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[9]
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.907     2.088    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/C
                         clock pessimism             -0.504     1.584    
    SLICE_X29Y117        FDRE (Hold_fdre_C_D)         0.076     1.660    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X29Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/Q
                         net (fo=1, routed)           0.116     1.828    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[12]
    SLICE_X28Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.907     2.088    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X28Y117        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]/C
                         clock pessimism             -0.505     1.583    
    SLICE_X28Y117        FDRE (Hold_fdre_C_D)         0.070     1.653    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.308%)  route 0.114ns (44.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.631     1.566    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X18Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y124        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_27_reg/Q
                         net (fo=2, routed)           0.114     1.821    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_io_update_bits_data[25]
    SLICE_X17Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.901     2.082    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X17Y124        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X17Y124        FDRE (Hold_fdre_C_D)         0.066     1.645    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_20_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.952%)  route 0.096ns (34.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X18Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[19]/Q
                         net (fo=1, routed)           0.096     1.807    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/dmiXbar_auto_out_0_d_bits_data[18]
    SLICE_X17Y120        LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_20_i_1/O
                         net (fo=1, routed)           0.000     1.852    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/sync_0_reg[19]
    SLICE_X17Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_20_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X17Y120        FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_20_reg/C
                         clock pessimism             -0.503     1.584    
    SLICE_X17Y120        FDRE (Hold_fdre_C_D)         0.092     1.676    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_20_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_12_reg/C
                            (rising edge-triggered cell FDSE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_11_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.662     1.597    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X5Y121         FDSE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDSE (Prop_fdse_C_Q)         0.141     1.738 r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_12_reg/Q
                         net (fo=1, routed)           0.097     1.835    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_12
    SLICE_X4Y121         LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_11_i_1/O
                         net (fo=1, routed)           0.000     1.880    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_12_reg_0
    SLICE_X4Y121         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.934     2.115    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X4Y121         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_11_reg/C
                         clock pessimism             -0.505     1.610    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.091     1.701    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_11_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X16Y125   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X18Y126   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X16Y125   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X18Y126   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X17Y125   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X17Y125   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X15Y126   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X17Y125   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X15Y126   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X10Y117   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y120    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y120    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y116    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X10Y117   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y116    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X20Y122   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[24]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X21Y122   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[27]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y117    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_21_reg_r/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X0Y117    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_22_reg_r/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X10Y117   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y120    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y120    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_18_reg_srl14___E300ArtyDevKitPlatform_sys_dtm_dtmInfoChain_regs_18_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y116    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X10Y117   E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync/source_valid/sync_2/reg_0/q_reg_srl2_E300ArtyDevKitPlatform_sys_debug_1_dmOuter_asource_AsyncQueueSink_AsyncValidSync_source_valid_sync_2_reg_0_q_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         50.000      49.020     SLICE_X2Y116    E300ArtyDevKitPlatform/sys/dtm/idcodeChain/regs_14_reg_srl15___E300ArtyDevKitPlatform_sys_dtm_idcodeChain_regs_14_reg_r/CLK
High Pulse Width  Fast    FDSE/C      n/a            0.500         50.000      49.500     SLICE_X3Y119    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X3Y119    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X3Y119    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         50.000      49.500     SLICE_X3Y119    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.260ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.752ns (63.336%)  route 1.014ns (36.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 117.780 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y53         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.784 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.014     1.798    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.922 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.922    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.506   117.780    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.564   118.344    
                         clock uncertainty           -0.192   118.152    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.031   118.183    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.183    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                116.260    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.192   118.086    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.562    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.562    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.192   118.086    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.562    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.562    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.192   118.086    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.562    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.562    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.192   118.086    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.562    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.562    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.192   118.086    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.562    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.562    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.192   118.086    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.562    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.562    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.830ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.704ns (31.537%)  route 1.528ns (68.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.333    slow_clock_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.192   118.134    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029   118.163    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.163    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                116.830    

Slack (MET) :             116.839ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.632%)  route 1.522ns (68.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.587     1.202    value[7]_i_3_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.326 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.326    _T_105[6]
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.192   118.134    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.031   118.165    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.165    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                116.839    

Slack (MET) :             116.850ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.730ns (32.325%)  route 1.528ns (67.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.378ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.150     1.359 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.359    _T_105[7]
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.192   118.134    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.075   118.209    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.209    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                116.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.272    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.227 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.250    -0.543    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.092    -0.451    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.017    -0.539    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.310    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.557    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.017    -0.540    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/p_3_out[1]
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.017    -0.539    ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.121    -0.462    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.210ns (57.204%)  route 0.157ns (42.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.046    -0.216 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.107    -0.463    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.173    -0.244    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.238    -0.557    
    SLICE_X58Y55         FDSE (Hold_fdse_C_D)         0.107    -0.450    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.494%)  route 0.148ns (41.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.092    -0.478    ip_reset_sys/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.565    -0.582    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  value_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.256    value_reg__0__4[1]
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.043    -0.213 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    _T_105[4]
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.834    -0.821    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.107    -0.475    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.091    -0.479    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.613 }
Period(ns):         119.226
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.226     117.071    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.226     117.977    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         119.226     118.226    SLICE_X61Y53     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.226     94.134     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X57Y55     ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X56Y55     ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X57Y55     ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.613      58.633     SLICE_X60Y53     ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.613      59.113     SLICE_X62Y54     ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.442ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 2.386ns (12.494%)  route 16.711ns (87.506%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.219    13.984    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_104__0/O
                         net (fo=1, routed)           1.536    15.643    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.767 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0/O
                         net (fo=1, routed)           1.191    16.958    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.082 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_5__3/O
                         net (fo=1, routed)           1.090    18.172    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/DIC1
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/WCLK
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.152    29.863    
    SLICE_X12Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.614    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.614    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 11.442    

Slack (MET) :             11.477ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.110ns  (logic 2.386ns (12.485%)  route 16.724ns (87.515%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.436 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.106    13.872    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_56/O
                         net (fo=1, routed)           1.616    15.612    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_24__0/O
                         net (fo=1, routed)           0.980    16.716    E300ArtyDevKitPlatform/sys/pbus/out_xbar/ctrl_dla_sckcs_reg[4]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.124    16.840 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_18_23_i_4__3/O
                         net (fo=1, routed)           1.345    18.185    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/DIB0
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.420    29.436    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/WCLK
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/CLK
                         clock pessimism              0.564    30.000    
                         clock uncertainty           -0.152    29.847    
    SLICE_X14Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    29.662    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         29.662    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 11.477    

Slack (MET) :             12.204ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.386ns (13.013%)  route 15.950ns (86.987%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          1.659    13.424    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.548 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_12_17_i_51/O
                         net (fo=1, routed)           1.915    15.463    E300ArtyDevKitPlatform/sys/pbus/out_xbar/xorReg_reg[17]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    15.587 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23/O
                         net (fo=1, routed)           0.932    16.520    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.124    16.644 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_5__3/O
                         net (fo=1, routed)           0.767    17.411    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/DIC1
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/WCLK
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.152    29.863    
    SLICE_X14Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.614    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.614    
                         arrival time                         -17.411    
  -------------------------------------------------------------------
                         slack                                 12.204    

Slack (MET) :             12.251ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.262ns (12.308%)  route 16.116ns (87.692%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.439 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.669    14.434    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124    14.558 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_13__0/O
                         net (fo=1, routed)           1.869    16.427    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/xorReg_reg[24]
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.551 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_2__3/O
                         net (fo=1, routed)           0.902    17.453    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/DIA0
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.423    29.439    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/WCLK
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/CLK
                         clock pessimism              0.578    30.017    
                         clock uncertainty           -0.152    29.864    
    SLICE_X14Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    29.703    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         29.703    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 12.251    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.520    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.520    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.152    29.928    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.520    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]
  -------------------------------------------------------------------
                         required time                         29.520    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.152    29.927    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.498    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                         29.498    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.152    29.927    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.498    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.498    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.152    29.927    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.498    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.498    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.310ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 2.254ns (12.431%)  route 15.878ns (87.569%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.515 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.449    13.414    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.116    13.530 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/fallIeReg[31]_i_1/O
                         net (fo=32, routed)          3.678    17.207    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_6[0]
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.499    29.515    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/C
                         clock pessimism              0.564    30.079    
                         clock uncertainty           -0.152    29.926    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.409    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.517    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 12.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.184%)  route 0.151ns (44.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.260    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.045    -0.215 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.274    -0.513    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121    -0.392    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.561    -0.586    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X49Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/Q
                         net (fo=1, routed)           0.097    -0.348    E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_i_1/O
                         net (fo=1, routed)           0.000    -0.303    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_398
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.831    -0.824    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/C
                         clock pessimism              0.251    -0.573    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.482    E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.597    -0.550    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X1Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.312    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[10]
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1_n_0
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.091    -0.446    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.548    -0.599    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y76         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/Q
                         net (fo=1, routed)           0.150    -0.308    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[10]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120    -0.445    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.643    -0.504    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X13Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.231    E300ArtyDevKitPlatform/sys/plic/Q[0]
    SLICE_X14Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  E300ArtyDevKitPlatform/sys/plic/Queue_io_enq_bits_read/O
                         net (fo=1, routed)           0.000    -0.186    E300ArtyDevKitPlatform/sys/plic/Queue/Queue_io_enq_bits_read__0
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.917    -0.738    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/C
                         clock pessimism              0.250    -0.488    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.120    -0.368    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/Q
                         net (fo=1, routed)           0.140    -0.316    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[14]
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.046    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.131    -0.453    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.582    -0.565    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X1Y70          FDRE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.294    E300ArtyDevKitPlatform/sys/uart_0_1_n_45
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]_0
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.850    -0.805    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/C
                         clock pessimism              0.253    -0.552    
    SLICE_X2Y71          FDSE (Hold_fdse_C_D)         0.120    -0.432    E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.547    -0.600    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X47Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.321    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[7]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.049    -0.272 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.814    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.131    -0.456    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.552    -0.595    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/Q
                         net (fo=1, routed)           0.082    -0.349    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_4_xcpt_ae_inst
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_3_xcpt_ae_inst_i_1/O
                         net (fo=1, routed)           0.000    -0.304    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg_0
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.820    -0.835    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.092    -0.490    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/Q
                         net (fo=1, routed)           0.082    -0.352    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[24]
    SLICE_X43Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.307 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1_n_0
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.092    -0.493    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.484 }
Period(ns):         30.968
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X2Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y15     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB18_X1Y32     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         30.968      28.024     RAMB18_X1Y32     E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X1Y14     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.968      28.024     RAMB36_X2Y16     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X2Y17     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.968      28.392     RAMB36_X1Y15     E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.968      182.392    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X2Y81      E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y87     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y87     E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.484      14.234     SLICE_X30Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_3/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X34Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode_reg_0_1_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.484      14.234     SLICE_X34Y99     E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode_reg_0_1_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         30.000      27.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.000      70.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.000      183.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.246ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.752ns (63.336%)  route 1.014ns (36.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 117.780 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y53         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.784 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.014     1.798    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.922 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.922    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.506   117.780    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.564   118.344    
                         clock uncertainty           -0.206   118.138    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.031   118.169    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.169    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                116.246    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.816ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.704ns (31.537%)  route 1.528ns (68.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.333    slow_clock_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029   118.149    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.149    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                116.816    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.632%)  route 1.522ns (68.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.587     1.202    value[7]_i_3_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.326 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.326    _T_105[6]
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.031   118.151    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.151    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.836ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm rise@119.226ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.730ns (32.325%)  route 1.528ns (67.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.150     1.359 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.359    _T_105[7]
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.075   118.195    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.195    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                116.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.272    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.227 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.206    -0.337    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.092    -0.245    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.206    -0.350    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.017    -0.333    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.310    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.557    
                         clock uncertainty            0.206    -0.351    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.017    -0.334    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/p_3_out[1]
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.206    -0.350    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.017    -0.333    ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.206    -0.377    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.121    -0.256    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.210ns (57.204%)  route 0.157ns (42.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.046    -0.216 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.206    -0.364    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.107    -0.257    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.173    -0.244    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.238    -0.557    
                         clock uncertainty            0.206    -0.351    
    SLICE_X58Y55         FDSE (Hold_fdse_C_D)         0.107    -0.244    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.494%)  route 0.148ns (41.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.206    -0.364    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.092    -0.272    ip_reset_sys/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.565    -0.582    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  value_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.256    value_reg__0__4[1]
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.043    -0.213 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    _T_105[4]
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.834    -0.821    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.206    -0.376    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.107    -0.269    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.206    -0.364    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.091    -0.273    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       11.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 2.386ns (12.494%)  route 16.711ns (87.506%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.219    13.984    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_104__0/O
                         net (fo=1, routed)           1.536    15.643    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.767 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0/O
                         net (fo=1, routed)           1.191    16.958    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.082 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_5__3/O
                         net (fo=1, routed)           1.090    18.172    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/DIC1
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/WCLK
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.161    29.855    
    SLICE_X12Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.606    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.468ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        19.110ns  (logic 2.386ns (12.485%)  route 16.724ns (87.515%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.436 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.106    13.872    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_56/O
                         net (fo=1, routed)           1.616    15.612    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_24__0/O
                         net (fo=1, routed)           0.980    16.716    E300ArtyDevKitPlatform/sys/pbus/out_xbar/ctrl_dla_sckcs_reg[4]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.124    16.840 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_18_23_i_4__3/O
                         net (fo=1, routed)           1.345    18.185    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/DIB0
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.420    29.436    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/WCLK
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/CLK
                         clock pessimism              0.564    30.000    
                         clock uncertainty           -0.161    29.839    
    SLICE_X14Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    29.654    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         29.654    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 11.468    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.386ns (13.013%)  route 15.950ns (86.987%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          1.659    13.424    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.548 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_12_17_i_51/O
                         net (fo=1, routed)           1.915    15.463    E300ArtyDevKitPlatform/sys/pbus/out_xbar/xorReg_reg[17]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    15.587 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23/O
                         net (fo=1, routed)           0.932    16.520    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.124    16.644 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_5__3/O
                         net (fo=1, routed)           0.767    17.411    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/DIC1
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/WCLK
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.161    29.855    
    SLICE_X14Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.606    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -17.411    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.262ns (12.308%)  route 16.116ns (87.692%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.439 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.669    14.434    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124    14.558 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_13__0/O
                         net (fo=1, routed)           1.869    16.427    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/xorReg_reg[24]
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.551 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_2__3/O
                         net (fo=1, routed)           0.902    17.453    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/DIA0
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.423    29.439    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/WCLK
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/CLK
                         clock pessimism              0.578    30.017    
                         clock uncertainty           -0.161    29.856    
    SLICE_X14Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    29.695    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         29.695    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.512    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.512    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.301ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 2.254ns (12.431%)  route 15.878ns (87.569%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.515 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.449    13.414    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.116    13.530 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/fallIeReg[31]_i_1/O
                         net (fo=32, routed)          3.678    17.207    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_6[0]
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.499    29.515    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/C
                         clock pessimism              0.564    30.079    
                         clock uncertainty           -0.161    29.918    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.409    29.509    E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 12.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.184%)  route 0.151ns (44.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.260    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.045    -0.215 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.274    -0.513    
                         clock uncertainty            0.161    -0.352    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121    -0.231    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.561    -0.586    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X49Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/Q
                         net (fo=1, routed)           0.097    -0.348    E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_i_1/O
                         net (fo=1, routed)           0.000    -0.303    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_398
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.831    -0.824    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.161    -0.412    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.321    E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.597    -0.550    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X1Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.312    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[10]
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1_n_0
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.161    -0.376    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.091    -0.285    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.548    -0.599    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y76         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/Q
                         net (fo=1, routed)           0.150    -0.308    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[10]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.161    -0.404    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120    -0.284    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.643    -0.504    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X13Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.231    E300ArtyDevKitPlatform/sys/plic/Q[0]
    SLICE_X14Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  E300ArtyDevKitPlatform/sys/plic/Queue_io_enq_bits_read/O
                         net (fo=1, routed)           0.000    -0.186    E300ArtyDevKitPlatform/sys/plic/Queue/Queue_io_enq_bits_read__0
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.917    -0.738    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/C
                         clock pessimism              0.250    -0.488    
                         clock uncertainty            0.161    -0.327    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.120    -0.207    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/Q
                         net (fo=1, routed)           0.140    -0.316    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[14]
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.046    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.161    -0.423    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.131    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.582    -0.565    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X1Y70          FDRE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.294    E300ArtyDevKitPlatform/sys/uart_0_1_n_45
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]_0
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.850    -0.805    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.161    -0.391    
    SLICE_X2Y71          FDSE (Hold_fdse_C_D)         0.120    -0.271    E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.547    -0.600    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X47Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.321    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[7]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.049    -0.272 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.814    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.161    -0.426    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.131    -0.295    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.552    -0.595    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/Q
                         net (fo=1, routed)           0.082    -0.349    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_4_xcpt_ae_inst
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_3_xcpt_ae_inst_i_1/O
                         net (fo=1, routed)           0.000    -0.304    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg_0
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.820    -0.835    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.161    -0.421    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.092    -0.329    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/Q
                         net (fo=1, routed)           0.082    -0.352    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[24]
    SLICE_X43Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.307 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1_n_0
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.161    -0.424    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.092    -0.332    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.246ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.752ns (63.336%)  route 1.014ns (36.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 117.780 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X60Y53         SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.784 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           1.014     1.798    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.124     1.922 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.922    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.506   117.780    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.564   118.344    
                         clock uncertainty           -0.206   118.138    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.031   118.169    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.169    
                         arrival time                          -1.922    
  -------------------------------------------------------------------
                         slack                                116.246    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.597ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.580ns (32.326%)  route 1.214ns (67.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 117.714 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.623    -0.844    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y54         FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.388 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.510     0.122    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.705     0.950    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.440   117.714    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.564   118.278    
                         clock uncertainty           -0.206   118.072    
    SLICE_X56Y55         FDRE (Setup_fdre_C_R)       -0.524   117.548    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.548    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                116.597    

Slack (MET) :             116.816ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.704ns (31.537%)  route 1.528ns (68.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.333 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.333    slow_clock_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029   118.149    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.149    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                116.816    

Slack (MET) :             116.825ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.704ns (31.632%)  route 1.522ns (68.368%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.587     1.202    value[7]_i_3_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.326 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.326    _T_105[6]
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.031   118.151    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.151    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                116.825    

Slack (MET) :             116.836ns  (required time - arrival time)
  Source:                 value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.226ns  (clk_out1_mmcm_1 rise@119.226ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.730ns (32.325%)  route 1.528ns (67.675%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 117.723 - 119.226 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.567    -0.900    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  value_reg[0]/Q
                         net (fo=7, routed)           0.934     0.491    value_reg__0__4[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124     0.615 r  value[7]_i_3/O
                         net (fo=3, routed)           0.594     1.209    value[7]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.150     1.359 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.359    _T_105[7]
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.226   119.226 r  
    E3                                                0.000   119.226 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.226    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   120.644 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.806    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204   114.602 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   116.183    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.274 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          1.448   117.723    ip_mmcm_clk_out1
    SLICE_X36Y44         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.604   118.326    
                         clock uncertainty           -0.206   118.120    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.075   118.195    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.195    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                116.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X63Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.272    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.045    -0.227 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.250    -0.543    
                         clock uncertainty            0.206    -0.337    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.092    -0.245    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y54         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.206    -0.350    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.017    -0.333    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119    -0.310    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.238    -0.557    
                         clock uncertainty            0.206    -0.351    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.017    -0.334    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.591    -0.556    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.309    ip_reset_sys/U0/EXT_LPF/p_3_out[1]
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.861    -0.793    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X62Y53         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.206    -0.350    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.017    -0.333    ip_reset_sys/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.206    -0.377    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.121    -0.256    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.210ns (57.204%)  route 0.157ns (42.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.046    -0.216 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.206    -0.364    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.107    -0.257    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.590    -0.557    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.173    -0.244    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.042    -0.202 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.202    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.860    -0.795    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X58Y55         FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.238    -0.557    
                         clock uncertainty            0.206    -0.351    
    SLICE_X58Y55         FDSE (Hold_fdse_C_D)         0.107    -0.244    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.494%)  route 0.148ns (41.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.271    ip_reset_sys/U0/SEQ/seq_cnt[0]
    SLICE_X57Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.226 r  ip_reset_sys/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.226    ip_reset_sys/U0/SEQ/pr_dec0__0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.206    -0.364    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.092    -0.272    ip_reset_sys/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.565    -0.582    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  value_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.256    value_reg__0__4[1]
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.043    -0.213 r  value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    _T_105[4]
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.834    -0.821    ip_mmcm_clk_out1
    SLICE_X36Y43         FDRE                                         r  value_reg[4]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.206    -0.376    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.107    -0.269    value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.613ns period=119.226ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.613ns period=119.226ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.407ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.564    -0.583    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X56Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.157    -0.262    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X57Y55         LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -0.822    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X57Y55         FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.252    -0.570    
                         clock uncertainty            0.206    -0.364    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.091    -0.273    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       11.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.433ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.097ns  (logic 2.386ns (12.494%)  route 16.711ns (87.506%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.219    13.984    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_104__0/O
                         net (fo=1, routed)           1.536    15.643    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[5]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.124    15.767 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0/O
                         net (fo=1, routed)           1.191    16.958    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_31__0_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.082 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_0_5_i_5__3/O
                         net (fo=1, routed)           1.090    18.172    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/DIC1
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/WCLK
    SLICE_X12Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.161    29.855    
    SLICE_X12Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.606    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 11.433    

Slack (MET) :             11.468ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        19.110ns  (logic 2.386ns (12.485%)  route 16.724ns (87.515%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.436 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.106    13.872    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    13.996 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_56/O
                         net (fo=1, routed)           1.616    15.612    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/xorReg_reg[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_spi_1/fragmenter/Repeater/_T_35_data_reg_0_1_18_23_i_24__0/O
                         net (fo=1, routed)           0.980    16.716    E300ArtyDevKitPlatform/sys/pbus/out_xbar/ctrl_dla_sckcs_reg[4]
    SLICE_X29Y59         LUT5 (Prop_lut5_I0_O)        0.124    16.840 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_18_23_i_4__3/O
                         net (fo=1, routed)           1.345    18.185    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/DIB0
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.420    29.436    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/WCLK
    SLICE_X14Y75         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB/CLK
                         clock pessimism              0.564    30.000    
                         clock uncertainty           -0.161    29.839    
    SLICE_X14Y75         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    29.654    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         29.654    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 11.468    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 2.386ns (13.013%)  route 15.950ns (86.987%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.438 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          1.659    13.424    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    13.548 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_12_17_i_51/O
                         net (fo=1, routed)           1.915    15.463    E300ArtyDevKitPlatform/sys/pbus/out_xbar/xorReg_reg[17]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    15.587 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23/O
                         net (fo=1, routed)           0.932    16.520    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_23_n_0
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.124    16.644 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_35_data_reg_0_1_12_17_i_5__3/O
                         net (fo=1, routed)           0.767    17.411    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/DIC1
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.422    29.438    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/WCLK
    SLICE_X14Y73         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.578    30.016    
                         clock uncertainty           -0.161    29.855    
    SLICE_X14Y73         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    29.606    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         29.606    
                         arrival time                         -17.411    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.242ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.378ns  (logic 2.262ns (12.308%)  route 16.116ns (87.692%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 29.439 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          1.274    10.764    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X36Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.888 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[8]_i_10/O
                         net (fo=5, routed)           0.753    11.641    E300ArtyDevKitPlatform/sys/pbus/out_xbar/statusReadReady_reg
    SLICE_X36Y69         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3854_7_i_2/O
                         net (fo=38, routed)          2.669    14.434    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_3854_7_reg
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124    14.558 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_13__0/O
                         net (fo=1, routed)           1.869    16.427    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/xorReg_reg[24]
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.551 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_qspi_0/fragmenter/Repeater/_T_35_data_reg_0_1_24_29_i_2__3/O
                         net (fo=1, routed)           0.902    17.453    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/DIA0
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.423    29.439    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/WCLK
    SLICE_X14Y72         RAMD32                                       r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA/CLK
                         clock pessimism              0.578    30.017    
                         clock uncertainty           -0.161    29.856    
    SLICE_X14Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    29.695    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         29.695    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 12.242    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.512    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.257ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.179ns  (logic 2.291ns (12.602%)  route 15.888ns (87.398%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 29.517 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.480    12.838    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.962 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2/O
                         net (fo=6, routed)           0.640    13.602    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/portReg[31]_i_2_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.153    13.755 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/dsReg[31]_i_1/O
                         net (fo=32, routed)          3.499    17.255    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_10[0]
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.501    29.517    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y86          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]/C
                         clock pessimism              0.564    30.081    
                         clock uncertainty           -0.161    29.920    
    SLICE_X1Y86          FDRE (Setup_fdre_C_CE)      -0.408    29.512    E300ArtyDevKitPlatform/sys/gpio_0_1/dsReg_reg[16]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 12.257    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.278ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.136ns  (logic 2.255ns (12.433%)  route 15.881ns (87.567%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 29.516 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.460    13.425    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.117    13.542 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/q_i_1__36/O
                         net (fo=32, routed)          3.670    17.212    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/iofEnReg_io_en
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.500    29.516    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/clk_out3
    SLICE_X0Y84          FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg/C
                         clock pessimism              0.564    30.080    
                         clock uncertainty           -0.161    29.919    
    SLICE_X0Y84          FDCE (Setup_fdce_C_CE)      -0.429    29.490    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         29.490    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 12.278    

Slack (MET) :             12.301ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 2.254ns (12.431%)  route 15.878ns (87.569%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 29.515 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.542    -0.925    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/clk_out3
    SLICE_X15Y70         FDRE                                         r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/value_1_reg/Q
                         net (fo=126, routed)         1.675     1.206    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/ADDRA0
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     1.356 r  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3/RAMA/O
                         net (fo=51, routed)          4.031     5.387    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/out_xbar_auto_in_a_bits_size[0]
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.356     5.743 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[2]_i_3__7/O
                         net (fo=3, routed)           0.870     6.613    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/Repeater_io_deq_bits_size[0]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.326     6.939 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344[0]_i_1__10/O
                         net (fo=6, routed)           1.168     8.107    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_344_reg[0]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.152     8.259 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5/O
                         net (fo=2, routed)           0.905     9.164    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/saved_opcode[2]_i_10__5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I0_O)        0.326     9.490 f  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_i2c_0/fragmenter/Repeater/_T_3594[7]_i_4/O
                         net (fo=12, routed)          2.288    11.778    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/out_xbar_auto_out_11_d_valid
    SLICE_X35Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.902 f  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_3594[7]_i_2/O
                         net (fo=3, routed)           0.332    12.234    E300ArtyDevKitPlatform/sys/pbus/out_xbar/_T_3594_reg[7]_1
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.358 r  E300ArtyDevKitPlatform/sys/pbus/out_xbar/saved_opcode[2]_i_5__8/O
                         net (fo=9, routed)           0.483    12.841    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/pbus_auto_coupler_to_device_named_gpio_0_control_xing_out_d_ready
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.965 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2/O
                         net (fo=5, routed)           0.449    13.414    E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/iofSelReg[31]_i_2_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.116    13.530 r  E300ArtyDevKitPlatform/sys/pbus/coupler_to_device_named_gpio_0/fragmenter/Repeater/fallIeReg[31]_i_1/O
                         net (fo=32, routed)          3.678    17.207    E300ArtyDevKitPlatform/sys/gpio_0_1/full_reg_6[0]
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.499    29.515    E300ArtyDevKitPlatform/sys/gpio_0_1/clk_out3
    SLICE_X1Y83          FDRE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]/C
                         clock pessimism              0.564    30.079    
                         clock uncertainty           -0.161    29.918    
    SLICE_X1Y83          FDRE (Setup_fdre_C_CE)      -0.409    29.509    E300ArtyDevKitPlatform/sys/gpio_0_1/fallIeReg_reg[15]
  -------------------------------------------------------------------
                         required time                         29.509    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 12.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.184%)  route 0.151ns (44.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.595    -0.552    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X4Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.151    -0.260    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[5]
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.045    -0.215 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.215    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[5]_i_1__1_n_0
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X2Y44          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.274    -0.513    
                         clock uncertainty            0.161    -0.352    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121    -0.231    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.561    -0.586    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X49Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen_reg/Q
                         net (fo=1, routed)           0.097    -0.348    E300ArtyDevKitPlatform/sys/i2c_0_1/dSCLOen
    SLICE_X48Y57         LUT4 (Prop_lut4_I1_O)        0.045    -0.303 r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_i_1/O
                         net (fo=1, routed)           0.000    -0.303    E300ArtyDevKitPlatform/sys/i2c_0_1/_T_398
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.831    -0.824    E300ArtyDevKitPlatform/sys/i2c_0_1/clk_out3
    SLICE_X48Y57         FDRE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.161    -0.412    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.091    -0.321    E300ArtyDevKitPlatform/sys/i2c_0_1/slaveWait_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.597    -0.550    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X1Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.312    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/ctrl_sck_div[10]
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.045    -0.267 r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.267    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt[10]_i_1__1_n_0
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.868    -0.787    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/clk_out3
    SLICE_X0Y45          FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]/C
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.161    -0.376    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.091    -0.285    E300ArtyDevKitPlatform/sys/spi_0_1/mac/phy/tcnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.548    -0.599    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X44Y76         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[10]/Q
                         net (fo=1, routed)           0.150    -0.308    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[10]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.263 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[10]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.161    -0.404    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.120    -0.284    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.643    -0.504    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_out3
    SLICE_X13Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.363 f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_opcode_reg[0]/Q
                         net (fo=1, routed)           0.132    -0.231    E300ArtyDevKitPlatform/sys/plic/Q[0]
    SLICE_X14Y107        LUT6 (Prop_lut6_I3_O)        0.045    -0.186 r  E300ArtyDevKitPlatform/sys/plic/Queue_io_enq_bits_read/O
                         net (fo=1, routed)           0.000    -0.186    E300ArtyDevKitPlatform/sys/plic/Queue/Queue_io_enq_bits_read__0
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.917    -0.738    E300ArtyDevKitPlatform/sys/plic/Queue/clk_out3
    SLICE_X14Y107        FDRE                                         r  E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]/C
                         clock pessimism              0.250    -0.488    
                         clock uncertainty            0.161    -0.327    
    SLICE_X14Y107        FDRE (Hold_fdre_C_D)         0.120    -0.207    E300ArtyDevKitPlatform/sys/plic/Queue/_T_35_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.550    -0.597    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data_reg[14]/Q
                         net (fo=1, routed)           0.140    -0.316    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_data[14]
    SLICE_X42Y79         LUT3 (Prop_lut3_I0_O)        0.046    -0.270 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data[14]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.818    -0.837    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y79         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.161    -0.423    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.131    -0.292    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.582    -0.565    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X1Y70          FDRE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.294    E300ArtyDevKitPlatform/sys/uart_0_1_n_45
    SLICE_X2Y71          LUT3 (Prop_lut3_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/uart_0_1/txm/shifter_reg[0]_0
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.850    -0.805    E300ArtyDevKitPlatform/sys/uart_0_1/txm/clk_out3
    SLICE_X2Y71          FDSE                                         r  E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.161    -0.391    
    SLICE_X2Y71          FDSE (Hold_fdse_C_D)         0.120    -0.271    E300ArtyDevKitPlatform/sys/uart_0_1/txm/out_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.547    -0.600    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X47Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.321    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[7]
    SLICE_X46Y75         LUT3 (Prop_lut3_I0_O)        0.049    -0.272 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc[7]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.814    -0.841    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X46Y75         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.161    -0.426    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.131    -0.295    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.552    -0.595    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg/Q
                         net (fo=1, routed)           0.082    -0.349    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_4_xcpt_ae_inst
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_3_xcpt_ae_inst_i_1/O
                         net (fo=1, routed)           0.000    -0.304    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_xcpt_ae_inst_reg_0
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.820    -0.835    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.161    -0.421    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.092    -0.329    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_xcpt_ae_inst_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.549    -0.598    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X42Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[24]/Q
                         net (fo=1, routed)           0.082    -0.352    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data[24]
    SLICE_X43Y77         LUT3 (Prop_lut3_I0_O)        0.045    -0.307 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data[24]_i_1_n_0
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.816    -0.839    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X43Y77         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.161    -0.424    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.092    -0.332    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       96.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.510ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.642ns (21.324%)  route 2.369ns (78.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 104.994 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.513     8.311    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X9Y122         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.598   104.994    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/IBUFG_O
    SLICE_X9Y122         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.268   105.262    
                         clock uncertainty           -0.035   105.226    
    SLICE_X9Y122         FDCE (Recov_fdce_C_CLR)     -0.405   104.821    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 96.510    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.642ns (23.648%)  route 2.073ns (76.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 104.993 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.217     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X11Y123        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.597   104.993    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X11Y123        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.268   105.261    
                         clock uncertainty           -0.035   105.225    
    SLICE_X11Y123        FDCE (Recov_fdce_C_CLR)     -0.405   104.820    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.642ns (23.648%)  route 2.073ns (76.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 104.993 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.217     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X11Y123        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.597   104.993    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X11Y123        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.268   105.261    
                         clock uncertainty           -0.035   105.225    
    SLICE_X11Y123        FDCE (Recov_fdce_C_CLR)     -0.405   104.820    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.642ns (23.648%)  route 2.073ns (76.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 104.993 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.217     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X11Y123        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.597   104.993    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X11Y123        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.268   105.261    
                         clock uncertainty           -0.035   105.225    
    SLICE_X11Y123        FDCE (Recov_fdce_C_CLR)     -0.405   104.820    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.642ns (23.648%)  route 2.073ns (76.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 104.993 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.217     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X11Y123        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.597   104.993    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X11Y123        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.268   105.261    
                         clock uncertainty           -0.035   105.225    
    SLICE_X11Y123        FDCE (Recov_fdce_C_CLR)     -0.405   104.820    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.642ns (23.648%)  route 2.073ns (76.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 104.993 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.217     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X11Y123        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.597   104.993    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X11Y123        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.268   105.261    
                         clock uncertainty           -0.035   105.225    
    SLICE_X11Y123        FDCE (Recov_fdce_C_CLR)     -0.405   104.820    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.805ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.642ns (23.648%)  route 2.073ns (76.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 104.993 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.217     8.015    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X11Y123        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.597   104.993    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X11Y123        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.268   105.261    
                         clock uncertainty           -0.035   105.225    
    SLICE_X11Y123        FDCE (Recov_fdce_C_CLR)     -0.405   104.820    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                 96.805    

Slack (MET) :             96.839ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.642ns (23.849%)  route 2.050ns (76.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 104.991 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.194     7.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/debug_1_io_dmi_dmiReset
    SLICE_X15Y124        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.595   104.991    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/IBUFG_O
    SLICE_X15Y124        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/C
                         clock pessimism              0.281   105.272    
                         clock uncertainty           -0.035   105.236    
    SLICE_X15Y124        FDCE (Recov_fdce_C_CLR)     -0.405   104.831    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                        104.831    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 96.839    

Slack (MET) :             96.839ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.642ns (23.849%)  route 2.050ns (76.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 104.991 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.194     7.992    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/debug_1_io_dmi_dmiReset
    SLICE_X15Y124        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.595   104.991    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/IBUFG_O
    SLICE_X15Y124        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg/C
                         clock pessimism              0.281   105.272    
                         clock uncertainty           -0.035   105.236    
    SLICE_X15Y124        FDCE (Recov_fdce_C_CLR)     -0.405   104.831    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q_reg
  -------------------------------------------------------------------
                         required time                        104.831    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                 96.839    

Slack (MET) :             96.970ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.642ns (25.206%)  route 1.905ns (74.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.972     3.479    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.575 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.725     5.301    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     5.819 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.856     6.674    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.124     6.798 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          1.049     7.848    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/debug_1_io_dmi_dmiReset
    SLICE_X16Y124        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    D15                                               0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         1.437   101.437 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.868   103.305    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.396 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         1.594   104.990    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/IBUFG_O
    SLICE_X16Y124        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/C
                         clock pessimism              0.268   105.258    
                         clock uncertainty           -0.035   105.222    
    SLICE_X16Y124        FDCE (Recov_fdce_C_CLR)     -0.405   104.817    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg
  -------------------------------------------------------------------
                         required time                        104.817    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                 96.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.486%)  route 0.477ns (69.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.217     2.256    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X13Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/IBUFG_O
    SLICE_X13Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.504     1.583    
    SLICE_X13Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.491    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.486%)  route 0.477ns (69.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.217     2.256    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X13Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/IBUFG_O
    SLICE_X13Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.504     1.583    
    SLICE_X13Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.491    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.486%)  route 0.477ns (69.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.217     2.256    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X13Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/IBUFG_O
    SLICE_X13Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.504     1.583    
    SLICE_X13Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.491    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.486%)  route 0.477ns (69.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.217     2.256    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X13Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.906     2.087    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/IBUFG_O
    SLICE_X13Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism             -0.504     1.583    
    SLICE_X13Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.491    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.085%)  route 0.510ns (70.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.250     2.289    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/debug_1_io_dmi_dmiReset
    SLICE_X16Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.905     2.086    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/IBUFG_O
    SLICE_X16Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/C
                         clock pessimism             -0.484     1.602    
    SLICE_X16Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.510    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.085%)  route 0.510ns (70.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.250     2.289    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/debug_1_io_dmi_dmiReset
    SLICE_X16Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.905     2.086    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/IBUFG_O
    SLICE_X16Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg/C
                         clock pessimism             -0.484     1.602    
    SLICE_X16Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.510    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.085%)  route 0.510ns (70.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.250     2.289    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/debug_1_io_dmi_dmiReset
    SLICE_X16Y121        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.905     2.086    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/IBUFG_O
    SLICE_X16Y121        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg/C
                         clock pessimism             -0.484     1.602    
    SLICE_X16Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.510    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.212ns (30.214%)  route 0.490ns (69.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.267     2.001    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_2
    SLICE_X15Y119        LUT2 (Prop_lut2_I1_O)        0.048     2.049 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__90/O
                         net (fo=10, routed)          0.223     2.272    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X11Y119        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.909     2.090    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/IBUFG_O
    SLICE_X11Y119        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.484     1.606    
    SLICE_X11Y119        FDCE (Remov_fdce_C_CLR)     -0.154     1.452    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.881%)  route 0.569ns (73.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.309     2.348    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/debug_1_io_dmi_dmiReset
    SLICE_X17Y122        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.904     2.085    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/IBUFG_O
    SLICE_X17Y122        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg/C
                         clock pessimism             -0.484     1.601    
    SLICE_X17Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.209ns (26.881%)  route 0.569ns (73.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.634     0.909    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.935 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.635     1.570    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X12Y120        FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.164     1.734 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.260     1.994    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X14Y121        LUT1 (Prop_lut1_I0_O)        0.045     2.039 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2/O
                         net (fo=34, routed)          0.309     2.348    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/debug_1_io_dmi_dmiReset
    SLICE_X17Y122        FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    D15                                               0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.689     1.152    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.181 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=307, routed)         0.904     2.085    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/IBUFG_O
    SLICE_X17Y122        FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/C
                         clock pessimism             -0.484     1.601    
    SLICE_X17Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.839    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       14.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 0.642ns (4.221%)  route 14.569ns (95.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.305    14.468    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/sys_reset
    SLICE_X30Y51         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/clk_out3
    SLICE_X30Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y51         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 0.642ns (4.273%)  route 14.384ns (95.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.120    14.283    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/sys_reset
    SLICE_X33Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/clk_out3
    SLICE_X33Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.190ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.209ns (8.825%)  route 2.159ns (91.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.345     1.856    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X27Y111        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X27Y111        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.242    
    SLICE_X27Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  2.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       14.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 0.642ns (4.221%)  route 14.569ns (95.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.305    14.468    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/sys_reset
    SLICE_X30Y51         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/clk_out3
    SLICE_X30Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y51         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 0.642ns (4.273%)  route 14.384ns (95.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.120    14.283    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/sys_reset
    SLICE_X33Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/clk_out3
    SLICE_X33Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.029ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.209ns (8.825%)  route 2.159ns (91.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.345     1.856    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X27Y111        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X27Y111        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.242    
                         clock uncertainty            0.161    -0.081    
    SLICE_X27Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.173    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  2.029    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       14.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 0.642ns (4.221%)  route 14.569ns (95.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.305    14.468    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/sys_reset
    SLICE_X30Y51         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/clk_out3
    SLICE_X30Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y51         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.042ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.042    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 0.642ns (4.273%)  route 14.384ns (95.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.120    14.283    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/sys_reset
    SLICE_X33Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/clk_out3
    SLICE_X33Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.375    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.375    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.161    29.780    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.461    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.461    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
                         clock uncertainty            0.161    -0.082    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.174    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
                         clock uncertainty            0.161    -0.080    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.029ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.209ns (8.825%)  route 2.159ns (91.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.345     1.856    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X27Y111        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X27Y111        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.242    
                         clock uncertainty            0.161    -0.081    
    SLICE_X27Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.173    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  2.029    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       15.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.002ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 0.642ns (4.221%)  route 14.569ns (95.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.305    14.468    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/sys_reset
    SLICE_X30Y51         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/clk_out3
    SLICE_X30Y51         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X30Y51         FDCE (Recov_fdce_C_CLR)     -0.319    29.470    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.470    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                 15.002    

Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.384    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.384    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.384    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.384    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/sys_reset
    SLICE_X31Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/clk_out3
    SLICE_X31Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.384    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.026ns  (logic 0.642ns (4.273%)  route 14.384ns (95.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.120    14.283    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/sys_reset
    SLICE_X33Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/clk_out3
    SLICE_X33Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X33Y50         FDCE (Recov_fdce_C_CLR)     -0.405    29.384    E300ArtyDevKitPlatform/sys/gpio_0_1/pueReg/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.384    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.470    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                         29.470    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.470    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_21/q_reg
  -------------------------------------------------------------------
                         required time                         29.470    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.968ns  (clk_out3_mmcm_1 rise@30.968ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 0.642ns (4.258%)  route 14.434ns (95.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.449 - 30.968 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.297ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.724    -0.743    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.518    -0.225 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         4.264     4.040    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.124     4.164 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)       10.170    14.333    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/sys_reset
    SLICE_X30Y50         FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.968    30.968 r  
    E3                                                0.000    30.968 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.968    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.386 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.548    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.344 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.925    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.016 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        1.433    29.449    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/clk_out3
    SLICE_X30Y50         FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg/C
                         clock pessimism              0.493    29.941    
                         clock uncertainty           -0.152    29.789    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.319    29.470    E300ArtyDevKitPlatform/sys/gpio_0_1/intsource/AsyncResetRegVec_w32_i0/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                         29.470    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                 15.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.209ns (9.423%)  route 2.009ns (90.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.195     1.706    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/sys_reset
    SLICE_X32Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/clk_out3
    SLICE_X32Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X32Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/widx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.209ns (9.138%)  route 2.078ns (90.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.264     1.776    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/sys_reset
    SLICE_X33Y108        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.913    -0.742    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/clk_out3
    SLICE_X33Y108        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.243    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.209ns (8.997%)  route 2.114ns (91.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.300     1.811    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/sys_reset
    SLICE_X26Y109        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.915    -0.740    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/clk_out3
    SLICE_X26Y109        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg/C
                         clock pessimism              0.499    -0.241    
    SLICE_X26Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.333    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/valid_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.190ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.484ns period=30.968ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.209ns (8.825%)  route 2.159ns (91.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.635    -0.512    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X56Y120        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.348 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg/Q
                         net (fo=130, routed)         1.814     1.467    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_0
    SLICE_X35Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.512 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/selectedHartReg[9]_i_1/O
                         net (fo=1952, routed)        0.345     1.856    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/sys_reset
    SLICE_X27Y111        FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=7950, routed)        0.914    -0.741    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/clk_out3
    SLICE_X27Y111        FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism              0.499    -0.242    
    SLICE_X27Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.334    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  2.190    





