$date
	Tue Dec 28 18:13:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hex2bin_decoder_tb $end
$var wire 8 ! decoded_val [7:0] $end
$var reg 4 " hex_in [3:0] $end
$var integer 32 # error_cnt [31:0] $end
$scope module HEX2BIN $end
$var wire 4 $ hex [3:0] $end
$var reg 8 % bin [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
b10 !
b10 %
b10 "
b10 $
#3000
b1 !
b1 %
b1 "
b1 $
#5000
b100000 !
b100000 %
b110 "
b110 $
#7000
b1000000 !
b1000000 %
b111 "
b111 $
#9000
b10000000 !
b10000000 %
b1000 "
b1000 $
#11000
b100 !
b100 %
b11 "
b11 $
#12000
