Loading plugins phase: Elapsed time ==> 0s.218ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.995ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Unificada.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -dcpsoc3 Unificada.v -verilog
======================================================================

======================================================================
Compiling:  Unificada.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -dcpsoc3 Unificada.v -verilog
======================================================================

======================================================================
Compiling:  Unificada.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -dcpsoc3 -verilog Unificada.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Mar 31 07:45:26 2016


======================================================================
Compiling:  Unificada.v
Program  :   vpp
Options  :    -yv2 -q10 Unificada.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Mar 31 07:45:26 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Unificada.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Unificada.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -dcpsoc3 -verilog Unificada.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Mar 31 07:45:26 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\codegentemp\Unificada.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\codegentemp\Unificada.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Unificada.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -dcpsoc3 -verilog Unificada.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Mar 31 07:45:27 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\codegentemp\Unificada.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\codegentemp\Unificada.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Surtidor:BUART:reset_sr\
	Net_7
	\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Surtidor:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Surtidor:BUART:sRX:MODULE_5:lt\
	\Surtidor:BUART:sRX:MODULE_5:eq\
	\Surtidor:BUART:sRX:MODULE_5:gt\
	\Surtidor:BUART:sRX:MODULE_5:gte\
	\Surtidor:BUART:sRX:MODULE_5:lte\
	\Impresora:BUART:reset_sr\
	Net_20
	\Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_15
	\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Impresora:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Impresora:BUART:sRX:MODULE_10:lt\
	\Impresora:BUART:sRX:MODULE_10:eq\
	\Impresora:BUART:sRX:MODULE_10:gt\
	\Impresora:BUART:sRX:MODULE_10:gte\
	\Impresora:BUART:sRX:MODULE_10:lte\
	\PC:BUART:reset_sr\
	Net_33
	\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_28
	\PC:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\PC:BUART:sRX:MODULE_15:g1:a0:xeq\
	\PC:BUART:sRX:MODULE_15:g1:a0:xlt\
	\PC:BUART:sRX:MODULE_15:g1:a0:xlte\
	\PC:BUART:sRX:MODULE_15:g1:a0:xgt\
	\PC:BUART:sRX:MODULE_15:g1:a0:xgte\
	\PC:BUART:sRX:MODULE_15:lt\
	\PC:BUART:sRX:MODULE_15:eq\
	\PC:BUART:sRX:MODULE_15:gt\
	\PC:BUART:sRX:MODULE_15:gte\
	\PC:BUART:sRX:MODULE_15:lte\
	\I2C_1:udb_clk\
	Net_43
	\I2C_1:Net_973\
	Net_44
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_49
	\I2C_1:Net_975\
	Net_48
	Net_47
	\LCD_1:BUART:reset_sr\
	Net_56
	\LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_52
	\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:xeq\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:xlt\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:xlte\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:xgt\
	\LCD_1:BUART:sRX:MODULE_20:g1:a0:xgte\
	\LCD_1:BUART:sRX:MODULE_20:lt\
	\LCD_1:BUART:sRX:MODULE_20:eq\
	\LCD_1:BUART:sRX:MODULE_20:gt\
	\LCD_1:BUART:sRX:MODULE_20:gte\
	\LCD_1:BUART:sRX:MODULE_20:lte\
	\LCD_2:BUART:reset_sr\
	Net_69
	\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_64
	\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:xeq\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:xlt\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:xlte\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:xgt\
	\LCD_2:BUART:sRX:MODULE_25:g1:a0:xgte\
	\LCD_2:BUART:sRX:MODULE_25:lt\
	\LCD_2:BUART:sRX:MODULE_25:eq\
	\LCD_2:BUART:sRX:MODULE_25:gt\
	\LCD_2:BUART:sRX:MODULE_25:gte\
	\LCD_2:BUART:sRX:MODULE_25:lte\
	Net_81
	Net_88
	\Timer_1:Net_260\
	Net_105
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_104
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\Timer_2:Net_260\
	Net_114
	\Timer_2:Net_53\
	\Timer_2:TimerUDB:ctrl_ten\
	\Timer_2:TimerUDB:ctrl_cmode_0\
	\Timer_2:TimerUDB:ctrl_tmode_1\
	\Timer_2:TimerUDB:ctrl_tmode_0\
	\Timer_2:TimerUDB:ctrl_ic_1\
	\Timer_2:TimerUDB:ctrl_ic_0\
	Net_113
	\Timer_2:Net_102\
	\Timer_2:Net_266\


Deleted 166 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Surtidor:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalParityType_0\ to one
Aliasing \Surtidor:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing zero to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_TW_net_0 to one
Aliasing tmpOE__Tx_TW_net_0 to one
Aliasing \Impresora:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_Print_net_0 to one
Aliasing \PC:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to one
Aliasing \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_2\ to one
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_1\ to one
Aliasing \PC:BUART:sRX:MODULE_14:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_PC_net_0 to one
Aliasing tmpOE__Tx_PC_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C_1:Net_969\ to one
Aliasing \I2C_1:Net_968\ to one
Aliasing tmpOE__Pin_WP_net_0 to one
Aliasing \LCD_1:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to one
Aliasing \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_2\ to one
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_1\ to one
Aliasing \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_LCD_1_net_0 to one
Aliasing tmpOE__Tx_LCD_1_net_0 to one
Aliasing \LCD_2:BUART:tx_hd_send_break\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:HalfDuplexSend\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalParityType_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalParityType_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalAddrMode_2\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalAddrMode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:FinalAddrMode_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_ctrl_mark\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:tx_status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:rx_count7_bit8_wire\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN18_1\ to \LCD_2:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN18_0\ to \LCD_2:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to one
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN19_1\ to \LCD_2:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODIN19_0\ to \LCD_2:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to one
Aliasing \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:rx_status_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_3\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_2\ to one
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_1\ to one
Aliasing \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_0\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_LCD_2_net_0 to one
Aliasing tmpOE__Tx_LCD_2_net_0 to one
Aliasing tmpOE__Rx_Print_net_0 to one
Aliasing tmpOE__IB1_net_0 to one
Aliasing tmpOE__IB2_net_0 to one
Aliasing \Timer_Animacion:Net_260\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1060 to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_Animacion:Net_102\ to one
Aliasing tmpOE__Vmas_net_0 to one
Aliasing tmpOE__Vmenos_net_0 to one
Aliasing \Timer_Animacion2:Net_260\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_1113 to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_Animacion2:Net_102\ to one
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing Net_99 to \Surtidor:BUART:tx_hd_send_break\
Aliasing tmpOE__VinA_net_0 to one
Aliasing \VDAC8_1:Net_83\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_1:Net_81\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_1:Net_82\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_2:TimerUDB:ctrl_cmode_1\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_2:TimerUDB:trigger_enable\ to one
Aliasing \Timer_2:TimerUDB:status_6\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_2:TimerUDB:status_5\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_2:TimerUDB:status_4\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_2:TimerUDB:status_0\ to \Timer_2:TimerUDB:tc_i\
Aliasing Net_130 to \Surtidor:BUART:tx_hd_send_break\
Aliasing tmpOE__VinB_net_0 to one
Aliasing \VDAC8_2:Net_83\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_2:Net_81\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_2:Net_82\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_3:Net_83\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_3:Net_81\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \VDAC8_3:Net_82\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing tmpOE__Volumen_net_0 to one
Aliasing tmpOE__SDown_net_0 to one
Aliasing \Surtidor:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_4D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Surtidor:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_16D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Impresora:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_29D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \PC:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_53D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_1:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:reset_reg\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing Net_65D to \Surtidor:BUART:tx_hd_send_break\
Aliasing \LCD_2:BUART:rx_break_status\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_2:TimerUDB:capture_last\\D\ to \Surtidor:BUART:tx_hd_send_break\
Aliasing \Timer_2:TimerUDB:hwEnable_reg\\D\ to \Timer_2:TimerUDB:run_mode\
Aliasing \Timer_2:TimerUDB:capture_out_reg_i\\D\ to \Timer_2:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_8[1] = \Surtidor:BUART:rx_interrupt_out\[23]
Removing Lhs of wire \Surtidor:Net_61\[2] = Net_1133[3]
Removing Lhs of wire \Surtidor:BUART:HalfDuplexSend\[9] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_1\[10] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalParityType_0\[11] = one[5]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_2\[12] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_1\[13] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:FinalAddrMode_0\[14] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark\[15] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:reset_reg_dp\[16] = \Surtidor:BUART:reset_reg\[7]
Removing Rhs of wire zero[28] = \Surtidor:BUART:tx_hd_send_break\[8]
Removing Lhs of wire \Surtidor:BUART:tx_status_6\[77] = zero[28]
Removing Lhs of wire \Surtidor:BUART:tx_status_5\[78] = zero[28]
Removing Lhs of wire \Surtidor:BUART:tx_status_4\[79] = zero[28]
Removing Lhs of wire \Surtidor:BUART:tx_status_1\[81] = \Surtidor:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \Surtidor:BUART:tx_status_3\[83] = \Surtidor:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \Surtidor:BUART:rx_count7_bit8_wire\[142] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[150] = \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[161]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[152] = \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[162]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[153] = \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[178]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[154] = \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[192]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[155] = MODIN1_1[156]
Removing Rhs of wire MODIN1_1[156] = \Surtidor:BUART:pollcount_1\[148]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[157] = MODIN1_0[158]
Removing Rhs of wire MODIN1_0[158] = \Surtidor:BUART:pollcount_0\[151]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[164] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[165] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[166] = MODIN1_1[156]
Removing Lhs of wire MODIN2_1[167] = MODIN1_1[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[168] = MODIN1_0[158]
Removing Lhs of wire MODIN2_0[169] = MODIN1_0[158]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[170] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[171] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[172] = MODIN1_1[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[173] = MODIN1_0[158]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[174] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[175] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[180] = MODIN1_1[156]
Removing Lhs of wire MODIN3_1[181] = MODIN1_1[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[182] = MODIN1_0[158]
Removing Lhs of wire MODIN3_0[183] = MODIN1_0[158]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[184] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[185] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[186] = MODIN1_1[156]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[187] = MODIN1_0[158]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[188] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[189] = zero[28]
Removing Lhs of wire \Surtidor:BUART:rx_status_1\[196] = zero[28]
Removing Rhs of wire \Surtidor:BUART:rx_status_2\[197] = \Surtidor:BUART:rx_parity_error_status\[198]
Removing Rhs of wire \Surtidor:BUART:rx_status_3\[199] = \Surtidor:BUART:rx_stop_bit_error\[200]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[210] = \Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\[259]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[214] = \Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\[281]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_6\[215] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_5\[216] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_4\[217] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_3\[218] = MODIN4_6[219]
Removing Rhs of wire MODIN4_6[219] = \Surtidor:BUART:rx_count_6\[137]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_2\[220] = MODIN4_5[221]
Removing Rhs of wire MODIN4_5[221] = \Surtidor:BUART:rx_count_5\[138]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_1\[222] = MODIN4_4[223]
Removing Rhs of wire MODIN4_4[223] = \Surtidor:BUART:rx_count_4\[139]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newa_0\[224] = MODIN4_3[225]
Removing Rhs of wire MODIN4_3[225] = \Surtidor:BUART:rx_count_3\[140]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_6\[226] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_5\[227] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_4\[228] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_3\[229] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_2\[230] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_1\[231] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:newb_0\[232] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_6\[233] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_5\[234] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_4\[235] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_3\[236] = MODIN4_6[219]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_2\[237] = MODIN4_5[221]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_1\[238] = MODIN4_4[223]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:dataa_0\[239] = MODIN4_3[225]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_6\[240] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_5\[241] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_4\[242] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_3\[243] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_2\[244] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_1\[245] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_4:g2:a0:datab_0\[246] = zero[28]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:newa_0\[261] = \Surtidor:BUART:rx_postpoll\[96]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:newb_0\[262] = \Surtidor:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:dataa_0\[263] = \Surtidor:BUART:rx_postpoll\[96]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:datab_0\[264] = \Surtidor:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[265] = \Surtidor:BUART:rx_postpoll\[96]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[266] = \Surtidor:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[268] = one[5]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[269] = \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[270] = \Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire tmpOE__Rx_TW_net_0[292] = one[5]
Removing Lhs of wire tmpOE__Tx_TW_net_0[297] = one[5]
Removing Rhs of wire Net_21[305] = \Impresora:BUART:rx_interrupt_out\[325]
Removing Lhs of wire \Impresora:Net_61\[306] = \Impresora:Net_9\[303]
Removing Lhs of wire \Impresora:BUART:tx_hd_send_break\[310] = zero[28]
Removing Lhs of wire \Impresora:BUART:HalfDuplexSend\[311] = zero[28]
Removing Lhs of wire \Impresora:BUART:FinalParityType_1\[312] = zero[28]
Removing Lhs of wire \Impresora:BUART:FinalParityType_0\[313] = zero[28]
Removing Lhs of wire \Impresora:BUART:FinalAddrMode_2\[314] = zero[28]
Removing Lhs of wire \Impresora:BUART:FinalAddrMode_1\[315] = zero[28]
Removing Lhs of wire \Impresora:BUART:FinalAddrMode_0\[316] = zero[28]
Removing Lhs of wire \Impresora:BUART:tx_ctrl_mark\[317] = zero[28]
Removing Lhs of wire \Impresora:BUART:reset_reg_dp\[318] = \Impresora:BUART:reset_reg\[309]
Removing Lhs of wire \Impresora:BUART:tx_status_6\[378] = zero[28]
Removing Lhs of wire \Impresora:BUART:tx_status_5\[379] = zero[28]
Removing Lhs of wire \Impresora:BUART:tx_status_4\[380] = zero[28]
Removing Lhs of wire \Impresora:BUART:tx_status_1\[382] = \Impresora:BUART:tx_fifo_empty\[343]
Removing Lhs of wire \Impresora:BUART:tx_status_3\[384] = \Impresora:BUART:tx_fifo_notfull\[342]
Removing Lhs of wire \Impresora:BUART:rx_count7_bit8_wire\[443] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[451] = \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[462]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[453] = \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[463]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[454] = \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[479]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[455] = \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[493]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[456] = MODIN5_1[457]
Removing Rhs of wire MODIN5_1[457] = \Impresora:BUART:pollcount_1\[449]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[458] = MODIN5_0[459]
Removing Rhs of wire MODIN5_0[459] = \Impresora:BUART:pollcount_0\[452]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[465] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[466] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[467] = MODIN5_1[457]
Removing Lhs of wire MODIN6_1[468] = MODIN5_1[457]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[469] = MODIN5_0[459]
Removing Lhs of wire MODIN6_0[470] = MODIN5_0[459]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[471] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[472] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[473] = MODIN5_1[457]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[474] = MODIN5_0[459]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[475] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[476] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[481] = MODIN5_1[457]
Removing Lhs of wire MODIN7_1[482] = MODIN5_1[457]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[483] = MODIN5_0[459]
Removing Lhs of wire MODIN7_0[484] = MODIN5_0[459]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[485] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[486] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[487] = MODIN5_1[457]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[488] = MODIN5_0[459]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[489] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[490] = zero[28]
Removing Lhs of wire \Impresora:BUART:rx_status_1\[497] = zero[28]
Removing Rhs of wire \Impresora:BUART:rx_status_2\[498] = \Impresora:BUART:rx_parity_error_status\[499]
Removing Rhs of wire \Impresora:BUART:rx_status_3\[500] = \Impresora:BUART:rx_stop_bit_error\[501]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[511] = \Impresora:BUART:sRX:MODULE_9:g2:a0:lta_0\[560]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[515] = \Impresora:BUART:sRX:MODULE_10:g1:a0:xneq\[582]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_6\[516] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_5\[517] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_4\[518] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_3\[519] = MODIN8_6[520]
Removing Rhs of wire MODIN8_6[520] = \Impresora:BUART:rx_count_6\[438]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_2\[521] = MODIN8_5[522]
Removing Rhs of wire MODIN8_5[522] = \Impresora:BUART:rx_count_5\[439]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_1\[523] = MODIN8_4[524]
Removing Rhs of wire MODIN8_4[524] = \Impresora:BUART:rx_count_4\[440]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newa_0\[525] = MODIN8_3[526]
Removing Rhs of wire MODIN8_3[526] = \Impresora:BUART:rx_count_3\[441]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_6\[527] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_5\[528] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_4\[529] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_3\[530] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_2\[531] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_1\[532] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:newb_0\[533] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_6\[534] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_5\[535] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_4\[536] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_3\[537] = MODIN8_6[520]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_2\[538] = MODIN8_5[522]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_1\[539] = MODIN8_4[524]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:dataa_0\[540] = MODIN8_3[526]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_6\[541] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_5\[542] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_4\[543] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_3\[544] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_2\[545] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_1\[546] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_9:g2:a0:datab_0\[547] = zero[28]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:newa_0\[562] = \Impresora:BUART:rx_postpoll\[397]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:newb_0\[563] = \Impresora:BUART:rx_parity_bit\[514]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:dataa_0\[564] = \Impresora:BUART:rx_postpoll\[397]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:datab_0\[565] = \Impresora:BUART:rx_parity_bit\[514]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[566] = \Impresora:BUART:rx_postpoll\[397]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[567] = \Impresora:BUART:rx_parity_bit\[514]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[569] = one[5]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[570] = \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[568]
Removing Lhs of wire \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[571] = \Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[568]
Removing Lhs of wire tmpOE__Tx_Print_net_0[593] = one[5]
Removing Rhs of wire Net_34[601] = \PC:BUART:rx_interrupt_out\[621]
Removing Lhs of wire \PC:Net_61\[602] = \PC:Net_9\[599]
Removing Lhs of wire \PC:BUART:tx_hd_send_break\[606] = zero[28]
Removing Lhs of wire \PC:BUART:HalfDuplexSend\[607] = zero[28]
Removing Lhs of wire \PC:BUART:FinalParityType_1\[608] = zero[28]
Removing Lhs of wire \PC:BUART:FinalParityType_0\[609] = zero[28]
Removing Lhs of wire \PC:BUART:FinalAddrMode_2\[610] = zero[28]
Removing Lhs of wire \PC:BUART:FinalAddrMode_1\[611] = zero[28]
Removing Lhs of wire \PC:BUART:FinalAddrMode_0\[612] = zero[28]
Removing Lhs of wire \PC:BUART:tx_ctrl_mark\[613] = zero[28]
Removing Lhs of wire \PC:BUART:reset_reg_dp\[614] = \PC:BUART:reset_reg\[605]
Removing Lhs of wire \PC:BUART:tx_status_6\[674] = zero[28]
Removing Lhs of wire \PC:BUART:tx_status_5\[675] = zero[28]
Removing Lhs of wire \PC:BUART:tx_status_4\[676] = zero[28]
Removing Lhs of wire \PC:BUART:tx_status_1\[678] = \PC:BUART:tx_fifo_empty\[639]
Removing Lhs of wire \PC:BUART:tx_status_3\[680] = \PC:BUART:tx_fifo_notfull\[638]
Removing Lhs of wire \PC:BUART:rx_count7_bit8_wire\[739] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[747] = \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[758]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[749] = \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[759]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[750] = \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[775]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[751] = \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[789]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[752] = MODIN9_1[753]
Removing Rhs of wire MODIN9_1[753] = \PC:BUART:pollcount_1\[745]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[754] = MODIN9_0[755]
Removing Rhs of wire MODIN9_0[755] = \PC:BUART:pollcount_0\[748]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[761] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[762] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[763] = MODIN9_1[753]
Removing Lhs of wire MODIN10_1[764] = MODIN9_1[753]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[765] = MODIN9_0[755]
Removing Lhs of wire MODIN10_0[766] = MODIN9_0[755]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[767] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[768] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[769] = MODIN9_1[753]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[770] = MODIN9_0[755]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[771] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[772] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[777] = MODIN9_1[753]
Removing Lhs of wire MODIN11_1[778] = MODIN9_1[753]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[779] = MODIN9_0[755]
Removing Lhs of wire MODIN11_0[780] = MODIN9_0[755]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[781] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[782] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[783] = MODIN9_1[753]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[784] = MODIN9_0[755]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[785] = one[5]
Removing Lhs of wire \PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[786] = zero[28]
Removing Lhs of wire \PC:BUART:rx_status_1\[793] = zero[28]
Removing Rhs of wire \PC:BUART:rx_status_2\[794] = \PC:BUART:rx_parity_error_status\[795]
Removing Rhs of wire \PC:BUART:rx_status_3\[796] = \PC:BUART:rx_stop_bit_error\[797]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[807] = \PC:BUART:sRX:MODULE_14:g2:a0:lta_0\[856]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[811] = \PC:BUART:sRX:MODULE_15:g1:a0:xneq\[878]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_6\[812] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_5\[813] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_4\[814] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_3\[815] = MODIN12_6[816]
Removing Rhs of wire MODIN12_6[816] = \PC:BUART:rx_count_6\[734]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_2\[817] = MODIN12_5[818]
Removing Rhs of wire MODIN12_5[818] = \PC:BUART:rx_count_5\[735]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_1\[819] = MODIN12_4[820]
Removing Rhs of wire MODIN12_4[820] = \PC:BUART:rx_count_4\[736]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newa_0\[821] = MODIN12_3[822]
Removing Rhs of wire MODIN12_3[822] = \PC:BUART:rx_count_3\[737]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_6\[823] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_5\[824] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_4\[825] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_3\[826] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_2\[827] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_1\[828] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:newb_0\[829] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_6\[830] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_5\[831] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_4\[832] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_3\[833] = MODIN12_6[816]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_2\[834] = MODIN12_5[818]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_1\[835] = MODIN12_4[820]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:dataa_0\[836] = MODIN12_3[822]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_6\[837] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_5\[838] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_4\[839] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_3\[840] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_2\[841] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_1\[842] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_14:g2:a0:datab_0\[843] = zero[28]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:newa_0\[858] = \PC:BUART:rx_postpoll\[693]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:newb_0\[859] = \PC:BUART:rx_parity_bit\[810]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:dataa_0\[860] = \PC:BUART:rx_postpoll\[693]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:datab_0\[861] = \PC:BUART:rx_parity_bit\[810]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[862] = \PC:BUART:rx_postpoll\[693]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[863] = \PC:BUART:rx_parity_bit\[810]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[865] = one[5]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[866] = \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[864]
Removing Lhs of wire \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[867] = \PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[864]
Removing Lhs of wire tmpOE__Rx_PC_net_0[889] = one[5]
Removing Lhs of wire tmpOE__Tx_PC_net_0[894] = one[5]
Removing Lhs of wire tmpOE__SDA_1_net_0[900] = one[5]
Removing Lhs of wire tmpOE__SCL_1_net_0[906] = one[5]
Removing Rhs of wire \I2C_1:sda_x_wire\[911] = \I2C_1:Net_643_1\[912]
Removing Rhs of wire \I2C_1:Net_697\[914] = \I2C_1:Net_643_2\[920]
Removing Rhs of wire \I2C_1:Net_1109_0\[917] = \I2C_1:scl_yfb\[930]
Removing Rhs of wire \I2C_1:Net_1109_1\[918] = \I2C_1:sda_yfb\[931]
Removing Lhs of wire \I2C_1:scl_x_wire\[921] = \I2C_1:Net_643_0\[919]
Removing Lhs of wire \I2C_1:Net_969\[922] = one[5]
Removing Lhs of wire \I2C_1:Net_968\[923] = one[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[933] = one[5]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[935] = one[5]
Removing Lhs of wire tmpOE__Pin_WP_net_0[942] = one[5]
Removing Rhs of wire Net_57[950] = \LCD_1:BUART:rx_interrupt_out\[970]
Removing Lhs of wire \LCD_1:Net_61\[951] = \LCD_1:Net_9\[948]
Removing Lhs of wire \LCD_1:BUART:tx_hd_send_break\[955] = zero[28]
Removing Lhs of wire \LCD_1:BUART:HalfDuplexSend\[956] = zero[28]
Removing Lhs of wire \LCD_1:BUART:FinalParityType_1\[957] = zero[28]
Removing Lhs of wire \LCD_1:BUART:FinalParityType_0\[958] = zero[28]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_2\[959] = zero[28]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_1\[960] = zero[28]
Removing Lhs of wire \LCD_1:BUART:FinalAddrMode_0\[961] = zero[28]
Removing Lhs of wire \LCD_1:BUART:tx_ctrl_mark\[962] = zero[28]
Removing Lhs of wire \LCD_1:BUART:reset_reg_dp\[963] = \LCD_1:BUART:reset_reg\[954]
Removing Lhs of wire \LCD_1:BUART:tx_status_6\[1023] = zero[28]
Removing Lhs of wire \LCD_1:BUART:tx_status_5\[1024] = zero[28]
Removing Lhs of wire \LCD_1:BUART:tx_status_4\[1025] = zero[28]
Removing Lhs of wire \LCD_1:BUART:tx_status_1\[1027] = \LCD_1:BUART:tx_fifo_empty\[988]
Removing Lhs of wire \LCD_1:BUART:tx_status_3\[1029] = \LCD_1:BUART:tx_fifo_notfull\[987]
Removing Lhs of wire \LCD_1:BUART:rx_count7_bit8_wire\[1088] = zero[28]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1096] = \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1107]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1098] = \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1108]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1099] = \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1124]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1100] = \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1138]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1101] = MODIN13_1[1102]
Removing Rhs of wire MODIN13_1[1102] = \LCD_1:BUART:pollcount_1\[1094]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1103] = MODIN13_0[1104]
Removing Rhs of wire MODIN13_0[1104] = \LCD_1:BUART:pollcount_0\[1097]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1110] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1111] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1112] = MODIN13_1[1102]
Removing Lhs of wire MODIN14_1[1113] = MODIN13_1[1102]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1114] = MODIN13_0[1104]
Removing Lhs of wire MODIN14_0[1115] = MODIN13_0[1104]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1116] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1117] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1118] = MODIN13_1[1102]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1119] = MODIN13_0[1104]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1120] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1121] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1126] = MODIN13_1[1102]
Removing Lhs of wire MODIN15_1[1127] = MODIN13_1[1102]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1128] = MODIN13_0[1104]
Removing Lhs of wire MODIN15_0[1129] = MODIN13_0[1104]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1130] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1131] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1132] = MODIN13_1[1102]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1133] = MODIN13_0[1104]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1134] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1135] = zero[28]
Removing Lhs of wire \LCD_1:BUART:rx_status_1\[1142] = zero[28]
Removing Rhs of wire \LCD_1:BUART:rx_status_2\[1143] = \LCD_1:BUART:rx_parity_error_status\[1144]
Removing Rhs of wire \LCD_1:BUART:rx_status_3\[1145] = \LCD_1:BUART:rx_stop_bit_error\[1146]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1156] = \LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_0\[1205]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1160] = \LCD_1:BUART:sRX:MODULE_20:g1:a0:xneq\[1227]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_6\[1161] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_5\[1162] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_4\[1163] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_3\[1164] = MODIN16_6[1165]
Removing Rhs of wire MODIN16_6[1165] = \LCD_1:BUART:rx_count_6\[1083]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_2\[1166] = MODIN16_5[1167]
Removing Rhs of wire MODIN16_5[1167] = \LCD_1:BUART:rx_count_5\[1084]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_1\[1168] = MODIN16_4[1169]
Removing Rhs of wire MODIN16_4[1169] = \LCD_1:BUART:rx_count_4\[1085]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newa_0\[1170] = MODIN16_3[1171]
Removing Rhs of wire MODIN16_3[1171] = \LCD_1:BUART:rx_count_3\[1086]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_6\[1172] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_5\[1173] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_4\[1174] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_3\[1175] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_2\[1176] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_1\[1177] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:newb_0\[1178] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1179] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1180] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1181] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1182] = MODIN16_6[1165]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1183] = MODIN16_5[1167]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1184] = MODIN16_4[1169]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1185] = MODIN16_3[1171]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_6\[1186] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_5\[1187] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_4\[1188] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_3\[1189] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_2\[1190] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_1\[1191] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_19:g2:a0:datab_0\[1192] = zero[28]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:newa_0\[1207] = \LCD_1:BUART:rx_postpoll\[1042]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:newb_0\[1208] = \LCD_1:BUART:rx_parity_bit\[1159]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1209] = \LCD_1:BUART:rx_postpoll\[1042]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:datab_0\[1210] = \LCD_1:BUART:rx_parity_bit\[1159]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1211] = \LCD_1:BUART:rx_postpoll\[1042]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1212] = \LCD_1:BUART:rx_parity_bit\[1159]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1214] = one[5]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1215] = \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1213]
Removing Lhs of wire \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1216] = \LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1213]
Removing Lhs of wire tmpOE__Rx_LCD_1_net_0[1238] = one[5]
Removing Lhs of wire tmpOE__Tx_LCD_1_net_0[1243] = one[5]
Removing Rhs of wire Net_70[1251] = \LCD_2:BUART:rx_interrupt_out\[1271]
Removing Lhs of wire \LCD_2:Net_61\[1252] = \LCD_2:Net_9\[1249]
Removing Lhs of wire \LCD_2:BUART:tx_hd_send_break\[1256] = zero[28]
Removing Lhs of wire \LCD_2:BUART:HalfDuplexSend\[1257] = zero[28]
Removing Lhs of wire \LCD_2:BUART:FinalParityType_1\[1258] = zero[28]
Removing Lhs of wire \LCD_2:BUART:FinalParityType_0\[1259] = zero[28]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_2\[1260] = zero[28]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_1\[1261] = zero[28]
Removing Lhs of wire \LCD_2:BUART:FinalAddrMode_0\[1262] = zero[28]
Removing Lhs of wire \LCD_2:BUART:tx_ctrl_mark\[1263] = zero[28]
Removing Lhs of wire \LCD_2:BUART:reset_reg_dp\[1264] = \LCD_2:BUART:reset_reg\[1255]
Removing Lhs of wire \LCD_2:BUART:tx_status_6\[1324] = zero[28]
Removing Lhs of wire \LCD_2:BUART:tx_status_5\[1325] = zero[28]
Removing Lhs of wire \LCD_2:BUART:tx_status_4\[1326] = zero[28]
Removing Lhs of wire \LCD_2:BUART:tx_status_1\[1328] = \LCD_2:BUART:tx_fifo_empty\[1289]
Removing Lhs of wire \LCD_2:BUART:tx_status_3\[1330] = \LCD_2:BUART:tx_fifo_notfull\[1288]
Removing Lhs of wire \LCD_2:BUART:rx_count7_bit8_wire\[1389] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[1397] = \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1408]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[1399] = \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1409]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1400] = \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1425]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[1401] = \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1439]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1402] = \LCD_2:BUART:sRX:s23Poll:MODIN17_1\[1403]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN17_1\[1403] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1404] = \LCD_2:BUART:sRX:s23Poll:MODIN17_0\[1405]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN17_0\[1405] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1411] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1412] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1413] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN18_1\[1414] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1415] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN18_0\[1416] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1417] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1418] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1419] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1420] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1421] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1422] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1427] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN19_1\[1428] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1429] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODIN19_0\[1430] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1431] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1432] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1433] = \LCD_2:BUART:pollcount_1\[1395]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1434] = \LCD_2:BUART:pollcount_0\[1398]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1435] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1436] = zero[28]
Removing Lhs of wire \LCD_2:BUART:rx_status_1\[1443] = zero[28]
Removing Rhs of wire \LCD_2:BUART:rx_status_2\[1444] = \LCD_2:BUART:rx_parity_error_status\[1445]
Removing Rhs of wire \LCD_2:BUART:rx_status_3\[1446] = \LCD_2:BUART:rx_stop_bit_error\[1447]
Removing Lhs of wire \LCD_2:BUART:sRX:cmp_vv_vv_MODGEN_24\[1457] = \LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_0\[1506]
Removing Lhs of wire \LCD_2:BUART:sRX:cmp_vv_vv_MODGEN_25\[1461] = \LCD_2:BUART:sRX:MODULE_25:g1:a0:xneq\[1528]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_6\[1462] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_5\[1463] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_4\[1464] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_3\[1465] = \LCD_2:BUART:sRX:MODIN20_6\[1466]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN20_6\[1466] = \LCD_2:BUART:rx_count_6\[1384]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_2\[1467] = \LCD_2:BUART:sRX:MODIN20_5\[1468]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN20_5\[1468] = \LCD_2:BUART:rx_count_5\[1385]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_1\[1469] = \LCD_2:BUART:sRX:MODIN20_4\[1470]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN20_4\[1470] = \LCD_2:BUART:rx_count_4\[1386]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newa_0\[1471] = \LCD_2:BUART:sRX:MODIN20_3\[1472]
Removing Lhs of wire \LCD_2:BUART:sRX:MODIN20_3\[1472] = \LCD_2:BUART:rx_count_3\[1387]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_6\[1473] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_5\[1474] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_4\[1475] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_3\[1476] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_2\[1477] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_1\[1478] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:newb_0\[1479] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1480] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1481] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1482] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1483] = \LCD_2:BUART:rx_count_6\[1384]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1484] = \LCD_2:BUART:rx_count_5\[1385]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1485] = \LCD_2:BUART:rx_count_4\[1386]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1486] = \LCD_2:BUART:rx_count_3\[1387]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_6\[1487] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_5\[1488] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_4\[1489] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_3\[1490] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_2\[1491] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_1\[1492] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_24:g2:a0:datab_0\[1493] = zero[28]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:newa_0\[1508] = \LCD_2:BUART:rx_postpoll\[1343]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:newb_0\[1509] = \LCD_2:BUART:rx_parity_bit\[1460]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1510] = \LCD_2:BUART:rx_postpoll\[1343]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:datab_0\[1511] = \LCD_2:BUART:rx_parity_bit\[1460]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1512] = \LCD_2:BUART:rx_postpoll\[1343]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1513] = \LCD_2:BUART:rx_parity_bit\[1460]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1515] = one[5]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1516] = \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1514]
Removing Lhs of wire \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1517] = \LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1514]
Removing Lhs of wire tmpOE__Rx_LCD_2_net_0[1539] = one[5]
Removing Lhs of wire tmpOE__Tx_LCD_2_net_0[1544] = one[5]
Removing Lhs of wire tmpOE__Rx_Print_net_0[1550] = one[5]
Removing Lhs of wire tmpOE__IB1_net_0[1556] = one[5]
Removing Lhs of wire tmpOE__IB2_net_0[1562] = one[5]
Removing Lhs of wire \Timer_Animacion:Net_260\[1569] = zero[28]
Removing Lhs of wire \Timer_Animacion:Net_266\[1570] = one[5]
Removing Lhs of wire Net_1060[1571] = zero[28]
Removing Rhs of wire Net_76[1575] = \Timer_Animacion:Net_57\[1574]
Removing Lhs of wire \Timer_Animacion:Net_102\[1577] = one[5]
Removing Lhs of wire tmpOE__Vmas_net_0[1581] = one[5]
Removing Lhs of wire tmpOE__Vmenos_net_0[1587] = one[5]
Removing Lhs of wire \Timer_Animacion2:Net_260\[1593] = zero[28]
Removing Lhs of wire \Timer_Animacion2:Net_266\[1594] = one[5]
Removing Lhs of wire Net_1113[1595] = zero[28]
Removing Rhs of wire Net_83[1599] = \Timer_Animacion2:Net_57\[1598]
Removing Lhs of wire \Timer_Animacion2:Net_102\[1601] = one[5]
Removing Rhs of wire Net_100[1604] = \Timer_1:Net_55\[1605]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[1622] = \Timer_1:TimerUDB:control_7\[1614]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[1624] = zero[28]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[1633] = \Timer_1:TimerUDB:runmode_enable\[1645]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[1634] = \Timer_1:TimerUDB:hwEnable\[1635]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[1634] = \Timer_1:TimerUDB:control_7\[1614]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[1637] = one[5]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[1639] = \Timer_1:TimerUDB:status_tc\[1636]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[1644] = \Timer_1:TimerUDB:capt_fifo_load\[1632]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[1647] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[1648] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[1649] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[1650] = \Timer_1:TimerUDB:status_tc\[1636]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[1651] = \Timer_1:TimerUDB:capt_fifo_load\[1632]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[1652] = \Timer_1:TimerUDB:fifo_full\[1653]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[1654] = \Timer_1:TimerUDB:fifo_nempty\[1655]
Removing Lhs of wire Net_99[1657] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[1658] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[1659] = \Timer_1:TimerUDB:trig_reg\[1646]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[1660] = \Timer_1:TimerUDB:per_zero\[1638]
Removing Lhs of wire tmpOE__VinA_net_0[1696] = one[5]
Removing Lhs of wire \VDAC8_1:Net_83\[1703] = zero[28]
Removing Lhs of wire \VDAC8_1:Net_81\[1704] = zero[28]
Removing Lhs of wire \VDAC8_1:Net_82\[1705] = zero[28]
Removing Rhs of wire Net_131[1709] = \Timer_2:Net_55\[1710]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_enable\[1726] = \Timer_2:TimerUDB:control_7\[1718]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_1\[1728] = zero[28]
Removing Rhs of wire \Timer_2:TimerUDB:timer_enable\[1737] = \Timer_2:TimerUDB:runmode_enable\[1749]
Removing Rhs of wire \Timer_2:TimerUDB:run_mode\[1738] = \Timer_2:TimerUDB:hwEnable\[1739]
Removing Lhs of wire \Timer_2:TimerUDB:run_mode\[1738] = \Timer_2:TimerUDB:control_7\[1718]
Removing Lhs of wire \Timer_2:TimerUDB:trigger_enable\[1741] = one[5]
Removing Lhs of wire \Timer_2:TimerUDB:tc_i\[1743] = \Timer_2:TimerUDB:status_tc\[1740]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load_int\[1748] = \Timer_2:TimerUDB:capt_fifo_load\[1736]
Removing Lhs of wire \Timer_2:TimerUDB:status_6\[1751] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:status_5\[1752] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:status_4\[1753] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:status_0\[1754] = \Timer_2:TimerUDB:status_tc\[1740]
Removing Lhs of wire \Timer_2:TimerUDB:status_1\[1755] = \Timer_2:TimerUDB:capt_fifo_load\[1736]
Removing Rhs of wire \Timer_2:TimerUDB:status_2\[1756] = \Timer_2:TimerUDB:fifo_full\[1757]
Removing Rhs of wire \Timer_2:TimerUDB:status_3\[1758] = \Timer_2:TimerUDB:fifo_nempty\[1759]
Removing Lhs of wire Net_130[1761] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_2\[1762] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_1\[1763] = \Timer_2:TimerUDB:trig_reg\[1750]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_0\[1764] = \Timer_2:TimerUDB:per_zero\[1742]
Removing Lhs of wire tmpOE__VinB_net_0[1799] = one[5]
Removing Lhs of wire \VDAC8_2:Net_83\[1806] = zero[28]
Removing Lhs of wire \VDAC8_2:Net_81\[1807] = zero[28]
Removing Lhs of wire \VDAC8_2:Net_82\[1808] = zero[28]
Removing Lhs of wire \VDAC8_3:Net_83\[1812] = zero[28]
Removing Lhs of wire \VDAC8_3:Net_81\[1813] = zero[28]
Removing Lhs of wire \VDAC8_3:Net_82\[1814] = zero[28]
Removing Lhs of wire tmpOE__Volumen_net_0[1819] = one[5]
Removing Lhs of wire tmpOE__SDown_net_0[1825] = one[5]
Removing Lhs of wire \Surtidor:BUART:reset_reg\\D\[1830] = zero[28]
Removing Lhs of wire \Surtidor:BUART:tx_bitclk\\D\[1835] = \Surtidor:BUART:tx_bitclk_enable_pre\[27]
Removing Lhs of wire Net_4D[1836] = zero[28]
Removing Lhs of wire \Surtidor:BUART:rx_bitclk\\D\[1845] = \Surtidor:BUART:rx_bitclk_pre\[131]
Removing Lhs of wire \Surtidor:BUART:rx_break_status\\D\[1855] = zero[28]
Removing Lhs of wire \Impresora:BUART:reset_reg\\D\[1859] = zero[28]
Removing Lhs of wire \Impresora:BUART:tx_bitclk\\D\[1864] = \Impresora:BUART:tx_bitclk_enable_pre\[329]
Removing Lhs of wire Net_16D[1865] = zero[28]
Removing Lhs of wire \Impresora:BUART:rx_bitclk\\D\[1874] = \Impresora:BUART:rx_bitclk_pre\[432]
Removing Lhs of wire \Impresora:BUART:rx_parity_error_pre\\D\[1883] = \Impresora:BUART:rx_parity_error_pre\[509]
Removing Lhs of wire \Impresora:BUART:rx_break_status\\D\[1884] = zero[28]
Removing Lhs of wire \PC:BUART:reset_reg\\D\[1888] = zero[28]
Removing Lhs of wire \PC:BUART:tx_bitclk\\D\[1893] = \PC:BUART:tx_bitclk_enable_pre\[625]
Removing Lhs of wire Net_29D[1894] = zero[28]
Removing Lhs of wire \PC:BUART:rx_bitclk\\D\[1903] = \PC:BUART:rx_bitclk_pre\[728]
Removing Lhs of wire \PC:BUART:rx_parity_error_pre\\D\[1912] = \PC:BUART:rx_parity_error_pre\[805]
Removing Lhs of wire \PC:BUART:rx_break_status\\D\[1913] = zero[28]
Removing Lhs of wire \LCD_1:BUART:reset_reg\\D\[1917] = zero[28]
Removing Lhs of wire \LCD_1:BUART:tx_bitclk\\D\[1922] = \LCD_1:BUART:tx_bitclk_enable_pre\[974]
Removing Lhs of wire Net_53D[1923] = zero[28]
Removing Lhs of wire \LCD_1:BUART:rx_bitclk\\D\[1932] = \LCD_1:BUART:rx_bitclk_pre\[1077]
Removing Lhs of wire \LCD_1:BUART:rx_parity_error_pre\\D\[1941] = \LCD_1:BUART:rx_parity_error_pre\[1154]
Removing Lhs of wire \LCD_1:BUART:rx_break_status\\D\[1942] = zero[28]
Removing Lhs of wire \LCD_2:BUART:reset_reg\\D\[1946] = zero[28]
Removing Lhs of wire \LCD_2:BUART:tx_bitclk\\D\[1951] = \LCD_2:BUART:tx_bitclk_enable_pre\[1275]
Removing Lhs of wire Net_65D[1952] = zero[28]
Removing Lhs of wire \LCD_2:BUART:rx_bitclk\\D\[1961] = \LCD_2:BUART:rx_bitclk_pre\[1378]
Removing Lhs of wire \LCD_2:BUART:rx_parity_error_pre\\D\[1970] = \LCD_2:BUART:rx_parity_error_pre\[1455]
Removing Lhs of wire \LCD_2:BUART:rx_break_status\\D\[1971] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1975] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1976] = \Timer_1:TimerUDB:status_tc\[1636]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1977] = \Timer_1:TimerUDB:control_7\[1614]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1978] = \Timer_1:TimerUDB:capt_fifo_load\[1632]
Removing Lhs of wire \Timer_2:TimerUDB:capture_last\\D\[1979] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:tc_reg_i\\D\[1980] = \Timer_2:TimerUDB:status_tc\[1740]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable_reg\\D\[1981] = \Timer_2:TimerUDB:control_7\[1718]
Removing Lhs of wire \Timer_2:TimerUDB:capture_out_reg_i\\D\[1982] = \Timer_2:TimerUDB:capt_fifo_load\[1736]

------------------------------------------------------
Aliased 0 equations, 591 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:counter_load\' (cost = 3):
\Surtidor:BUART:counter_load\ <= ((not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Surtidor:BUART:tx_counter_tc\' (cost = 0):
\Surtidor:BUART:tx_counter_tc\ <= (not \Surtidor:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_addressmatch\' (cost = 0):
\Surtidor:BUART:rx_addressmatch\ <= (\Surtidor:BUART:rx_addressmatch2\
	OR \Surtidor:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre\' (cost = 1):
\Surtidor:BUART:rx_bitclk_pre\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_bitclk_pre16x\' (cost = 0):
\Surtidor:BUART:rx_bitclk_pre16x\ <= ((not \Surtidor:BUART:rx_count_2\ and \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit1\' (cost = 1):
\Surtidor:BUART:rx_poll_bit1\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:rx_poll_bit2\' (cost = 1):
\Surtidor:BUART:rx_poll_bit2\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Surtidor:BUART:pollingrange\' (cost = 4):
\Surtidor:BUART:pollingrange\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Impresora:BUART:counter_load\' (cost = 3):
\Impresora:BUART:counter_load\ <= ((not \Impresora:BUART:tx_state_1\ and not \Impresora:BUART:tx_state_0\ and \Impresora:BUART:tx_bitclk\)
	OR (not \Impresora:BUART:tx_state_1\ and not \Impresora:BUART:tx_state_0\ and not \Impresora:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\Impresora:BUART:tx_counter_tc\' (cost = 0):
\Impresora:BUART:tx_counter_tc\ <= (not \Impresora:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\Impresora:BUART:rx_addressmatch\' (cost = 0):
\Impresora:BUART:rx_addressmatch\ <= (\Impresora:BUART:rx_addressmatch2\
	OR \Impresora:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Impresora:BUART:rx_bitclk_pre\' (cost = 1):
\Impresora:BUART:rx_bitclk_pre\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\ and not \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_bitclk_pre16x\' (cost = 0):
\Impresora:BUART:rx_bitclk_pre16x\ <= ((not \Impresora:BUART:rx_count_2\ and \Impresora:BUART:rx_count_1\ and \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_poll_bit1\' (cost = 1):
\Impresora:BUART:rx_poll_bit1\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\ and \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_poll_bit2\' (cost = 1):
\Impresora:BUART:rx_poll_bit2\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\ and not \Impresora:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Impresora:BUART:pollingrange\' (cost = 4):
\Impresora:BUART:pollingrange\ <= ((not \Impresora:BUART:rx_count_2\ and not \Impresora:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Impresora:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Impresora:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\PC:BUART:counter_load\' (cost = 3):
\PC:BUART:counter_load\ <= ((not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_0\ and \PC:BUART:tx_bitclk\)
	OR (not \PC:BUART:tx_state_1\ and not \PC:BUART:tx_state_0\ and not \PC:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\PC:BUART:tx_counter_tc\' (cost = 0):
\PC:BUART:tx_counter_tc\ <= (not \PC:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\PC:BUART:rx_addressmatch\' (cost = 0):
\PC:BUART:rx_addressmatch\ <= (\PC:BUART:rx_addressmatch2\
	OR \PC:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\PC:BUART:rx_bitclk_pre\' (cost = 1):
\PC:BUART:rx_bitclk_pre\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:rx_bitclk_pre16x\' (cost = 0):
\PC:BUART:rx_bitclk_pre16x\ <= ((not \PC:BUART:rx_count_2\ and \PC:BUART:rx_count_1\ and \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:rx_poll_bit1\' (cost = 1):
\PC:BUART:rx_poll_bit1\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:rx_poll_bit2\' (cost = 1):
\PC:BUART:rx_poll_bit2\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\ and not \PC:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\PC:BUART:pollingrange\' (cost = 4):
\PC:BUART:pollingrange\ <= ((not \PC:BUART:rx_count_2\ and not \PC:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\PC:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\PC:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:counter_load\' (cost = 3):
\LCD_1:BUART:counter_load\ <= ((not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and \LCD_1:BUART:tx_bitclk\)
	OR (not \LCD_1:BUART:tx_state_1\ and not \LCD_1:BUART:tx_state_0\ and not \LCD_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LCD_1:BUART:tx_counter_tc\' (cost = 0):
\LCD_1:BUART:tx_counter_tc\ <= (not \LCD_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_addressmatch\' (cost = 0):
\LCD_1:BUART:rx_addressmatch\ <= (\LCD_1:BUART:rx_addressmatch2\
	OR \LCD_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_bitclk_pre\' (cost = 1):
\LCD_1:BUART:rx_bitclk_pre\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD_1:BUART:rx_bitclk_pre16x\ <= ((not \LCD_1:BUART:rx_count_2\ and \LCD_1:BUART:rx_count_1\ and \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_poll_bit1\' (cost = 1):
\LCD_1:BUART:rx_poll_bit1\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_poll_bit2\' (cost = 1):
\LCD_1:BUART:rx_poll_bit2\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\ and not \LCD_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_1:BUART:pollingrange\' (cost = 4):
\LCD_1:BUART:pollingrange\ <= ((not \LCD_1:BUART:rx_count_2\ and not \LCD_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\LCD_1:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\LCD_2:BUART:counter_load\' (cost = 3):
\LCD_2:BUART:counter_load\ <= ((not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and \LCD_2:BUART:tx_bitclk\)
	OR (not \LCD_2:BUART:tx_state_1\ and not \LCD_2:BUART:tx_state_0\ and not \LCD_2:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\LCD_2:BUART:tx_counter_tc\' (cost = 0):
\LCD_2:BUART:tx_counter_tc\ <= (not \LCD_2:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_addressmatch\' (cost = 0):
\LCD_2:BUART:rx_addressmatch\ <= (\LCD_2:BUART:rx_addressmatch2\
	OR \LCD_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_bitclk_pre\' (cost = 1):
\LCD_2:BUART:rx_bitclk_pre\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\LCD_2:BUART:rx_bitclk_pre16x\ <= ((not \LCD_2:BUART:rx_count_2\ and \LCD_2:BUART:rx_count_1\ and \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_poll_bit1\' (cost = 1):
\LCD_2:BUART:rx_poll_bit1\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_poll_bit2\' (cost = 1):
\LCD_2:BUART:rx_poll_bit2\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\ and not \LCD_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:pollingrange\' (cost = 4):
\LCD_2:BUART:pollingrange\ <= ((not \LCD_2:BUART:rx_count_2\ and not \LCD_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LCD_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ <= (not \LCD_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (\LCD_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not \LCD_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (\LCD_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (\LCD_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\)
	OR (not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (\LCD_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\LCD_2:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_4\)
	OR (not \LCD_2:BUART:rx_count_6\ and not \LCD_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:timer_enable\' (cost = 0):
\Timer_2:TimerUDB:timer_enable\ <= (\Timer_2:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Surtidor:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Surtidor:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Impresora:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Impresora:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\PC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\PC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\LCD_1:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\LCD_1:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\LCD_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\LCD_2:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not \LCD_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\' (cost = 2):
\LCD_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ <= ((not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:pollcount_1\)
	OR (not \LCD_2:BUART:pollcount_1\ and \LCD_2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \Surtidor:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Surtidor:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_6 and MODIN1_0));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Surtidor:BUART:rx_postpoll\ and not \Surtidor:BUART:rx_parity_bit\)
	OR (\Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\Surtidor:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Surtidor:BUART:rx_parity_bit\ and \Surtidor:BUART:rx_postpoll\)
	OR (not \Surtidor:BUART:rx_postpoll\ and \Surtidor:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Impresora:BUART:rx_postpoll\' (cost = 72):
\Impresora:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_19 and MODIN5_0));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_19 and not MODIN5_1 and not \Impresora:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Impresora:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Impresora:BUART:rx_parity_bit\)
	OR (Net_19 and MODIN5_0 and \Impresora:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Impresora:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_19 and not MODIN5_1 and not \Impresora:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \Impresora:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \Impresora:BUART:rx_parity_bit\)
	OR (Net_19 and MODIN5_0 and \Impresora:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PC:BUART:rx_postpoll\' (cost = 72):
\PC:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_32 and MODIN9_0));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_32 and not MODIN9_1 and not \PC:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \PC:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \PC:BUART:rx_parity_bit\)
	OR (Net_32 and MODIN9_0 and \PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\PC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_32 and not MODIN9_1 and not \PC:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \PC:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \PC:BUART:rx_parity_bit\)
	OR (Net_32 and MODIN9_0 and \PC:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_1:BUART:rx_postpoll\' (cost = 72):
\LCD_1:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_697 and MODIN13_0));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_697 and not MODIN13_1 and not \LCD_1:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \LCD_1:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (Net_697 and MODIN13_0 and \LCD_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD_1:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_697 and not MODIN13_1 and not \LCD_1:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \LCD_1:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (Net_697 and MODIN13_0 and \LCD_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_2:BUART:rx_postpoll\' (cost = 72):
\LCD_2:BUART:rx_postpoll\ <= (\LCD_2:BUART:pollcount_1\
	OR (Net_68 and \LCD_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not \LCD_2:BUART:pollcount_1\ and not Net_68 and not \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and not \LCD_2:BUART:rx_parity_bit\)
	OR (\LCD_2:BUART:pollcount_1\ and \LCD_2:BUART:rx_parity_bit\)
	OR (Net_68 and \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LCD_2:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not \LCD_2:BUART:pollcount_1\ and not Net_68 and not \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and not \LCD_2:BUART:rx_parity_bit\)
	OR (\LCD_2:BUART:pollcount_1\ and \LCD_2:BUART:rx_parity_bit\)
	OR (Net_68 and \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 171 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Surtidor:BUART:rx_status_0\ to zero
Aliasing \Surtidor:BUART:rx_status_6\ to zero
Aliasing \Impresora:BUART:rx_status_0\ to zero
Aliasing \Impresora:BUART:rx_status_6\ to zero
Aliasing \PC:BUART:rx_status_0\ to zero
Aliasing \PC:BUART:rx_status_6\ to zero
Aliasing \LCD_1:BUART:rx_status_0\ to zero
Aliasing \LCD_1:BUART:rx_status_6\ to zero
Aliasing \LCD_2:BUART:rx_status_0\ to zero
Aliasing \LCD_2:BUART:rx_status_6\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_2:TimerUDB:capt_fifo_load\ to zero
Aliasing \Surtidor:BUART:rx_markspace_status\\D\ to zero
Aliasing \Surtidor:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Impresora:BUART:rx_markspace_status\\D\ to zero
Aliasing \Impresora:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Impresora:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PC:BUART:rx_markspace_status\\D\ to zero
Aliasing \PC:BUART:rx_parity_error_status\\D\ to zero
Aliasing \PC:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LCD_2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Surtidor:BUART:rx_bitclk_enable\[95] = \Surtidor:BUART:rx_bitclk\[143]
Removing Lhs of wire \Surtidor:BUART:rx_status_0\[194] = zero[28]
Removing Lhs of wire \Surtidor:BUART:rx_status_6\[203] = zero[28]
Removing Rhs of wire \Impresora:BUART:rx_bitclk_enable\[396] = \Impresora:BUART:rx_bitclk\[444]
Removing Lhs of wire \Impresora:BUART:rx_status_0\[495] = zero[28]
Removing Lhs of wire \Impresora:BUART:rx_status_6\[504] = zero[28]
Removing Rhs of wire \PC:BUART:rx_bitclk_enable\[692] = \PC:BUART:rx_bitclk\[740]
Removing Lhs of wire \PC:BUART:rx_status_0\[791] = zero[28]
Removing Lhs of wire \PC:BUART:rx_status_6\[800] = zero[28]
Removing Rhs of wire \LCD_1:BUART:rx_bitclk_enable\[1041] = \LCD_1:BUART:rx_bitclk\[1089]
Removing Lhs of wire \LCD_1:BUART:rx_status_0\[1140] = zero[28]
Removing Lhs of wire \LCD_1:BUART:rx_status_6\[1149] = zero[28]
Removing Rhs of wire \LCD_2:BUART:rx_bitclk_enable\[1342] = \LCD_2:BUART:rx_bitclk\[1390]
Removing Lhs of wire \LCD_2:BUART:rx_status_0\[1441] = zero[28]
Removing Lhs of wire \LCD_2:BUART:rx_status_6\[1450] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[1632] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[1646] = \Timer_1:TimerUDB:control_7\[1614]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load\[1736] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:trig_reg\[1750] = \Timer_2:TimerUDB:control_7\[1718]
Removing Lhs of wire \Surtidor:BUART:tx_ctrl_mark_last\\D\[1837] = \Surtidor:BUART:tx_ctrl_mark_last\[86]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_status\\D\[1849] = zero[28]
Removing Lhs of wire \Surtidor:BUART:rx_addr_match_status\\D\[1852] = zero[28]
Removing Lhs of wire \Surtidor:BUART:rx_markspace_pre\\D\[1853] = \Surtidor:BUART:rx_markspace_pre\[207]
Removing Lhs of wire \Impresora:BUART:tx_ctrl_mark_last\\D\[1866] = \Impresora:BUART:tx_ctrl_mark_last\[387]
Removing Lhs of wire \Impresora:BUART:rx_markspace_status\\D\[1878] = zero[28]
Removing Lhs of wire \Impresora:BUART:rx_parity_error_status\\D\[1879] = zero[28]
Removing Lhs of wire \Impresora:BUART:rx_addr_match_status\\D\[1881] = zero[28]
Removing Lhs of wire \Impresora:BUART:rx_markspace_pre\\D\[1882] = \Impresora:BUART:rx_markspace_pre\[508]
Removing Lhs of wire \Impresora:BUART:rx_parity_bit\\D\[1887] = \Impresora:BUART:rx_parity_bit\[514]
Removing Lhs of wire \PC:BUART:tx_ctrl_mark_last\\D\[1895] = \PC:BUART:tx_ctrl_mark_last\[683]
Removing Lhs of wire \PC:BUART:rx_markspace_status\\D\[1907] = zero[28]
Removing Lhs of wire \PC:BUART:rx_parity_error_status\\D\[1908] = zero[28]
Removing Lhs of wire \PC:BUART:rx_addr_match_status\\D\[1910] = zero[28]
Removing Lhs of wire \PC:BUART:rx_markspace_pre\\D\[1911] = \PC:BUART:rx_markspace_pre\[804]
Removing Lhs of wire \PC:BUART:rx_parity_bit\\D\[1916] = \PC:BUART:rx_parity_bit\[810]
Removing Lhs of wire \LCD_1:BUART:tx_ctrl_mark_last\\D\[1924] = \LCD_1:BUART:tx_ctrl_mark_last\[1032]
Removing Lhs of wire \LCD_1:BUART:rx_markspace_status\\D\[1936] = zero[28]
Removing Lhs of wire \LCD_1:BUART:rx_parity_error_status\\D\[1937] = zero[28]
Removing Lhs of wire \LCD_1:BUART:rx_addr_match_status\\D\[1939] = zero[28]
Removing Lhs of wire \LCD_1:BUART:rx_markspace_pre\\D\[1940] = \LCD_1:BUART:rx_markspace_pre\[1153]
Removing Lhs of wire \LCD_1:BUART:rx_parity_bit\\D\[1945] = \LCD_1:BUART:rx_parity_bit\[1159]
Removing Lhs of wire \LCD_2:BUART:tx_ctrl_mark_last\\D\[1953] = \LCD_2:BUART:tx_ctrl_mark_last\[1333]
Removing Lhs of wire \LCD_2:BUART:rx_markspace_status\\D\[1965] = zero[28]
Removing Lhs of wire \LCD_2:BUART:rx_parity_error_status\\D\[1966] = zero[28]
Removing Lhs of wire \LCD_2:BUART:rx_addr_match_status\\D\[1968] = zero[28]
Removing Lhs of wire \LCD_2:BUART:rx_markspace_pre\\D\[1969] = \LCD_2:BUART:rx_markspace_pre\[1454]
Removing Lhs of wire \LCD_2:BUART:rx_parity_bit\\D\[1974] = \LCD_2:BUART:rx_parity_bit\[1460]

------------------------------------------------------
Aliased 0 equations, 47 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Impresora:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Impresora:BUART:rx_parity_bit\ and Net_19 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \Impresora:BUART:rx_parity_bit\)
	OR (not Net_19 and not MODIN5_1 and \Impresora:BUART:rx_parity_bit\)
	OR (not \Impresora:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\PC:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \PC:BUART:rx_parity_bit\ and Net_32 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \PC:BUART:rx_parity_bit\)
	OR (not Net_32 and not MODIN9_1 and \PC:BUART:rx_parity_bit\)
	OR (not \PC:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\LCD_1:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \LCD_1:BUART:rx_parity_bit\ and Net_697 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \LCD_1:BUART:rx_parity_bit\)
	OR (not Net_697 and not MODIN13_1 and \LCD_1:BUART:rx_parity_bit\)
	OR (not \LCD_1:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\LCD_2:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \LCD_2:BUART:rx_parity_bit\ and Net_68 and \LCD_2:BUART:pollcount_0\)
	OR (not \LCD_2:BUART:pollcount_1\ and not \LCD_2:BUART:pollcount_0\ and \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:pollcount_1\ and not Net_68 and \LCD_2:BUART:rx_parity_bit\)
	OR (not \LCD_2:BUART:rx_parity_bit\ and \LCD_2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -dcpsoc3 Unificada.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.106ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 31 March 2016 07:45:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj -d CY8C5868AXI-LP035 Unificada.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Surtidor:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_4 from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Surtidor:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_16 from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Impresora:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_29 from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \PC:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_53 from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_65 from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LCD_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_1_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LCD_1_IntClock'. Fanout=1, Signal=\LCD_1:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'LCD_2_IntClock'. Fanout=1, Signal=\LCD_2:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'PC_IntClock'. Fanout=1, Signal=\PC:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Impresora_IntClock'. Fanout=1, Signal=\Impresora:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1133
    Digital Clock 5: Automatic-assigning  clock 'timer_clock'. Fanout=4, Signal=Net_106
    Digital Clock 6: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_1129
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Surtidor:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Impresora:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Impresora_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Impresora_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PC:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LCD_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \LCD_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LCD_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LCD_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LCD_2:BUART:rx_parity_bit\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD_2:BUART:rx_address_detected\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD_2:BUART:rx_parity_error_pre\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD_2:BUART:rx_markspace_pre\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD_2:BUART:rx_state_1\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:rx_state_1\ (fanout=8)

    Removing \LCD_2:BUART:tx_parity_bit\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD_2:BUART:tx_mark\, Duplicate of \LCD_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_mark\ (fanout=0)

    Removing \LCD_1:BUART:rx_parity_bit\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \LCD_1:BUART:rx_address_detected\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_address_detected\ (fanout=0)

    Removing \LCD_1:BUART:rx_parity_error_pre\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LCD_1:BUART:rx_markspace_pre\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LCD_1:BUART:rx_state_1\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:rx_state_1\ (fanout=8)

    Removing \LCD_1:BUART:tx_parity_bit\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \LCD_1:BUART:tx_mark\, Duplicate of \LCD_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LCD_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_mark\ (fanout=0)

    Removing \PC:BUART:rx_parity_bit\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_parity_bit\ (fanout=0)

    Removing \PC:BUART:rx_address_detected\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_address_detected\ (fanout=0)

    Removing \PC:BUART:rx_parity_error_pre\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \PC:BUART:rx_markspace_pre\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_markspace_pre\ (fanout=0)

    Removing \PC:BUART:rx_state_1\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:rx_state_1\ (fanout=8)

    Removing \PC:BUART:tx_parity_bit\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_parity_bit\ (fanout=0)

    Removing \PC:BUART:tx_mark\, Duplicate of \PC:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PC:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_mark\ (fanout=0)

    Removing \Impresora:BUART:rx_parity_bit\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_parity_bit\ (fanout=0)

    Removing \Impresora:BUART:rx_address_detected\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_address_detected\ (fanout=0)

    Removing \Impresora:BUART:rx_parity_error_pre\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Impresora:BUART:rx_markspace_pre\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Impresora:BUART:rx_state_1\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:rx_state_1\ (fanout=8)

    Removing \Impresora:BUART:tx_parity_bit\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_parity_bit\ (fanout=0)

    Removing \Impresora:BUART:tx_mark\, Duplicate of \Impresora:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Impresora:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_mark\ (fanout=0)

    Removing \Surtidor:BUART:rx_address_detected\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_address_detected\ (fanout=0)

    Removing \Surtidor:BUART:rx_markspace_pre\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Surtidor:BUART:rx_state_1\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:rx_state_1\ (fanout=11)

    Removing \Surtidor:BUART:tx_mark\, Duplicate of \Surtidor:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Surtidor:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_TW(0)__PA ,
            fb => Net_6 ,
            pad => Rx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_TW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_TW(0)__PA ,
            input => Net_2 ,
            pad => Tx_TW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Print(0)__PA ,
            input => Net_14 ,
            pad => Tx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_PC(0)__PA ,
            fb => Net_32 ,
            pad => Rx_PC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_PC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_PC(0)__PA ,
            input => Net_27 ,
            pad => Tx_PC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            input => \I2C_1:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            input => \I2C_1:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_WP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_WP(0)__PA ,
            pad => Pin_WP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD_1(0)__PA ,
            fb => Net_697 ,
            pad => Rx_LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD_1(0)__PA ,
            input => Net_51 ,
            pad => Tx_LCD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LCD_2(0)__PA ,
            fb => Net_68 ,
            pad => Rx_LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LCD_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LCD_2(0)__PA ,
            input => Net_63 ,
            pad => Tx_LCD_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Print(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Print(0)__PA ,
            fb => Net_19 ,
            pad => Rx_Print(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB1(0)__PA ,
            pad => IB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB2(0)__PA ,
            pad => IB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vmas(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vmas(0)__PA ,
            pad => Vmas(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vmenos(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vmenos(0)__PA ,
            pad => Vmenos(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VinA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinA(0)__PA ,
            analog_term => Net_129 ,
            pad => VinA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VinB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VinB(0)__PA ,
            analog_term => Net_142 ,
            pad => VinB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Volumen(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Volumen(0)__PA ,
            analog_term => Net_292 ,
            pad => Volumen(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDown(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDown(0)__PA ,
            pad => SDown(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6 * MODIN1_0
            + MODIN1_1
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_14, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:txn\
        );
        Output = Net_14 (fanout=1)

    MacroCell: Name=\Impresora:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_fifo_notfull\
        );
        Output = \Impresora:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * MODIN5_0
            + MODIN5_1
        );
        Output = \Impresora:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_load_fifo\ * \Impresora:BUART:rx_fifofull\
        );
        Output = \Impresora:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_fifonotempty\ * 
              \Impresora:BUART:rx_state_stop1_reg\
        );
        Output = \Impresora:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_27, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:txn\
        );
        Output = Net_27 (fanout=1)

    MacroCell: Name=\PC:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PC:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_bitclk_dp\
        );
        Output = \PC:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\PC:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_fifo_empty\ * \PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PC:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_fifo_notfull\
        );
        Output = \PC:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_32 * MODIN9_0
            + MODIN9_1
        );
        Output = \PC:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_load_fifo\ * \PC:BUART:rx_fifofull\
        );
        Output = \PC:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_fifonotempty\ * \PC:BUART:rx_state_stop1_reg\
        );
        Output = \PC:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_51, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:txn\
        );
        Output = Net_51 (fanout=1)

    MacroCell: Name=\LCD_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_fifo_notfull\
        );
        Output = \LCD_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_697 * MODIN13_0
            + MODIN13_1
        );
        Output = \LCD_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_load_fifo\ * \LCD_1:BUART:rx_fifofull\
        );
        Output = \LCD_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_fifonotempty\ * 
              \LCD_1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_63, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:txn\
        );
        Output = Net_63 (fanout=1)

    MacroCell: Name=\LCD_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_fifo_notfull\
        );
        Output = \LCD_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_2:BUART:pollcount_1\
            + Net_68 * \LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_load_fifo\ * \LCD_2:BUART:rx_fifofull\
        );
        Output = \LCD_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_fifonotempty\ * 
              \LCD_2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\ * 
              \Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_counter_dp\ * 
              !\Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * \Surtidor:BUART:tx_counter_dp\
        );
        Output = \Surtidor:BUART:txn\ (fanout=3)

    MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !Net_6 * 
              \Surtidor:BUART:rx_last\
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !Net_6 * MODIN1_1
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              Net_6 * !MODIN1_1 * MODIN1_0
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !Net_6 * MODIN1_0
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              Net_6 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\Surtidor:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
        );
        Output = \Surtidor:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              !\Surtidor:BUART:rx_parity_bit\
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\Impresora:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_1\ * 
              !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\ * !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * \Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:txn\ (fanout=2)

    MacroCell: Name=\Impresora:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_state_2\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\Impresora:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\Impresora:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Impresora:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !Net_19 * !MODIN5_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Impresora:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * !\Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Impresora:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !Net_19 * 
              \Impresora:BUART:rx_last\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Impresora:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !\Impresora:BUART:rx_count_0\
        );
        Output = \Impresora:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Impresora:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * \Impresora:BUART:rx_state_3\ * 
              \Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !Net_19 * MODIN5_1
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              Net_19 * !MODIN5_1 * MODIN5_0
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !Net_19 * MODIN5_0
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              Net_19 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\Impresora:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !Net_19 * !MODIN5_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \Impresora:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Impresora:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19
        );
        Output = \Impresora:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PC:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PC:BUART:txn\ * \PC:BUART:tx_state_1\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:txn\ * \PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\ * \PC:BUART:tx_counter_dp\
        );
        Output = \PC:BUART:txn\ (fanout=2)

    MacroCell: Name=\PC:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\ * !\PC:BUART:tx_counter_dp\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\PC:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_fifo_empty\ * !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_fifo_empty\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_fifo_empty\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\PC:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_state_2\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\ * !\PC:BUART:tx_counter_dp\
        );
        Output = \PC:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\PC:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_bitclk_dp\
        );
        Output = \PC:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\PC:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !Net_32 * !MODIN9_1
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\PC:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              !\PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\PC:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\PC:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !Net_32 * 
              \PC:BUART:rx_last\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\PC:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * 
              !\PC:BUART:rx_count_0\
        );
        Output = \PC:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\PC:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_state_3\ * \PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !Net_32 * 
              MODIN9_1
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * Net_32 * 
              !MODIN9_1 * MODIN9_0
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !Net_32 * 
              MODIN9_0
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * Net_32 * 
              !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\PC:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !Net_32 * !MODIN9_1
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
        );
        Output = \PC:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\PC:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \PC:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_1\ * 
              !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * \LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_state_2\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !Net_697 * !MODIN13_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !Net_697 * \LCD_1:BUART:rx_last\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !\LCD_1:BUART:rx_count_0\
        );
        Output = \LCD_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !Net_697 * MODIN13_1
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * Net_697 * 
              !MODIN13_1 * MODIN13_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !Net_697 * MODIN13_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * Net_697 * 
              !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\LCD_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !Net_697 * !MODIN13_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
        );
        Output = \LCD_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = \LCD_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_1\ * 
              !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * \LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\LCD_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_state_2\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * !Net_68
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LCD_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              !\LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LCD_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * !Net_68 * 
              \LCD_2:BUART:rx_last\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LCD_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:rx_count_0\
        );
        Output = \LCD_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LCD_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_state_3\ * \LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:pollcount_1\ * Net_68 * \LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !Net_68
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !\LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\LCD_2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * !Net_68 * 
              \LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * Net_68 * 
              !\LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\LCD_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * !Net_68
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LCD_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68
        );
        Output = \LCD_2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1133 ,
            cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
            cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Surtidor:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1133 ,
            cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
            cl0_comb => \Surtidor:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Surtidor:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1133 ,
            cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
            cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
            route_si => \Surtidor:BUART:rx_postpoll\ ,
            f0_load => \Surtidor:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Impresora:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            cs_addr_2 => \Impresora:BUART:tx_state_1\ ,
            cs_addr_1 => \Impresora:BUART:tx_state_0\ ,
            cs_addr_0 => \Impresora:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Impresora:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Impresora:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Impresora:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            cs_addr_0 => \Impresora:BUART:counter_load_not\ ,
            cl0_comb => \Impresora:BUART:tx_bitclk_dp\ ,
            cl1_comb => \Impresora:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Impresora:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            cs_addr_2 => \Impresora:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Impresora:BUART:rx_state_0\ ,
            cs_addr_0 => \Impresora:BUART:rx_bitclk_enable\ ,
            route_si => \Impresora:BUART:rx_postpoll\ ,
            f0_load => \Impresora:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Impresora:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Impresora:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PC:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PC:Net_9\ ,
            cs_addr_2 => \PC:BUART:tx_state_1\ ,
            cs_addr_1 => \PC:BUART:tx_state_0\ ,
            cs_addr_0 => \PC:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PC:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PC:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PC:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PC:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PC:Net_9\ ,
            cs_addr_0 => \PC:BUART:counter_load_not\ ,
            cl0_comb => \PC:BUART:tx_bitclk_dp\ ,
            cl1_comb => \PC:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PC:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \PC:Net_9\ ,
            cs_addr_2 => \PC:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \PC:BUART:rx_state_0\ ,
            cs_addr_0 => \PC:BUART:rx_bitclk_enable\ ,
            route_si => \PC:BUART:rx_postpoll\ ,
            f0_load => \PC:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \PC:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \PC:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_2 => \LCD_1:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD_1:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_0 => \LCD_1:BUART:counter_load_not\ ,
            cl0_comb => \LCD_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LCD_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD_1:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\ ,
            route_si => \LCD_1:BUART:rx_postpoll\ ,
            f0_load => \LCD_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_2 => \LCD_2:BUART:tx_state_1\ ,
            cs_addr_1 => \LCD_2:BUART:tx_state_0\ ,
            cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LCD_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_0 => \LCD_2:BUART:counter_load_not\ ,
            cl0_comb => \LCD_2:BUART:tx_bitclk_dp\ ,
            cl1_comb => \LCD_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LCD_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \LCD_2:BUART:rx_state_0\ ,
            cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\ ,
            route_si => \LCD_2:BUART:rx_postpoll\ ,
            f0_load => \LCD_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_106 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_2:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_106 ,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            z0_comb => \Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Surtidor:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1133 ,
            status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
            status_2 => \Surtidor:BUART:tx_status_2\ ,
            status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
            status_0 => \Surtidor:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Surtidor:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1133 ,
            status_5 => \Surtidor:BUART:rx_status_5\ ,
            status_4 => \Surtidor:BUART:rx_status_4\ ,
            status_3 => \Surtidor:BUART:rx_status_3\ ,
            status_2 => \Surtidor:BUART:rx_status_2\ ,
            interrupt => Net_8 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Impresora:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            status_3 => \Impresora:BUART:tx_fifo_notfull\ ,
            status_2 => \Impresora:BUART:tx_status_2\ ,
            status_1 => \Impresora:BUART:tx_fifo_empty\ ,
            status_0 => \Impresora:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Impresora:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            status_5 => \Impresora:BUART:rx_status_5\ ,
            status_4 => \Impresora:BUART:rx_status_4\ ,
            status_3 => \Impresora:BUART:rx_status_3\ ,
            interrupt => Net_21 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PC:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PC:Net_9\ ,
            status_3 => \PC:BUART:tx_fifo_notfull\ ,
            status_2 => \PC:BUART:tx_status_2\ ,
            status_1 => \PC:BUART:tx_fifo_empty\ ,
            status_0 => \PC:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PC:BUART:sRX:RxSts\
        PORT MAP (
            clock => \PC:Net_9\ ,
            status_5 => \PC:BUART:rx_status_5\ ,
            status_4 => \PC:BUART:rx_status_4\ ,
            status_3 => \PC:BUART:rx_status_3\ ,
            interrupt => Net_34 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            status_3 => \LCD_1:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD_1:BUART:tx_status_2\ ,
            status_1 => \LCD_1:BUART:tx_fifo_empty\ ,
            status_0 => \LCD_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            status_5 => \LCD_1:BUART:rx_status_5\ ,
            status_4 => \LCD_1:BUART:rx_status_4\ ,
            status_3 => \LCD_1:BUART:rx_status_3\ ,
            interrupt => Net_57 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            status_3 => \LCD_2:BUART:tx_fifo_notfull\ ,
            status_2 => \LCD_2:BUART:tx_status_2\ ,
            status_1 => \LCD_2:BUART:tx_fifo_empty\ ,
            status_0 => \LCD_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            status_5 => \LCD_2:BUART:rx_status_5\ ,
            status_4 => \LCD_2:BUART:rx_status_4\ ,
            status_3 => \LCD_2:BUART:rx_status_3\ ,
            interrupt => Net_70 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_106 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_100 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_106 ,
            status_3 => \Timer_2:TimerUDB:status_3\ ,
            status_2 => \Timer_2:TimerUDB:status_2\ ,
            status_0 => \Timer_2:TimerUDB:status_tc\ ,
            interrupt => Net_131 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_106 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_106 ,
            control_7 => \Timer_2:TimerUDB:control_7\ ,
            control_6 => \Timer_2:TimerUDB:control_6\ ,
            control_5 => \Timer_2:TimerUDB:control_5\ ,
            control_4 => \Timer_2:TimerUDB:control_4\ ,
            control_3 => \Timer_2:TimerUDB:control_3\ ,
            control_2 => \Timer_2:TimerUDB:control_2\ ,
            control_1 => \Timer_2:TimerUDB:control_1\ ,
            control_0 => \Timer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1133 ,
            load => \Surtidor:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Surtidor:BUART:rx_count_2\ ,
            count_1 => \Surtidor:BUART:rx_count_1\ ,
            count_0 => \Surtidor:BUART:rx_count_0\ ,
            tc => \Surtidor:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Impresora:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Impresora:Net_9\ ,
            load => \Impresora:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \Impresora:BUART:rx_count_2\ ,
            count_1 => \Impresora:BUART:rx_count_1\ ,
            count_0 => \Impresora:BUART:rx_count_0\ ,
            tc => \Impresora:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PC:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \PC:Net_9\ ,
            load => \PC:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \PC:BUART:rx_count_2\ ,
            count_1 => \PC:BUART:rx_count_1\ ,
            count_0 => \PC:BUART:rx_count_0\ ,
            tc => \PC:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD_1:Net_9\ ,
            load => \LCD_1:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \LCD_1:BUART:rx_count_2\ ,
            count_1 => \LCD_1:BUART:rx_count_1\ ,
            count_0 => \LCD_1:BUART:rx_count_0\ ,
            tc => \LCD_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\LCD_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LCD_2:Net_9\ ,
            load => \LCD_2:BUART:rx_counter_load\ ,
            count_6 => \LCD_2:BUART:rx_count_6\ ,
            count_5 => \LCD_2:BUART:rx_count_5\ ,
            count_4 => \LCD_2:BUART:rx_count_4\ ,
            count_3 => \LCD_2:BUART:rx_count_3\ ,
            count_2 => \LCD_2:BUART:rx_count_2\ ,
            count_1 => \LCD_2:BUART:rx_count_1\ ,
            count_0 => \LCD_2:BUART:rx_count_0\ ,
            tc => \LCD_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Surtidor:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Impresora:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_21 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\PC:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\LCD_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\LCD_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_70 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_83 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_100 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_131 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   24 :   48 :   72 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  132 :   60 :  192 : 68.75 %
  Unique P-terms              :  220 :  164 :  384 : 57.29 %
  Total P-terms               :  265 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    StatusI Registers         :   12 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    3 :    1 :    4 : 75.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.124ms
Tech mapping phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(5)][IoId=(6)] : IB1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : IB2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Pin_WP(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_LCD_1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rx_LCD_2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Rx_PC(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Rx_Print(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_TW(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SDown(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_LCD_1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Tx_LCD_2(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_PC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Tx_Print(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_TW(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : VinA(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : VinB(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Vmas(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Vmenos(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Volumen(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_2:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_3:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 55% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 77% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 99% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(5)][IoId=(6)] : IB1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : IB2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Pin_WP(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_LCD_1(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Rx_LCD_2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Rx_PC(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Rx_Print(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Rx_TW(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SDown(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_LCD_1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Tx_LCD_2(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_PC(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Tx_Print(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Tx_TW(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : VinA(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : VinB(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Vmas(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Vmenos(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Volumen(0) (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_2:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_3:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_129" overuses wire "AGL[4]"
Net "Net_292" overuses wire "AGL[4]"
Net "Net_129" overuses wire "amuxbusL"
Net "Net_142" overuses wire "amuxbusL"
Net "Net_129" overuses wire "AGL[4]"
Net "Net_292" overuses wire "AGL[4]"
Net "Net_129" overuses wire "amuxbusL"
Net "Net_142" overuses wire "amuxbusL"
Net "Net_129" overuses wire "AGL[4]"
Net "Net_292" overuses wire "AGL[4]"
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_129 {
    vidac_0_vout
    amuxbusl_x_vidac_0_vout
    amuxbusl
    amuxbusl_x_p4_4
    p4_4
  }
  Net: Net_142 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_dsm_0_vminus
    dsm_0_vminus
    agl7_x_dsm_0_vminus
    agl7
    agl7_x_p4_3
    p4_3
  }
  Net: Net_292 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agl4_x_agr4
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: \VDAC8_2:Net_77\ {
  }
  Net: \VDAC8_3:Net_77\ {
  }
}
Map of item to net {
  vidac_0_vout                                     -> Net_129
  amuxbusl_x_vidac_0_vout                          -> Net_129
  amuxbusl                                         -> Net_129
  amuxbusl_x_p4_4                                  -> Net_129
  p4_4                                             -> Net_129
  vidac_2_vout                                     -> Net_142
  agl5_x_vidac_2_vout                              -> Net_142
  agl5                                             -> Net_142
  agl5_x_dsm_0_vminus                              -> Net_142
  dsm_0_vminus                                     -> Net_142
  agl7_x_dsm_0_vminus                              -> Net_142
  agl7                                             -> Net_142
  agl7_x_p4_3                                      -> Net_142
  p4_3                                             -> Net_142
  vidac_3_vout                                     -> Net_292
  agr4_x_vidac_3_vout                              -> Net_292
  agr4                                             -> Net_292
  agl4_x_agr4                                      -> Net_292
  agl4                                             -> Net_292
  agl4_x_p0_4                                      -> Net_292
  p0_4                                             -> Net_292
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.421ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.44
                   Pterms :            5.76
               Macrocells :            3.22
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 957, final cost is 957 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         21 :       9.57 :       6.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_1\ * 
              !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:txn\ * \LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\ * !\LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_shift_out\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * \LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_state_2\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
        );
        Output = \LCD_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\ * !\LCD_1:BUART:tx_counter_dp\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_51, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:txn\
        );
        Output = Net_51 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_0 => \LCD_1:BUART:counter_load_not\ ,
        cl0_comb => \LCD_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LCD_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LCD_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        load => \LCD_2:BUART:rx_counter_load\ ,
        count_6 => \LCD_2:BUART:rx_count_6\ ,
        count_5 => \LCD_2:BUART:rx_count_5\ ,
        count_4 => \LCD_2:BUART:rx_count_4\ ,
        count_3 => \LCD_2:BUART:rx_count_3\ ,
        count_2 => \LCD_2:BUART:rx_count_2\ ,
        count_1 => \LCD_2:BUART:rx_count_1\ ,
        count_0 => \LCD_2:BUART:rx_count_0\ ,
        tc => \LCD_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_load_fifo\ * \Impresora:BUART:rx_fifofull\
        );
        Output = \Impresora:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_fifonotempty\ * 
              \Surtidor:BUART:rx_state_stop1_reg\
        );
        Output = \Surtidor:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * !\LCD_1:BUART:tx_state_2\
            + !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              !\LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_1\ * \LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_bitclk\
            + \LCD_1:BUART:tx_state_0\ * !\LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_state_1\ * !\LCD_1:BUART:tx_state_0\ * 
              \LCD_1:BUART:tx_fifo_empty\ * \LCD_1:BUART:tx_state_2\ * 
              \LCD_1:BUART:tx_bitclk\
        );
        Output = \LCD_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_fifo_notfull\
        );
        Output = \LCD_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_2 => \LCD_1:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD_1:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        status_3 => \LCD_1:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD_1:BUART:tx_status_2\ ,
        status_1 => \LCD_1:BUART:tx_fifo_empty\ ,
        status_0 => \LCD_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Impresora:BUART:rx_fifonotempty\ * 
              \Impresora:BUART:rx_state_stop1_reg\
        );
        Output = \Impresora:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Impresora:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !Net_19 * MODIN5_1
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              Net_19 * !MODIN5_1 * MODIN5_0
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !Net_19 * MODIN5_0
            + !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              Net_19 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * MODIN5_0
            + MODIN5_1
        );
        Output = \Impresora:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:rx_count_2\ * !\Impresora:BUART:rx_count_1\ * 
              !\Impresora:BUART:rx_count_0\
        );
        Output = \Impresora:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\Impresora:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        cs_addr_2 => \Impresora:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Impresora:BUART:rx_state_0\ ,
        cs_addr_0 => \Impresora:BUART:rx_bitclk_enable\ ,
        route_si => \Impresora:BUART:rx_postpoll\ ,
        f0_load => \Impresora:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Impresora:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Impresora:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Impresora:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        status_5 => \Impresora:BUART:rx_status_5\ ,
        status_4 => \Impresora:BUART:rx_status_4\ ,
        status_3 => \Impresora:BUART:rx_status_3\ ,
        interrupt => Net_21 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !Net_19 * !MODIN5_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              !\Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * !\Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !Net_19 * !MODIN5_1
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\ * \Impresora:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \Impresora:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_3\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * 
              \Impresora:BUART:rx_bitclk_enable\ * 
              \Impresora:BUART:rx_state_2\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !Net_19 * 
              \Impresora:BUART:rx_last\
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\Impresora:BUART:tx_ctrl_mark_last\ * 
              \Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \Impresora:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * !\Impresora:BUART:rx_state_3\ * 
              !\Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_19
        );
        Output = \Impresora:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Impresora:BUART:tx_ctrl_mark_last\ * 
              !\Impresora:BUART:rx_state_0\ * \Impresora:BUART:rx_state_3\ * 
              \Impresora:BUART:rx_state_2\
        );
        Output = \Impresora:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Impresora:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        load => \Impresora:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \Impresora:BUART:rx_count_2\ ,
        count_1 => \Impresora:BUART:rx_count_1\ ,
        count_0 => \Impresora:BUART:rx_count_0\ ,
        tc => \Impresora:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !Net_6 * 
              \Surtidor:BUART:rx_last\
        );
        Output = \Surtidor:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Surtidor:BUART:rx_load_fifo\ * \Surtidor:BUART:rx_fifofull\
        );
        Output = \Surtidor:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6
        );
        Output = \Surtidor:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !\Surtidor:BUART:rx_count_0\
        );
        Output = \Surtidor:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !Net_6 * MODIN1_0
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              Net_6 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              !Net_6 * MODIN1_1
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              Net_6 * !MODIN1_1 * MODIN1_0
            + !\Surtidor:BUART:rx_count_2\ * !\Surtidor:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Surtidor:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1133 ,
        status_5 => \Surtidor:BUART:rx_status_5\ ,
        status_4 => \Surtidor:BUART:rx_status_4\ ,
        status_3 => \Surtidor:BUART:rx_status_3\ ,
        status_2 => \Surtidor:BUART:rx_status_2\ ,
        interrupt => Net_8 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Surtidor:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * \Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\ * 
              !\Surtidor:BUART:rx_parity_error_pre\ * 
              !\Surtidor:BUART:rx_parity_bit\
        );
        Output = \Surtidor:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * \Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * 
              \Surtidor:BUART:rx_parity_error_pre\
        );
        Output = \Surtidor:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * 
              \Surtidor:BUART:rx_bitclk_enable\ * 
              !\Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              \Surtidor:BUART:rx_state_2\ * \Surtidor:BUART:rx_parity_bit\
            + !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              \Surtidor:BUART:rx_state_0\ * \Surtidor:BUART:rx_bitclk_enable\ * 
              \Surtidor:BUART:rx_postpoll\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_ctrl_mark_last\ * 
              !\Surtidor:BUART:rx_state_0\ * !\Surtidor:BUART:rx_state_3\ * 
              !\Surtidor:BUART:rx_state_2\
        );
        Output = \Surtidor:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1133 ,
        cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Surtidor:BUART:rx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\ ,
        route_si => \Surtidor:BUART:rx_postpoll\ ,
        f0_load => \Surtidor:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Surtidor:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1133 ,
        load => \Surtidor:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Surtidor:BUART:rx_count_2\ ,
        count_1 => \Surtidor:BUART:rx_count_1\ ,
        count_0 => \Surtidor:BUART:rx_count_0\ ,
        tc => \Surtidor:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:pollcount_1\ * Net_68 * \LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !Net_68
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              \LCD_2:BUART:pollcount_1\ * !\LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * !Net_68 * 
              \LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * Net_68 * 
              !\LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_2:BUART:pollcount_1\
            + Net_68 * \LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:rx_count_2\ * !\LCD_2:BUART:rx_count_1\ * 
              !\LCD_2:BUART:rx_count_0\
        );
        Output = \LCD_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_load_fifo\ * \LCD_2:BUART:rx_fifofull\
        );
        Output = \LCD_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_bitclk_dp\
        );
        Output = \LCD_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD_2:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\ ,
        route_si => \LCD_2:BUART:rx_postpoll\ ,
        f0_load => \LCD_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        status_5 => \LCD_1:BUART:rx_status_5\ ,
        status_4 => \LCD_1:BUART:rx_status_4\ ,
        status_3 => \LCD_1:BUART:rx_status_3\ ,
        interrupt => Net_57 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68
        );
        Output = \LCD_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_fifonotempty\ * 
              \LCD_1:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_1:BUART:rx_load_fifo\ * \LCD_1:BUART:rx_fifofull\
        );
        Output = \LCD_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !Net_697 * MODIN13_1
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * Net_697 * 
              !MODIN13_1 * MODIN13_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !Net_697 * MODIN13_0
            + !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * Net_697 * 
              !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_697 * MODIN13_0
            + MODIN13_1
        );
        Output = \LCD_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:rx_count_2\ * !\LCD_1:BUART:rx_count_1\ * 
              !\LCD_1:BUART:rx_count_0\
        );
        Output = \LCD_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \LCD_1:BUART:rx_state_0\ ,
        cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\ ,
        route_si => \LCD_1:BUART:rx_postpoll\ ,
        f0_load => \LCD_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LCD_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LCD_1:Net_9\ ,
        load => \LCD_1:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \LCD_1:BUART:rx_count_2\ ,
        count_1 => \LCD_1:BUART:rx_count_1\ ,
        count_0 => \LCD_1:BUART:rx_count_0\ ,
        tc => \LCD_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !Net_697 * !MODIN13_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * !\LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              !\LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !Net_697 * !MODIN13_1
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\ * 
              \LCD_1:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
        );
        Output = \LCD_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_3\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_bitclk_enable\ * \LCD_1:BUART:rx_state_2\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !Net_697 * \LCD_1:BUART:rx_last\
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_5
            + !\LCD_1:BUART:tx_ctrl_mark_last\ * \LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\ * 
              !MODIN16_6 * !MODIN16_4
        );
        Output = \LCD_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              !\LCD_1:BUART:rx_state_3\ * !\LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = \LCD_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_1:BUART:tx_ctrl_mark_last\ * !\LCD_1:BUART:rx_state_0\ * 
              \LCD_1:BUART:rx_state_3\ * \LCD_1:BUART:rx_state_2\
        );
        Output = \LCD_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_106 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_106 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LCD_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\ * \Timer_2:TimerUDB:per_zero\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_fifonotempty\ * \PC:BUART:rx_state_stop1_reg\
        );
        Output = \PC:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Surtidor:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_2:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_106 ,
        cs_addr_1 => \Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        z0_comb => \Timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_106 ,
        status_3 => \Timer_2:TimerUDB:status_3\ ,
        status_2 => \Timer_2:TimerUDB:status_2\ ,
        status_0 => \Timer_2:TimerUDB:status_tc\ ,
        interrupt => Net_131 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_106 ,
        control_7 => \Timer_2:TimerUDB:control_7\ ,
        control_6 => \Timer_2:TimerUDB:control_6\ ,
        control_5 => \Timer_2:TimerUDB:control_5\ ,
        control_4 => \Timer_2:TimerUDB:control_4\ ,
        control_3 => \Timer_2:TimerUDB:control_3\ ,
        control_2 => \Timer_2:TimerUDB:control_2\ ,
        control_1 => \Timer_2:TimerUDB:control_1\ ,
        control_0 => \Timer_2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !Net_32 * !MODIN9_1
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * !\PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              !\PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !Net_32 * !MODIN9_1
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\ * 
              \PC:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
        );
        Output = \PC:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_3\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_bitclk_enable\ * \PC:BUART:rx_state_2\
            + !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !Net_32 * 
              \PC:BUART:rx_last\
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_5
            + !\PC:BUART:tx_ctrl_mark_last\ * \PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \PC:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              !\PC:BUART:rx_state_3\ * !\PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \PC:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PC:BUART:tx_ctrl_mark_last\ * !\PC:BUART:rx_state_0\ * 
              \PC:BUART:rx_state_3\ * \PC:BUART:rx_state_2\
        );
        Output = \PC:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\PC:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \PC:Net_9\ ,
        load => \PC:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \PC:BUART:rx_count_2\ ,
        count_1 => \PC:BUART:rx_count_1\ ,
        count_0 => \PC:BUART:rx_count_0\ ,
        tc => \PC:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !Net_32 * 
              MODIN9_1
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * Net_32 * 
              !MODIN9_1 * MODIN9_0
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * MODIN9_1 * 
              !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * !Net_32 * 
              MODIN9_0
            + !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * Net_32 * 
              !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_32 * MODIN9_0
            + MODIN9_1
        );
        Output = \PC:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:rx_count_2\ * !\PC:BUART:rx_count_1\ * 
              !\PC:BUART:rx_count_0\
        );
        Output = \PC:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_6 * MODIN1_0
            + MODIN1_1
        );
        Output = \Surtidor:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PC:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \PC:Net_9\ ,
        cs_addr_2 => \PC:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \PC:BUART:rx_state_0\ ,
        cs_addr_0 => \PC:BUART:rx_bitclk_enable\ ,
        route_si => \PC:BUART:rx_postpoll\ ,
        f0_load => \PC:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \PC:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \PC:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_106 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_100 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * !Net_68
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * !\LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              !\LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * !Net_68
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\ * 
              \LCD_2:BUART:rx_state_2\ * !\LCD_2:BUART:pollcount_1\ * 
              !\LCD_2:BUART:pollcount_0\
        );
        Output = \LCD_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_3\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_bitclk_enable\ * \LCD_2:BUART:rx_state_2\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * !Net_68 * 
              \LCD_2:BUART:rx_last\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_5\
            + !\LCD_2:BUART:tx_ctrl_mark_last\ * \LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\ * 
              !\LCD_2:BUART:rx_count_6\ * !\LCD_2:BUART:rx_count_4\
        );
        Output = \LCD_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              !\LCD_2:BUART:rx_state_3\ * !\LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_2:BUART:rx_fifonotempty\ * 
              \LCD_2:BUART:rx_state_stop1_reg\
        );
        Output = \LCD_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_2:BUART:tx_ctrl_mark_last\ * !\LCD_2:BUART:rx_state_0\ * 
              \LCD_2:BUART:rx_state_3\ * \LCD_2:BUART:rx_state_2\
        );
        Output = \LCD_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PC:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PC:Net_9\ ,
        cs_addr_0 => \PC:BUART:counter_load_not\ ,
        cl0_comb => \PC:BUART:tx_bitclk_dp\ ,
        cl1_comb => \PC:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        status_5 => \LCD_2:BUART:rx_status_5\ ,
        status_4 => \LCD_2:BUART:rx_status_4\ ,
        status_3 => \LCD_2:BUART:rx_status_3\ ,
        interrupt => Net_70 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\ * !\PC:BUART:tx_counter_dp\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_state_2\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\ * !\PC:BUART:tx_counter_dp\
        );
        Output = \PC:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_bitclk_dp\
        );
        Output = \PC:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_fifo_empty\ * !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_fifo_empty\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_fifo_empty\ * \PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_0\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              \PC:BUART:tx_fifo_empty\ * \PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\
        );
        Output = \PC:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_fifo_notfull\
        );
        Output = \PC:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PC:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PC:Net_9\ ,
        cs_addr_2 => \PC:BUART:tx_state_1\ ,
        cs_addr_1 => \PC:BUART:tx_state_0\ ,
        cs_addr_0 => \PC:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PC:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PC:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PC:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PC:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PC:Net_9\ ,
        status_3 => \PC:BUART:tx_fifo_notfull\ ,
        status_2 => \PC:BUART:tx_status_2\ ,
        status_1 => \PC:BUART:tx_fifo_empty\ ,
        status_0 => \PC:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\ * 
              \Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_counter_dp\ * 
              !\Surtidor:BUART:tx_parity_bit\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * !\Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_shift_out\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * \Surtidor:BUART:tx_counter_dp\
        );
        Output = \Surtidor:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_bitclk_dp\
        );
        Output = \Surtidor:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:txn\ * \Surtidor:BUART:tx_state_1\ * 
              !\Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
            + !\Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\ * 
              \Surtidor:BUART:tx_parity_bit\
        );
        Output = \Surtidor:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1133 ,
        cs_addr_0 => \Surtidor:BUART:counter_load_not\ ,
        cl0_comb => \Surtidor:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Surtidor:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_state_2\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_bitclk_dp\
        );
        Output = \LCD_2:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_63, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:txn\
        );
        Output = Net_63 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_14, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:txn\
        );
        Output = Net_14 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PC:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PC:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PC:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PC:BUART:rx_load_fifo\ * \PC:BUART:rx_fifofull\
        );
        Output = \PC:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_0 => \LCD_2:BUART:counter_load_not\ ,
        cl0_comb => \LCD_2:BUART:tx_bitclk_dp\ ,
        cl1_comb => \LCD_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PC:BUART:sRX:RxSts\
    PORT MAP (
        clock => \PC:Net_9\ ,
        status_5 => \PC:BUART:rx_status_5\ ,
        status_4 => \PC:BUART:rx_status_4\ ,
        status_3 => \PC:BUART:rx_status_3\ ,
        interrupt => Net_34 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LCD_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PC:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:tx_bitclk_dp\
        );
        Output = \PC:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_1\ * 
              !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:txn\ * \Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\ * !\Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_shift_out\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * \Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        cs_addr_0 => \Impresora:BUART:counter_load_not\ ,
        cl0_comb => \Impresora:BUART:tx_bitclk_dp\ ,
        cl1_comb => \Impresora:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_bitclk_dp\
        );
        Output = \Impresora:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_fifo_notfull\
        );
        Output = \Impresora:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PC:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PC:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PC:BUART:txn\ * \PC:BUART:tx_state_1\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:txn\ * \PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\
            + !\PC:BUART:tx_state_1\ * \PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_state_2\ * !\PC:BUART:tx_bitclk\
            + \PC:BUART:tx_state_1\ * !\PC:BUART:tx_state_0\ * 
              !\PC:BUART:tx_shift_out\ * !\PC:BUART:tx_state_2\ * 
              \PC:BUART:tx_bitclk\ * \PC:BUART:tx_counter_dp\
        );
        Output = \PC:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_27, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PC:BUART:txn\
        );
        Output = Net_27 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_fifo_notfull\
        );
        Output = \Surtidor:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Impresora:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        cs_addr_2 => \Impresora:BUART:tx_state_1\ ,
        cs_addr_1 => \Impresora:BUART:tx_state_0\ ,
        cs_addr_0 => \Impresora:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Impresora:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Impresora:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Impresora:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Impresora:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Impresora:Net_9\ ,
        status_3 => \Impresora:BUART:tx_fifo_notfull\ ,
        status_2 => \Impresora:BUART:tx_status_2\ ,
        status_1 => \Impresora:BUART:tx_fifo_empty\ ,
        status_0 => \Impresora:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Surtidor:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * !\Surtidor:BUART:tx_state_2\
            + !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              !\Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\ * !\Surtidor:BUART:tx_counter_dp\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Surtidor:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_fifo_empty\ * \Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Surtidor:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_0\ * !\Surtidor:BUART:tx_state_2\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Surtidor:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1133) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Surtidor:BUART:tx_state_1\ * !\Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_state_2\ * \Surtidor:BUART:tx_bitclk\
            + \Surtidor:BUART:tx_state_1\ * \Surtidor:BUART:tx_state_0\ * 
              \Surtidor:BUART:tx_bitclk\
        );
        Output = \Surtidor:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Impresora:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Impresora:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * 
              !\Impresora:BUART:tx_state_2\
            + !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              !\Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_0\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Impresora:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Impresora:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_state_2\ * \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * \Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_bitclk\
            + \Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\ * !\Impresora:BUART:tx_counter_dp\
        );
        Output = \Impresora:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Impresora:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Impresora:BUART:tx_state_1\ * !\Impresora:BUART:tx_state_0\ * 
              \Impresora:BUART:tx_fifo_empty\ * \Impresora:BUART:tx_state_2\ * 
              \Impresora:BUART:tx_bitclk\
        );
        Output = \Impresora:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Surtidor:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1133 ,
        cs_addr_2 => \Surtidor:BUART:tx_state_1\ ,
        cs_addr_1 => \Surtidor:BUART:tx_state_0\ ,
        cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Surtidor:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Surtidor:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1133 ,
        status_3 => \Surtidor:BUART:tx_fifo_notfull\ ,
        status_2 => \Surtidor:BUART:tx_status_2\ ,
        status_1 => \Surtidor:BUART:tx_fifo_empty\ ,
        status_0 => \Surtidor:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * !\LCD_2:BUART:tx_counter_dp\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_2:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_1\ * 
              !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:txn\ * \LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_state_2\ * !\LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_shift_out\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\ * \LCD_2:BUART:tx_counter_dp\
        );
        Output = \LCD_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\LCD_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_fifo_notfull\
        );
        Output = \LCD_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\LCD_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LCD_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LCD_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * !\LCD_2:BUART:tx_state_2\
            + !\LCD_2:BUART:tx_state_1\ * !\LCD_2:BUART:tx_state_0\ * 
              !\LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_1\ * \LCD_2:BUART:tx_state_0\ * 
              \LCD_2:BUART:tx_fifo_empty\ * \LCD_2:BUART:tx_bitclk\
            + \LCD_2:BUART:tx_state_0\ * !\LCD_2:BUART:tx_state_2\ * 
              \LCD_2:BUART:tx_bitclk\
        );
        Output = \LCD_2:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        cs_addr_2 => \LCD_2:BUART:tx_state_1\ ,
        cs_addr_1 => \LCD_2:BUART:tx_state_0\ ,
        cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LCD_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LCD_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \LCD_2:Net_9\ ,
        status_3 => \LCD_2:BUART:tx_fifo_notfull\ ,
        status_2 => \LCD_2:BUART:tx_status_2\ ,
        status_1 => \LCD_2:BUART:tx_fifo_empty\ ,
        status_0 => \LCD_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Impresora:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_21 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\LCD_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\LCD_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_70 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\PC:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_34 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\Surtidor:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_100 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_131 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_83 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Volumen(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Volumen(0)__PA ,
        analog_term => Net_292 ,
        pad => Volumen(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD_1(0)__PA ,
        fb => Net_697 ,
        pad => Rx_LCD_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_LCD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD_1(0)__PA ,
        input => Net_51 ,
        pad => Tx_LCD_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_TW(0)__PA ,
        input => Net_2 ,
        pad => Tx_TW(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_TW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_TW(0)__PA ,
        fb => Net_6 ,
        pad => Rx_TW(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vmas(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vmas(0)__PA ,
        pad => Vmas(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vmenos(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vmenos(0)__PA ,
        pad => Vmenos(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = SDown(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDown(0)__PA ,
        pad => SDown(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VinB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinB(0)__PA ,
        analog_term => Net_142 ,
        pad => VinB(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VinA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VinA(0)__PA ,
        analog_term => Net_129 ,
        pad => VinA(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LCD_2(0)__PA ,
        fb => Net_68 ,
        pad => Rx_LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_LCD_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LCD_2(0)__PA ,
        input => Net_63 ,
        pad => Tx_LCD_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB1(0)__PA ,
        pad => IB1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = IB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB2(0)__PA ,
        pad => IB2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_PC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_PC(0)__PA ,
        input => Net_27 ,
        pad => Tx_PC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_PC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_PC(0)__PA ,
        fb => Net_32 ,
        pad => Rx_PC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_WP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_WP(0)__PA ,
        pad => Pin_WP(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        input => \I2C_1:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        input => \I2C_1:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Print(0)__PA ,
        input => Net_14 ,
        pad => Tx_Print(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_Print(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Print(0)__PA ,
        fb => Net_19 ,
        pad => Rx_Print(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \LCD_1:Net_9\ ,
            dclk_0 => \LCD_1:Net_9_local\ ,
            dclk_glb_1 => \LCD_2:Net_9\ ,
            dclk_1 => \LCD_2:Net_9_local\ ,
            dclk_glb_2 => \PC:Net_9\ ,
            dclk_2 => \PC:Net_9_local\ ,
            dclk_glb_3 => \Impresora:Net_9\ ,
            dclk_3 => \Impresora:Net_9_local\ ,
            dclk_glb_4 => Net_1133 ,
            dclk_4 => Net_1133_local ,
            dclk_glb_5 => Net_106 ,
            dclk_5 => Net_106_local ,
            dclk_glb_6 => Net_1129 ,
            dclk_6 => Net_1129_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_1:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_1:Net_1109_0\ ,
            sda_in => \I2C_1:Net_1109_1\ ,
            scl_out => \I2C_1:Net_643_0\ ,
            sda_out => \I2C_1:sda_x_wire\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_Animacion2:TimerHW\
        PORT MAP (
            clock => Net_1129 ,
            enable => __ONE__ ,
            tc => \Timer_Animacion2:Net_51\ ,
            cmp => \Timer_Animacion2:Net_261\ ,
            irq => Net_83 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_Animacion:TimerHW\
        PORT MAP (
            clock => Net_1129 ,
            enable => __ONE__ ,
            tc => \Timer_Animacion:Net_51\ ,
            cmp => \Timer_Animacion:Net_261\ ,
            irq => Net_76 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_129 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_2:viDAC8\
        PORT MAP (
            vout => Net_142 ,
            iout => \VDAC8_2:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_3:viDAC8\
        PORT MAP (
            vout => Net_292 ,
            iout => \VDAC8_3:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   0 |   4 |     * |      NONE |      HI_Z_ANALOG |  Volumen(0) | Analog(Net_292)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL | Rx_LCD_1(0) | FB(Net_697)
     |   7 |     * |      NONE |         CMOS_OUT | Tx_LCD_1(0) | In(Net_51)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |    Tx_TW(0) | In(Net_2)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Rx_TW(0) | FB(Net_6)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     Vmas(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   Vmenos(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   4 |   2 |     * |      NONE |         CMOS_OUT |    SDown(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |     VinB(0) | Analog(Net_142)
     |   4 |     * |      NONE |      HI_Z_ANALOG |     VinA(0) | Analog(Net_129)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   5 |   4 |     * |      NONE |     HI_Z_DIGITAL | Rx_LCD_2(0) | FB(Net_68)
     |   5 |     * |      NONE |         CMOS_OUT | Tx_LCD_2(0) | In(Net_63)
     |   6 |     * |      NONE |      RES_PULL_UP |      IB1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |      IB2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT |    Tx_PC(0) | In(Net_27)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    Rx_PC(0) | FB(Net_32)
     |   4 |     * |      NONE |         CMOS_OUT |   Pin_WP(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |    SCL_1(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |    SDA_1(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT | Tx_Print(0) | In(Net_14)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | Rx_Print(0) | FB(Net_19)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 3s.416ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.993ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Unificada_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.873ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.358ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.419ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.481ms
API generation phase: Elapsed time ==> 2s.917ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
