0|10000|Public
40|$|Nowadays, <b>power</b> <b>consumption</b> <b>reduction</b> {{techniques}} are being increasingly used in computer systems, and high-performance computing {{systems are not}} an exception. In particular, the power consumed by the interconnect circuitry has a nonnegligible contribution to the total system budget. In this scenario, fat-tree interconnection networks {{are one of the}} most popular topologies. This topology is particularly well-suited for applying <b>power</b> <b>consumption</b> <b>reduction</b> techniques since it provides multiple alternative paths for each source/destination pair. In this paper, we present a mechanism that dynamically adjusts the available network bandwidth by switching links on and off, according to the traffic requirements. This mechanism provides significant <b>reduction</b> in <b>power</b> <b>consumption</b> while maintaining the original underlying routing algorithm. Our extensive simulation results clearly show that significant <b>power</b> <b>consumption</b> <b>reductions</b> can be obtained, at the expense of slight latency increase for low loads. ...|$|R
30|$|A {{stochastic}} modelling for dynamic {{power management}} along with dynamic {{voltage and frequency}} scaling will be the effective way of <b>power</b> <b>consumption</b> <b>reduction</b> in wireless sensor networks.|$|R
40|$|Abstract- In {{this paper}} {{advances}} on analog filter design for telecom transceivers are addressed. Portable devices require a strong <b>power</b> <b>consumption</b> <b>reduction</b> {{to increase the}} battery life. Since a considerable part of the <b>power</b> <b>consumption</b> {{is due to the}} analog baseband filters, improved and/or novel analog filter design approaches have to be developed. In this paper some advances on this field reported in last years are summarized. Each design (developed for different standards) exploits the standard specifications with different architectures and circuit strategies devoted to <b>power</b> <b>consumption</b> <b>reduction.</b> The first is for reconfigurable Bluetooth/UMTS/WLAN receivers, the second is for very-low voltage (550 mV) WLAN receivers, the third one is for impulse-radio UWB receivers, while the fourth is for very low-power OFDB-UWB receivers. I...|$|R
40|$|Abstract. Nowadays, <b>power</b> <b>consumption</b> <b>reduction</b> {{techniques}} are being increasingly used in computer systems, and high-performance computing {{systems are not}} an exception. In particular, the power consumed by the interconnect circuitry has a non-negligible contribution to the total system budget. In this scenario, fat-tree interconnection networks {{are one of the}} most popular topologies. This topology is particularly well-suited for applying <b>power</b> <b>consumption</b> <b>reduction</b> techniques since it provides multiple alternative paths for each source/destination pair. In this paper, we present a mechanism that dynamically adjusts the available network bandwidth by switching links on and off, according to the traffic requirements. This mechanism provides significant <b>reduction</b> in <b>power</b> <b>consumption</b> while maintaining the original underlying routing algorithm, at the expense of slight latency increase for low loads. ...|$|R
3000|$|The {{investigation}} of the computed power figures for the Multitasking operation mode (cf. Fig. 4) reveals a maximum <b>power</b> <b>consumption</b> <b>reduction</b> of 81.5 % in case of instruction memory. As for the Combined setup, an increase of the mems [...]...|$|R
30|$|The {{main idea}} is that in {{embedded}} and mobile systems, {{it is possible to}} save energy and reduce <b>power</b> <b>consumption</b> by taking the context information into account. It could be attained by monitoring sensors that exist in mobile devices. Sensors’ data are processed and correlated to possible <b>power</b> <b>consumption</b> <b>reduction</b> opportunities.|$|R
3000|$|... [...])). The {{estimation}} of <b>power</b> <b>consumption</b> <b>reduction</b> {{is referred to}} the average subsampling ratio in that the <b>power</b> <b>consumption</b> should be proportional to the subsampling amount. The higher the subsampling amount, the more the <b>power</b> <b>consumption.</b> One can also adjust the size of search range or calculation precision for achieving the quality-stationary. However, either approach cannot have high degree of flexibility for hardware implementation.|$|R
40|$|It {{is shown}} how a self-cascode {{configuration}} can be profitably {{used in a}} micro-power operational transconductance amplifier (OTA), to enhance the output voltage swing, which eventually results in a <b>power</b> <b>consumption</b> <b>reduction.</b> A practical design example is proposed and used {{in order to discuss}} and quantify the circuit performance...|$|R
40|$|Abstract:- A {{modified}} Linear Feedback Shift Register {{is designed}} in which <b>power</b> <b>consumption</b> <b>reduction</b> by deactivating the clock signal to Flip Flop when the output signal is same as input signal. The <b>power</b> <b>consumption</b> {{of the new}} LFSR is reduced due to the reduced switching of Flip Flop To verify, the maximum, minimum and average Keywords:- LFSR, Optimization,Low Power, test Patterns I...|$|R
40|$|<b>Power</b> <b>consumption</b> <b>reduction</b> is transpiring {{drift in}} area of VLSI digital signal processing. This {{gives rise to}} need of {{minimization}} of silicon area which is done by folding algorithm. As silicon area decreases powerconsumption of a circuit decreases. Folding is an algorithm which reduces silicon chip area by combining various arithmetic operations into one operation by time scheduling technique. It is applied on iterative data flow graph with appropriate folding set. Least mean square algorithm alters coefficients of Adaptive filter {{in order to achieve}} desired output. Proposed work is focused on design of efficient VLSI architecture for LMS adaptive filter aims at reducing mainly area which results in <b>power</b> <b>consumption</b> <b>reduction</b> and hardware complexity. LMS filter structure used here is called non-canonical as transpose FIR structure is used. Results show that numbers of adders are reduced by 37. 5...|$|R
40|$|Abstract — Keeping {{essential}} communication {{under the}} minimum power {{is crucial in}} emergency environment. <b>Power</b> <b>consumption</b> will therefore {{be one of the}} most important issues to realize both platform and communication environment. This paper reports current status of a research project named "ultra-low-power data-driven networking system(ULP-DDNS) ". ULP-DDNS project is aiming at development of data-driven networking system which can achieve ultra-low-power consumption: 1 / 300 (down to hopefully 1 / 1000 for final target) less than the present system. This paper first describes the effect of <b>power</b> <b>consumption</b> <b>reduction</b> schemes in ad hoc networking architecture. This paper then demonstrates data-driven implementation of UDP/IP and its <b>power</b> <b>consumption</b> <b>reduction</b> schemes on ultra-low-power data-driven chip multiprocessor(ULP-DDCMP) Furthermore, the authors propose data-driven load balancing scheme to maintain the networking system in working without over-loaded state. Then, this paper describes an implementation of ULP-DDCMP platform simulator and demonstrates its experimental result. Finally, the authors discuss about applying ULP-DDNS to ubiquitous sensor network as the future works...|$|R
40|$|International audienceThis paper {{presents}} an innovative conditioning and read-out interface for resistive MEMS sensor named “activebridge”. Different implementations {{of the proposed}} structure were evaluated by electrical simulations, using a 0. 35 μm AMS technology. The results demonstrate a significant <b>power</b> <b>consumption</b> <b>reduction</b> for a given SNR or a greater SNR for a given current consumption...|$|R
40|$|The article {{deals with}} the battery screwdriver’s {{electric}} <b>power</b> <b>consumption</b> <b>reduction.</b> Because of the wide usage of such kind of tools, {{this is quite a}} significant task. The <b>reduction</b> of electric <b>power</b> <b>consumption</b> in mass production where the battery screwdrivers are used would allow to increase the battery’s exploitation life and reduce the charging time. As a result the production would rise and the first costs will diminish...|$|R
40|$|Czech Republic In {{this paper}} recent semi-batch {{chromium}} sludge processing is compared with batch processing by simulation means mainly. A possible time and/or <b>power</b> <b>consumption</b> <b>reduction</b> using these two techniques is monitored {{to optimize the}} process. The process itself is strongly exothermic so the temperature control is necessary to keep the temperature under critical temperature point...|$|R
5000|$|Alternate {{lighting}} of surfaces (ALiS) is type of plasma display technology jointly developed by Fujitsu and Hitachi in 1999. Alternate {{lighting of}} surfaces uses an interlaced scanning method {{rather than a}} progressive one. This technique allows native lower resolution plasma display panels to display at higher resolutions. This technique also helps in prolonging panel life and <b>power</b> <b>consumption</b> <b>reductions.</b>|$|R
30|$|Very often, the {{proposed}} (mechanism for) <b>power</b> <b>consumption</b> <b>reduction</b> is only considered in a theoretical or analytical way, or {{is based on}} simulations. For example, in[22] a new metric for energy-efficient cooperative transmission is introduced and applied to a theoretical case. Simulations of an energy-efficient clustering algorithm are presented in[23]. In this article however, the framework is experimentally tested in an actual network.|$|R
40|$|Current {{trends in}} {{high-performance}} parallel computers show that fat-tree interconnection networks {{are one of}} the most popular topologies. The particular characteristics of this topology, that provide multiple alternative paths for each source/destination pair, make it an excellent candi-date for applying <b>power</b> <b>consumption</b> <b>reduction</b> techniques. Such techniques are being increasingly applied in computer systems and the interconnection network is not an excep-tion, since its contribution to the system power budget is not negligible. In this paper, we present a mechanism that dynamically switches on and off network links as a function of traffic. The mechanism is designed to guarantee network connectivity, according to the underlying routing algorithm. In this way, the default routing algorithm can be used re-gardless of the power saving actions taken, thus simplifying router design. Our simulation results show that significant network <b>power</b> <b>consumption</b> <b>reductions</b> can be obtained at no cost. Latency remains the same although the number of operating network links is dynamically adjusted. ...|$|R
40|$|Network <b>power</b> <b>consumption</b> <b>reduction</b> has {{recently}} become an active research topic. In this paper, we propose {{a novel approach}} to save <b>power</b> <b>consumption</b> of a three-cell microcellular network. When the traffic load in the middle cell is low, it can be switched-off and its users are covered. This is enabled by increasing the transmission power of one sector antenna in the two neighboring cells. Numerical results show that by increasing antenna transmission power of the two sectors, the overall network <b>power</b> <b>consumption</b> can be reduced...|$|R
40|$|In {{microelectronics}} design, <b>power</b> <b>consumption,</b> {{speed of}} operation, are crucial constraints. Propagation delay of circuit component {{has an impact}} on such factors. Pipelining and parallel processing strategies are utilized for desirable propagation delays and hence for clock and throughput variation respectively. To some extent variation in propagation delay is responsible for <b>power</b> <b>consumption</b> <b>reduction.</b> In this paper, pipelining and parallel processing concepts are analyzed with reference to task scheduling in real time system. <b>Power</b> <b>consumption</b> and speed of operation issues of such systems are analyzed...|$|R
40|$|The paper {{analyzed}} here presents two novel {{techniques for}} reducing energy consumption, based on Razor DVS, a global voltage scaling scheme. The new techniques involve local (per-pipeline-stage) voltage scaling and time borrowing to improve pipeline balance. The finer granularity control offered by these local techniques significantly improves <b>power</b> <b>consumption</b> <b>reduction</b> {{when compared to}} Razor DVS – which offers a 28 % power saving on its own. 1...|$|R
40|$|Abstract. The charge {{recovery}} logic {{families have}} been designed several years ago not in order to eliminate the side-channel leakage but to reduce the <b>power</b> <b>consumption.</b> However, {{in this article we}} present a new charge recovery logic style not only to gain high energy efficiency but also to achieve the resistance against side-channel attacks (SDA) especially against differential power analysis (DPA) attacks. Simulation results show a significant improvement in DPA-resistance level as well as in <b>power</b> <b>consumption</b> <b>reduction</b> in comparison with DPA-resistant logic styles proposed so far. ...|$|R
40|$|By {{partitioning}} {{a hardware}} design into several blocks and adjusting the voltage {{of the different}} blocks individually, an overall <b>power</b> <b>consumption</b> <b>reduction</b> is possible. An algorithm and a hardware solution for assigning two supply voltages to a design divided into blocks is presented. The two supply voltages are optimized using an on-chip controller. The on-chip controller assigns {{one of the two}} supply voltages to each block. This defines a solution suitable for reconfigurable design...|$|R
30|$|The {{fairness}} ratio {{obtained by}} the proposed optimization-based approach is then used in the proposed fairness-based encoder complexity and bitrate allocation algorithm for the test scenes. The {{results show that the}} amount of <b>power</b> <b>consumption</b> <b>reduction</b> {{obtained by the}} proposed techniques varies according to the test sequences used. In general, the improvement obtained by the fairness based with adjustment technique is 8.18 % on average against the MaximumFairness algorithm and 6.97 % on average against CommonConfig algorithm. In addition to that, the proposed algorithm also shows better performance in terms of nodes’ average <b>power</b> <b>consumption</b> and standard deviation of nodes’ <b>power</b> <b>consumption.</b>|$|R
40|$|As {{scaling of}} {{conventional}} metal-oxide-semiconductor {{field effect transistor}} is approaching its fundamental and technological limits, alternate device solutions are being developed. FinFET is rapidly replacing conventional CMOS transistors as it offer lot of improvements in <b>power</b> <b>consumption,</b> propagation delay and propagation delay product (PDP). This paper presents design & simulation of a double gate FinFET based ultra low power 2 -bit Carry Save Adder (CSA) cell. A comprehensive comparison of FinFET and CMOS based 2 -bit carry save adder has been performed. The CMOS & FinFET based 2 -bit carry save adder circuits are evaluated at 32 nm & 45 nm nanoscale technology nodes using Predictive Technology Models (PTM). At 45 nm technology node, the FinFET based carry save adder results shows average <b>power</b> <b>consumption</b> <b>reduction</b> of 39. 75 %; propagation delay reduction of 92. 50 % and a propagation delay product (PDP) improvement of 94. 42 % as compared to CMOS counterparts. The FinFET based carry save adder results shows average <b>power</b> <b>consumption</b> <b>reduction</b> of 42. 19 %; propagation delay reduction of 86. 86 % and a propagation delay product (PDP) improvement of 92. 22 % as compared to CMOS based carry save adder at 32 nm technology node...|$|R
40|$|As {{both the}} bit rate {{required}} by applications on mobile devices {{and the number}} of those mobile devices are steadily growing, wireless access networks need to be expanded. As wireless networks also consume a lot of energy, it is important to develop energy-efficient wireless access networks in the near future. In this study, a capacity-based deployment tool for the design of energy-efficient wireless access networks is proposed. Capacity-based means that the network responds to the instantaneous bit rate requirements of the users active in the selected area. To the best of our knowledge, such a deployment tool for energy-efficient wireless access networks has never been presented before. This deployment tool is applied to a realistic case in Ghent, Belgium, to investigate three main functionalities incorporated in LTE-Advanced: carrier aggregation, heterogeneous deployments, and Multiple-Input Multiple-Output (MIMO). The results show that it is recommended to introduce femtocell base stations, supporting both MIMO and carrier aggregation, into the network (heterogeneous deployment) to reduce the network's <b>power</b> <b>consumption.</b> For the selected area and the assumptions made, this results in a <b>power</b> <b>consumption</b> <b>reduction</b> up to 70 %. Introducing femtocell base stations without MIMO and carrier aggregation can already result in a significant <b>power</b> <b>consumption</b> <b>reduction</b> of 38 %...|$|R
30|$|Therefore, {{in these}} two MIMO configurations, the {{optimized}} adaptive WBAN results in a gain of up to 2  dB over the non-optimized adaptive WBAN, and up to 6  dB over the non-adaptive WBAN. Translating to the power saving, the optimized adaptive approach provides a <b>power</b> <b>consumption</b> <b>reduction</b> by up to 37 and 75 %, compared to the two counterparts. Overall, the schemes achieve the aim, i.e., gaining better BER performance for high data rate WBAN applications with a reasonably high throughput.|$|R
40|$|In {{this design}} are {{mentioned}} processes of <b>power</b> <b>consumption</b> <b>reduction</b> of battery-powered devices. Execution {{of a project}} is software SPI for MMC card and file system FAT 16 without extension of VFAT (Virtual File Allocation Table) – LFN (Long File Names). Hardware design consists of boost power supply, linear stabilizer, external RTC (Real Time Clock), IRQ low power modul, interface for MMC (Multi Media Card) and circuits for RS- 232, RS- 485. There is either a design of analog measuring interface...|$|R
40|$|Nowadays {{energy crisis}} {{and global warming}} {{problems}} are hanging over everyone's head, urging much research work on energy saving. In the ICT industry, which is becoming a major consumer of global energy triggered by the telecommunication network operators experiencing energy cost as {{a significant factor in}} profit calculations, researchers have started to investigate various approaches for <b>power</b> <b>consumption</b> <b>reduction.</b> Standards bodies are already developing standards for energy-efficient protocols. However, research in green communications is still at an early stage, and the space of potential...|$|R
40|$|In this paper, a novel {{low-power}} pulsetriggered flip-flop (FF) {{design for}} space applications is presented. In this the clock generation circuitry an AND function is removed and is {{replaced with a}} Pass-Transistor logic based AND gate. Since in the PTL-style AND gate the n-mos transistors are in parallel they consume less power and provides a faster discharge of the pulse resulting in miniaturization and <b>power</b> <b>consumption</b> <b>reduction</b> in satellites. A software package called the TANNER EDA tools utilizing MOSIS 90 nm technology {{is used for the}} study...|$|R
40|$|<b>Power</b> <b>consumption</b> is {{a crucial}} concern in {{nanometer}} chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method for <b>power</b> <b>consumption</b> <b>reduction.</b> The underlying idea behind MSV is the trade-off between power saving and performance. In this paper, we present an effective voltage assignment technique based on dynamic programming. Given a netlist without reconvergent fanouts, the dynamic programming can guarantee an optimal solution for the voltage assignment. We then generate a level shifter for each net that connects two blocks in different voltage domains, and perform power-network aware floorplanning for the MSV design. Experimental results show that our floorplanner is very effective in optimizing <b>power</b> <b>consumption</b> under timing constraints. 1...|$|R
40|$|Accepted {{version of}} an article from the book: 2011 2 nd International Conference on Wireless Communication, Vehicular Technology, Information Theory and Aerospace & Electronic Systems Technology (Wireless VITAE). Published version {{available}} from IEEE: [URL] <b>power</b> <b>consumption</b> <b>reduction</b> has recently become an active research topic. In this paper, we propose a novel approach to save <b>power</b> <b>consumption</b> of a three-cell microcellular network. When the traffic load in the middle cell is low, it can be switched-off and its users are covered. This is enabled by increasing the transmission power of one sector antenna in the two neighboring cells. Numerical results show that by increasing antenna transmission power of the two sectors, the overall network <b>power</b> <b>consumption</b> can be reduced...|$|R
40|$|We propose Reduced Voltage Swing (RVS) {{signaling}} (by {{elevating the}} logic 0 voltage) {{as opposed to}} Low Voltage Swing (LVS) signaling (which reduces the logic 1 voltage). We propose an inverter which generates RVS signals, and an extension with programmable logic for adjusted logic 0 voltage. The proposed RVS scheme achieves reduced active <b>power</b> <b>consumption,</b> minimum performance degradation and minimum area overhead (without extra power supply network and a minimum number of extra transistors). Application of multi-threshold voltage design further alleviates compromises on noise margin and leakage. Experimental results based on SPICE simulation show that RVS clocking achieves an average of 37 % active <b>power</b> <b>consumption</b> <b>reduction,</b> 8 % performance degradatio...|$|R
40|$|International audienceEnergy {{efficiency}} {{is becoming a}} critical issue in highspeed networks. 100 Gb/s Ethernet was standardized in 2010, and several papers have been published on <b>power</b> <b>consumption</b> <b>reduction</b> methods using Adaptive Link Rate (ALR) technology. ALR reduces <b>power</b> <b>consumption</b> by adapting link speed to traffic demand. However, rate switching time is a parameter that impacts the level of power reduction achievable with current ALR technologies. In this paper, we propose a new energy-efficient architecture for 100 Gb/s Ethernet. The rate switching time is reduced using coherent lightwave transmission technologies. We use simulations to evaluate how the proposed architecture impacts energy efficiency, switching time and network performance...|$|R
40|$|AbstractIn this paper, a novel <b>power</b> <b>consumption</b> <b>reduction</b> {{strategy}} (PCRS) using mixed-VTH (MVT) {{cells with}} unbalanced timing arcs (UTA) for low-voltage/low-power SOC applications is presented. Via selecting the fastest timing arc for the critical path- MVT cell variant selection (CVS) criteria and adopting cell assignment algorithm (CAA) to integrate MVT cells {{out of the}} HVT/LVT/MVT pool for the circuit optimization flow, the PCRS provides a low-voltage/low-power SOC design as indicated in a 16 -bit multiplier with 5584 cells, using a 90 nm CMOS technology at 1 V under the tightest delay constraint with a 5. 15 % <b>reduction</b> in <b>power</b> <b>consumption</b> {{as compared to the}} one optimized by the CBLPRP technique...|$|R
30|$|A {{promising}} {{technique to}} reduce <b>power</b> <b>consumption</b> in wireless access networks {{is the introduction}} of sleep modes where BSs are becoming inactive when no or little activity takes place in their coverage cells[7 – 10]. The BS is not completely switched off during the sleep mode as it keeps monitoring and if necessary (e.g., when a call has to be made) it can become active again. Another technique is called cell zooming[11] which adaptively adjust the cell size according to (amongst others) the traffic load. In this section, the designed algorithm, which combines these two techniques for <b>power</b> <b>consumption</b> <b>reduction</b> in a wireless access network,is discussed.|$|R
40|$|The {{design of}} a {{baseband}} decision feedback equalizer, featuring a continuous-time digital delay line, is discussed {{within the context of}} a wireless, Line-Of-Sight, communication scenario over the 60 -GHz band. BER simulations advocate for a critical-tap cancellation scheme, which leads to the realization of an equalizer featuring a small number of taps. A two-step configurable architecture is suggested as the equalizer's feedback path, in order to mitigate the loss of robustness that is caused by the absence of the clock. Simulations reveal the system's channel-dependent <b>power</b> <b>consumption</b> character and a delay line <b>power</b> <b>consumption</b> <b>reduction</b> of 3 to 4 times, when compared with its clocked counterpart...|$|R
