module fa(sum,carry,a,b,c);
input a,b,c;
output sum,carry;
wire w1,w2,w3,w4,w5;
xor a1(w1,a,b);
xor a2(sum,w1,c);
and a3(w2,a,b);
and a4(w3,b,c);
and a5(w4,a,c);
or a6(w5,w2,w3);
or a7(carry,w5,w4);
end module