{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743848742239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743848742240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 18:25:42 2025 " "Processing started: Sat Apr  5 18:25:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743848742240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848742240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_beep -c pwm_beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_beep -c pwm_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848742240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743848742429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743848742429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/top_pwm_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/top_pwm_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pwm_beep " "Found entity 1: top_pwm_beep" {  } { { "../rtl/top_pwm_beep.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/read_rom_11x700.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/read_rom_11x700.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_11x700 " "Found entity 1: read_rom_11x700" {  } { { "../rtl/read_rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/read_rom_11x700.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/freq_to_period.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/freq_to_period.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_to_period " "Found entity 1: freq_to_period" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/addr_traverse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/addr_traverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_traverse " "Found entity 1: addr_traverse" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_11x700/rom_11x700.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_11x700/rom_11x700.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_11x700 " "Found entity 1: rom_11x700" {  } { { "ip_core/rom_11x700/rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747642 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "addr_traverse addr_traverse.v(16) " "Verilog HDL Parameter Declaration warning at addr_traverse.v(16): Parameter Declaration in module \"addr_traverse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848747643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "addr_traverse addr_traverse.v(24) " "Verilog HDL Parameter Declaration warning at addr_traverse.v(24): Parameter Declaration in module \"addr_traverse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848747643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_generator pwm_generator.v(30) " "Verilog HDL Parameter Declaration warning at pwm_generator.v(30): Parameter Declaration in module \"pwm_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848747643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_generator pwm_generator.v(39) " "Verilog HDL Parameter Declaration warning at pwm_generator.v(39): Parameter Declaration in module \"pwm_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848747643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_pwm_beep " "Elaborating entity \"top_pwm_beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743848747669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_traverse addr_traverse:addr_traverse_inst " "Elaborating entity \"addr_traverse\" for hierarchy \"addr_traverse:addr_traverse_inst\"" {  } { { "../rtl/top_pwm_beep.v" "addr_traverse_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 addr_traverse.v(20) " "Verilog HDL assignment warning at addr_traverse.v(20): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848747672 "|top_pwm_beep|addr_traverse:addr_traverse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addr_traverse.v(28) " "Verilog HDL assignment warning at addr_traverse.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848747672 "|top_pwm_beep|addr_traverse:addr_traverse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom_11x700 read_rom_11x700:read_rom_11x700_inst " "Elaborating entity \"read_rom_11x700\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\"" {  } { { "../rtl/top_pwm_beep.v" "read_rom_11x700_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_11x700 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst " "Elaborating entity \"rom_11x700\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\"" {  } { { "../rtl/read_rom_11x700.v" "rom_11x700_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/read_rom_11x700.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_11x700/rom_11x700.v" "altsyncram_component" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_11x700/rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/tone_YeBen.mif " "Parameter \"init_file\" = \"../mif/tone_YeBen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 700 " "Parameter \"numwords_a\" = \"700\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747704 ""}  } { { "ip_core/rom_11x700/rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743848747704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7a1 " "Found entity 1: altsyncram_b7a1" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7a1 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated " "Elaborating entity \"altsyncram_b7a1\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga_software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_to_period freq_to_period:freq_to_period_inst " "Elaborating entity \"freq_to_period\" for hierarchy \"freq_to_period:freq_to_period_inst\"" {  } { { "../rtl/top_pwm_beep.v" "freq_to_period_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 freq_to_period.v(18) " "Verilog HDL assignment warning at freq_to_period.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 freq_to_period.v(19) " "Verilog HDL assignment warning at freq_to_period.v(19): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "period freq_to_period.v(14) " "Verilog HDL Always Construct warning at freq_to_period.v(14): inferring latch(es) for variable \"period\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[0\] freq_to_period.v(14) " "Inferred latch for \"period\[0\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[1\] freq_to_period.v(14) " "Inferred latch for \"period\[1\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[2\] freq_to_period.v(14) " "Inferred latch for \"period\[2\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[3\] freq_to_period.v(14) " "Inferred latch for \"period\[3\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[4\] freq_to_period.v(14) " "Inferred latch for \"period\[4\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[5\] freq_to_period.v(14) " "Inferred latch for \"period\[5\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[6\] freq_to_period.v(14) " "Inferred latch for \"period\[6\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[7\] freq_to_period.v(14) " "Inferred latch for \"period\[7\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[8\] freq_to_period.v(14) " "Inferred latch for \"period\[8\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[9\] freq_to_period.v(14) " "Inferred latch for \"period\[9\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[10\] freq_to_period.v(14) " "Inferred latch for \"period\[10\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[11\] freq_to_period.v(14) " "Inferred latch for \"period\[11\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[12\] freq_to_period.v(14) " "Inferred latch for \"period\[12\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[13\] freq_to_period.v(14) " "Inferred latch for \"period\[13\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[14\] freq_to_period.v(14) " "Inferred latch for \"period\[14\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[15\] freq_to_period.v(14) " "Inferred latch for \"period\[15\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[16\] freq_to_period.v(14) " "Inferred latch for \"period\[16\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[17\] freq_to_period.v(14) " "Inferred latch for \"period\[17\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[18\] freq_to_period.v(14) " "Inferred latch for \"period\[18\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[19\] freq_to_period.v(14) " "Inferred latch for \"period\[19\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[20\] freq_to_period.v(14) " "Inferred latch for \"period\[20\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[21\] freq_to_period.v(14) " "Inferred latch for \"period\[21\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[22\] freq_to_period.v(14) " "Inferred latch for \"period\[22\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[23\] freq_to_period.v(14) " "Inferred latch for \"period\[23\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[24\] freq_to_period.v(14) " "Inferred latch for \"period\[24\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[25\] freq_to_period.v(14) " "Inferred latch for \"period\[25\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747737 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:pwm_generator_inst " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:pwm_generator_inst\"" {  } { { "../rtl/top_pwm_beep.v" "pwm_generator_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pwm_generator.v(34) " "Verilog HDL assignment warning at pwm_generator.v(34): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848747739 "|top_pwm_beep|pwm_generator:pwm_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pwm_generator.v(115) " "Verilog HDL assignment warning at pwm_generator.v(115): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848747739 "|top_pwm_beep|pwm_generator:pwm_generator_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freq_to_period:freq_to_period_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freq_to_period:freq_to_period_inst\|Div0\"" {  } { { "../rtl/freq_to_period.v" "Div0" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743848747893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743848747893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_to_period:freq_to_period_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"freq_to_period:freq_to_period_inst\|lpm_divide:Div0\"" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848747914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_to_period:freq_to_period_inst\|lpm_divide:Div0 " "Instantiated megafunction \"freq_to_period:freq_to_period_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848747914 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743848747914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848747999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848747999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848748026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848748026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[15\] " "Latch freq_to_period:freq_to_period_inst\|period\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[16\] " "Latch freq_to_period:freq_to_period_inst\|period\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[17\] " "Latch freq_to_period:freq_to_period_inst\|period\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[18\] " "Latch freq_to_period:freq_to_period_inst\|period\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[19\] " "Latch freq_to_period:freq_to_period_inst\|period\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[20\] " "Latch freq_to_period:freq_to_period_inst\|period\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[21\] " "Latch freq_to_period:freq_to_period_inst\|period\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748192 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[22\] " "Latch freq_to_period:freq_to_period_inst\|period\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748193 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[23\] " "Latch freq_to_period:freq_to_period_inst\|period\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748193 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[24\] " "Latch freq_to_period:freq_to_period_inst\|period\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848748193 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848748193 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[0\] pwm_generator:pwm_generator_inst\|reg_period\[0\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[0\]~1 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[0\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[0\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[0\]~1\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[1\] pwm_generator:pwm_generator_inst\|reg_period\[1\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[1\]~5 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[1\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[1\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[1\]~5\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[2\] pwm_generator:pwm_generator_inst\|reg_period\[2\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[2\]~9 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[2\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[2\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[2\]~9\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[3\] pwm_generator:pwm_generator_inst\|reg_period\[3\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[3\]~13 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[3\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[3\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[3\]~13\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[4\] pwm_generator:pwm_generator_inst\|reg_period\[4\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[4\]~17 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[4\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[4\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[4\]~17\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[5\] pwm_generator:pwm_generator_inst\|reg_period\[5\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[5\]~21 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[5\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[5\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[5\]~21\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[6\] pwm_generator:pwm_generator_inst\|reg_period\[6\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[6\]~25 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[6\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[6\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[6\]~25\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[7\] pwm_generator:pwm_generator_inst\|reg_period\[7\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[7\]~29 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[7\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[7\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[7\]~29\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[8\] pwm_generator:pwm_generator_inst\|reg_period\[8\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[8\]~33 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[8\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[8\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[8\]~33\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[9\] pwm_generator:pwm_generator_inst\|reg_period\[9\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[9\]~37 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[9\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[9\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[9\]~37\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[10\] pwm_generator:pwm_generator_inst\|reg_period\[10\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[10\]~41 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[10\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[10\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[10\]~41\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[11\] pwm_generator:pwm_generator_inst\|reg_period\[11\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[11\]~45 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[11\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[11\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[11\]~45\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[12\] pwm_generator:pwm_generator_inst\|reg_period\[12\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[12\]~49 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[12\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[12\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[12\]~49\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[13\] pwm_generator:pwm_generator_inst\|reg_period\[13\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[13\]~53 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[13\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[13\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[13\]~53\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[14\] pwm_generator:pwm_generator_inst\|reg_period\[14\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[14\]~57 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[14\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[14\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[14\]~57\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[15\] pwm_generator:pwm_generator_inst\|reg_period\[15\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[15\]~61 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[15\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[15\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[15\]~61\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[16\] pwm_generator:pwm_generator_inst\|reg_period\[16\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[16\]~65 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[16\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[16\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[16\]~65\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[17\] pwm_generator:pwm_generator_inst\|reg_period\[17\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[17\]~69 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[17\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[17\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[17\]~69\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[18\] pwm_generator:pwm_generator_inst\|reg_period\[18\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[18\]~73 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[18\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[18\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[18\]~73\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[19\] pwm_generator:pwm_generator_inst\|reg_period\[19\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[19\]~77 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[19\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[19\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[19\]~77\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[20\] pwm_generator:pwm_generator_inst\|reg_period\[20\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[20\]~81 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[20\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[20\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[20\]~81\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[21\] pwm_generator:pwm_generator_inst\|reg_period\[21\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[21\]~85 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[21\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[21\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[21\]~85\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[22\] pwm_generator:pwm_generator_inst\|reg_period\[22\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[22\]~89 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[22\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[22\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[22\]~89\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[23\] pwm_generator:pwm_generator_inst\|reg_period\[23\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[23\]~93 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[23\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[23\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[23\]~93\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[24\] pwm_generator:pwm_generator_inst\|reg_period\[24\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[24\]~97 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[24\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[24\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[24\]~97\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[0\] pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~1 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[0\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~1\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[1\] pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~5 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[1\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~5\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[2\] pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~9 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[2\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~9\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[3\] pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~13 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[3\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~13\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[4\] pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~17 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[4\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~17\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[5\] pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~21 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[5\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~21\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[6\] pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~25 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[6\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~25\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[7\] pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~29 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[7\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~29\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[8\] pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~33 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[8\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~33\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[9\] pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~37 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[9\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~37\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[10\] pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~41 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[10\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~41\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[11\] pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~45 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[11\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~45\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[12\] pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~49 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[12\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~49\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[13\] pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~53 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[13\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~53\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[14\] pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~57 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[14\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~57\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[15\] pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~61 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[15\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~61\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[16\] pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~65 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[16\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~65\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[17\] pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~69 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[17\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~69\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[18\] pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~73 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[18\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~73\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[19\] pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~77 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[19\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~77\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[20\] pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~81 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[20\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~81\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[21\] pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~85 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[21\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~85\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[22\] pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~89 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[22\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~89\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[23\] pwm_generator:pwm_generator_inst\|reg_pulse\[23\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[23\]~93 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[23\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[23\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[23\]~93\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848748195 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[23]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1743848748195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743848749865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743848750314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848750314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "908 " "Implemented 908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743848750358 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743848750358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "893 " "Implemented 893 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743848750358 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743848750358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743848750358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743848750370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 18:25:50 2025 " "Processing ended: Sat Apr  5 18:25:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743848750370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743848750370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743848750370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848750370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1743848751364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743848751365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 18:25:51 2025 " "Processing started: Sat Apr  5 18:25:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743848751365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1743848751365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_beep -c pwm_beep " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_beep -c pwm_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1743848751365 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1743848751424 ""}
{ "Info" "0" "" "Project  = pwm_beep" {  } {  } 0 0 "Project  = pwm_beep" 0 0 "Fitter" 0 0 1743848751424 ""}
{ "Info" "0" "" "Revision = pwm_beep" {  } {  } 0 0 "Revision = pwm_beep" 0 0 "Fitter" 0 0 1743848751424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1743848751461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1743848751462 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_beep EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"pwm_beep\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1743848751468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743848751494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1743848751494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1743848751560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1743848751563 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743848751610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743848751610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1743848751610 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1743848751610 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743848751612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743848751612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743848751612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743848751612 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga_software/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1743848751612 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1743848751612 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1743848751613 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1743848751617 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "The Timing Analyzer is analyzing 74 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1743848751881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_beep.sdc " "Synopsys Design Constraints File file not found: 'pwm_beep.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1743848751881 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1743848751882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1743848751887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1743848751887 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1743848751887 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a1 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 57 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a2 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 79 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a3 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a4 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 123 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a5 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 145 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a6 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 167 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a7 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a8 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 211 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a9 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 233 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a10 " "Destination node read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 255 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743848751916 ""}  } { { "../rtl/top_pwm_beep.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743848751916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node nrst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[1\]~6 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[1\]~6" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[0\]~2 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[0\]~2" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[3\]~14 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[3\]~14" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[2\]~10 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[2\]~10" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[5\]~22 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[5\]~22" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[4\]~18 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[4\]~18" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[7\]~30 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[7\]~30" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[6\]~26 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[6\]~26" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[9\]~38 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[9\]~38" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[8\]~34 " "Destination node pwm_generator:pwm_generator_inst\|reg_period\[8\]~34" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1743848751916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743848751916 ""}  } { { "../rtl/top_pwm_beep.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743848751916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_to_period:freq_to_period_inst\|Equal0~3  " "Automatically promoted node freq_to_period:freq_to_period_inst\|Equal0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[0\]~6 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[0\]~6" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[7\]~7 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[7\]~7" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[6\]~8 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[6\]~8" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[9\]~9 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[9\]~9" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[8\]~10 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[8\]~10" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[11\]~11 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[11\]~11" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[10\]~12 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[10\]~12" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[13\]~13 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[13\]~13" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[12\]~14 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[12\]~14" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_to_period:freq_to_period_inst\|pulse\[14\]~15 " "Destination node freq_to_period:freq_to_period_inst\|pulse\[14\]~15" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1743848751916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1743848751916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1743848751916 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 0 { 0 ""} 0 1534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1743848751916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1743848752045 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743848752046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1743848752046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743848752047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1743848752049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1743848752049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1743848752049 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1743848752049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1743848752050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1743848752050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1743848752050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743848752062 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1743848752066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1743848752284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743848752394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1743848752404 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1743848754501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743848754501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1743848754675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1743848755539 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1743848755539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1743848756318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1743848756318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743848756321 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.16 " "Total time spent on timing analysis during the Fitter is 1.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1743848756396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743848756404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743848756511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1743848756511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1743848756630 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1743848756902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/output_files/pwm_beep.fit.smsg " "Generated suppressed messages file C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/output_files/pwm_beep.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1743848757047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6486 " "Peak virtual memory: 6486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743848757289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 18:25:57 2025 " "Processing ended: Sat Apr  5 18:25:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743848757289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743848757289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743848757289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1743848757289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1743848758161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743848758161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 18:25:58 2025 " "Processing started: Sat Apr  5 18:25:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743848758161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1743848758161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pwm_beep -c pwm_beep " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pwm_beep -c pwm_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1743848758161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1743848758318 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1743848758475 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1743848758483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743848758555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 18:25:58 2025 " "Processing ended: Sat Apr  5 18:25:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743848758555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743848758555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743848758555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1743848758555 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1743848759130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1743848759514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743848759514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 18:25:59 2025 " "Processing started: Sat Apr  5 18:25:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743848759514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1743848759514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pwm_beep -c pwm_beep " "Command: quartus_sta pwm_beep -c pwm_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1743848759515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1743848759579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1743848759642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1743848759642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759668 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "The Timing Analyzer is analyzing 74 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1743848759755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pwm_beep.sdc " "Synopsys Design Constraints File file not found: 'pwm_beep.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1743848759771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759771 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sclk sclk " "create_clock -period 1.000 -name sclk sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743848759773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " "create_clock -period 1.000 -name read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743848759773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nrst nrst " "create_clock -period 1.000 -name nrst nrst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1743848759773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743848759773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1743848759775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743848759776 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1743848759776 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1743848759781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743848759847 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743848759847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.959 " "Worst-case setup slack is -82.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.959           -1026.236 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "  -82.959           -1026.236 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.774           -1791.110 sclk  " "  -81.774           -1791.110 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.549           -1051.411 nrst  " "  -81.549           -1051.411 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.419 " "Worst-case hold slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 sclk  " "    0.419               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "    0.496               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218               0.000 nrst  " "    1.218               0.000 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.063 " "Worst-case recovery slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 sclk  " "    0.063               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.113 " "Worst-case removal slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113             -14.888 sclk  " "   -0.113             -14.888 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -264.916 sclk  " "   -3.201            -264.916 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nrst  " "   -3.000              -3.000 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "    0.375               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848759860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848759860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743848761417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1743848761429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1743848761561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743848761611 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743848761624 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743848761624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -75.610 " "Worst-case setup slack is -75.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.610            -937.738 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "  -75.610            -937.738 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -74.415           -1639.628 sclk  " "  -74.415           -1639.628 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -74.214            -958.150 nrst  " "  -74.214            -958.150 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848761627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "    0.334               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 sclk  " "    0.398               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 nrst  " "    1.117               0.000 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848761635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.136 " "Worst-case recovery slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 sclk  " "    0.136               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848761639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.112 " "Worst-case removal slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112             -14.690 sclk  " "   -0.112             -14.690 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848761642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -264.953 sclk  " "   -3.201            -264.953 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nrst  " "   -3.000              -3.000 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "    0.254               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848761645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848761645 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1743848763144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1743848763215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1743848763220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1743848763220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.536 " "Worst-case setup slack is -35.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.536            -436.001 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "  -35.536            -436.001 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.822            -702.734 sclk  " "  -34.822            -702.734 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.738            -435.961 nrst  " "  -34.738            -435.961 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848763225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 sclk  " "    0.138               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "    0.342               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 nrst  " "    0.505               0.000 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848763234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.099 " "Worst-case recovery slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -14.063 sclk  " "   -0.099             -14.063 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848763239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.072 " "Worst-case removal slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -9.729 sclk  " "   -0.072              -9.729 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848763243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -173.936 sclk  " "   -3.000            -173.936 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nrst  " "   -3.000              -3.000 nrst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\]  " "    0.408               0.000 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1743848763246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1743848763246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743848764961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1743848764961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743848765013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 18:26:05 2025 " "Processing ended: Sat Apr  5 18:26:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743848765013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743848765013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743848765013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1743848765013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1743848765913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743848765913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 18:26:05 2025 " "Processing started: Sat Apr  5 18:26:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743848765913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743848765913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pwm_beep -c pwm_beep " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pwm_beep -c pwm_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1743848765913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1743848766129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_beep.vo C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/simulation/questa/ simulation " "Generated file pwm_beep.vo in folder \"C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1743848766205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743848766221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 18:26:06 2025 " "Processing ended: Sat Apr  5 18:26:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743848766221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743848766221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743848766221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743848766221 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1743848766806 ""}
