{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1471846746261 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1471846746344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471846746394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471846746397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1471846746398 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 42 2 0 } } { "" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1109 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1471846746477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[2\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 42 2 0 } } { "" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1110 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1471846746477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 42 2 0 } } { "" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1111 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1471846746477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[4\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 42 2 0 } } { "" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1112 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1471846746477 ""}  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 42 2 0 } } { "" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1108 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1471846746477 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1471846746836 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1471846746848 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1471846747200 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1471846747200 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18025 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1471846747213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18027 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1471846747213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18029 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1471846747213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18031 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1471846747213 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18033 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1471846747213 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1471846747213 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1471846747215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1471846747241 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_65k3 " "Entity altpll_65k3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846749149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1471846749149 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1471846749309 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1471846749344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_ddr_sdram_example_top.sdc 1 pnf port " "Ignored filter at nios_ddr_sdram_example_top.sdc(1): pnf could not be matched with a port" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1471846749345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_ddr_sdram_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at nios_ddr_sdram_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749346 ""}  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1471846749346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_ddr_sdram_example_top.sdc 2 test_complete port " "Ignored filter at nios_ddr_sdram_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1471846749346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_ddr_sdram_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at nios_ddr_sdram_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749346 ""}  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1471846749346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_ddr_sdram_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at nios_ddr_sdram_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1471846749346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_ddr_sdram_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at nios_ddr_sdram_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749346 ""}  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1471846749346 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_timing.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1471846749347 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749537 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749537 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749537 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846749537 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1471846749537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1471846749538 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1471846749769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1471846750021 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1471846750023 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 50 clocks " "Found 50 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_clk " "  20.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  20.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32 " "  10.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1471846750025 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1471846750025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk_clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750599 ""}  } { { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18001 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_4) " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 62 2 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1108 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 62 2 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1108 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_4) " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 62 2 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1108 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4) " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 62 2 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1108 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } { { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 17590 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Destination node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 8973 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1471846750600 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1157 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""}  } { { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 25 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 18002 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n  " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r " "Destination node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb\|\\trk_block:mmc_seq_value_r" {  } { { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|nios_ddr_sdram_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1946 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1471846750601 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1130 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1174 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 8938 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:cpu\|W_rf_wren " "Destination node nios_cpu:cpu\|W_rf_wren" {  } { { "nios/synthesis/submodules/nios_cpu.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 6902 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_cpu:cpu\|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci\|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_cpu:cpu|nios_cpu_nios2_oci:the_nios_cpu_nios2_oci|nios_cpu_nios2_oci_debug:the_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 6040 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1471846750601 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 497 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|locked  " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750602 ""}  } { { "db/altpll_65k3.tdf" "" { Text "C:/altera/13.1/NIOSII/db/altpll_65k3.tdf" 140 2 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1116 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n  " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750603 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1197 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1176 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n " "Destination node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 1197 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1176 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750603 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|_~0 " "Destination node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|nios_ddr_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_65k3:auto_generated\|_~0" {  } { { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|nios_ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_65k3:auto_generated|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 9796 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1471846750603 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1471846750603 ""}  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 6984 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable  " "Automatically promoted node nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1471846750604 ""}  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|nios_ddr_sdram_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2223 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1471846750604 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2491 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2492 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2493 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X14_Y0_N22 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2634 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[0\] PIN U4 " "Node \"ddr_sdram_memory_mem_dq\[0\]\" is constrained to location PIN U4 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[0\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 409 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7528 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7530 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7532 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X14_Y0_N15 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2633 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[1\] PIN V4 " "Node \"ddr_sdram_memory_mem_dq\[1\]\" is constrained to location PIN V4 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[1] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[1\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 410 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X16_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7522 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X16_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7524 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X16_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7526 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X16_Y0_N15 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2632 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[2\] PIN R8 " "Node \"ddr_sdram_memory_mem_dq\[2\]\" is constrained to location PIN R8 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[2] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[2\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 411 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7516 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7518 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X14_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7520 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X14_Y0_N1 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X14_Y0_N1 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2631 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[3\] PIN V5 " "Node \"ddr_sdram_memory_mem_dq\[3\]\" is constrained to location PIN V5 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[3] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[3\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 412 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7510 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7512 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7514 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X18_Y0_N8 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2630 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[4\] PIN P9 " "Node \"ddr_sdram_memory_mem_dq\[4\]\" is constrained to location PIN P9 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[4] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[4\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X18_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7504 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X18_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7506 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X18_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7508 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X18_Y0_N1 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X18_Y0_N1 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2629 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[5\] PIN U6 " "Node \"ddr_sdram_memory_mem_dq\[5\]\" is constrained to location PIN U6 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[5] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[5\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X20_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7498 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X20_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7500 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X20_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7502 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X20_Y0_N8 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X20_Y0_N8 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2628 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[6\] PIN V6 " "Node \"ddr_sdram_memory_mem_dq\[6\]\" is constrained to location PIN V6 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[6] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[6\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 415 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X23_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7492 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X23_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7494 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X23_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7496 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X23_Y0_N8 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X23_Y0_N8 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2627 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[7\] PIN V7 " "Node \"ddr_sdram_memory_mem_dq\[7\]\" is constrained to location PIN V7 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[7] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[7\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7486 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7488 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7490 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X34_Y0_N22 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2626 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[8\] PIN U13 " "Node \"ddr_sdram_memory_mem_dq\[8\]\" is constrained to location PIN U13 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[8] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[8\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X29_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7480 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X29_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7482 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X29_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7484 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X29_Y0_N8 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X29_Y0_N8 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2625 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[9\] PIN U12 " "Node \"ddr_sdram_memory_mem_dq\[9\]\" is constrained to location PIN U12 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[9] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[9\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X29_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7474 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X29_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7476 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X29_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7478 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X29_Y0_N22 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X29_Y0_N22 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2624 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[10\] PIN U11 " "Node \"ddr_sdram_memory_mem_dq\[10\]\" is constrained to location PIN U11 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[10] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[10\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7468 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7470 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7472 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X38_Y0_N22 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2623 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[11\] PIN V15 " "Node \"ddr_sdram_memory_mem_dq\[11\]\" is constrained to location PIN V15 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[11] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[11\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X36_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7462 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X36_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7464 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X36_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7466 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X36_Y0_N15 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2622 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[12\] PIN U14 " "Node \"ddr_sdram_memory_mem_dq\[12\]\" is constrained to location PIN U14 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[12] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[12\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X38_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7456 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X38_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7458 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X38_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7460 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X38_Y0_N15 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2621 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[13\] PIN R11 " "Node \"ddr_sdram_memory_mem_dq\[13\]\" is constrained to location PIN R11 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[13] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[13\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X34_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7450 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X34_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7452 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X34_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7454 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X34_Y0_N1 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2620 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[14\] PIN P10 " "Node \"ddr_sdram_memory_mem_dq\[14\]\" is constrained to location PIN P10 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[14] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[14\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X36_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7446 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X36_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7448 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X36_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 7444 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X36_Y0_N8 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing" {  } { { "nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 2619 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_dq\[15\] PIN V14 " "Node \"ddr_sdram_memory_mem_dq\[15\]\" is constrained to location PIN V14 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_dq[15] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_dq\[15\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\] LAB_X5_Y1_N0 " "Node \"nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "C:/altera/13.1/NIOSII/db/ddio_bidir_e4h.tdf" 41 14 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_ddr_sdram:ddr_sdram|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy:nios_ddr_sdram_phy_alt_mem_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 1080 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_clk\[0\]~input IOIBUF_X5_Y0_N22 " "Node \"ddr_sdram_memory_mem_clk\[0\]~input\" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing" {  } { { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_clk[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 17997 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ddr_sdram_memory_mem_clk\[0\] PIN U2 " "Node \"ddr_sdram_memory_mem_clk\[0\]\" is constrained to location PIN U2 to improve DDIO timing" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_clk[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_clk\[0\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Quartus II" 0 -1 1471846750710 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1471846750710 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1471846752565 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471846752582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471846752583 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471846752601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471846752627 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1471846752643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1471846752644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1471846752660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1471846754736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 EC " "Packed 44 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1471846754753 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Output Buffer " "Packed 16 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1471846754753 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1471846754753 ""}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "altmemphy pin placement was successful" {  } {  } 0 165008 "altmemphy pin placement was successful" 0 0 "Fitter" 0 -1 1471846754855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471846755148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1471846757400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471846759860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1471846759920 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1471846768922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471846768922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1471846771076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.39 " "Router is attempting to preserve 0.39 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1471846772099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1471846776318 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1471846776318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471846778664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1471846778667 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1471846778667 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1471846778667 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.99 " "Total time spent on timing analysis during the Fitter is 7.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1471846778905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471846778952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471846779915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471846779962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471846780746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471846783441 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1471846784280 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr_sdram_memory_mem_clk\[0\] a permanently enabled " "Pin ddr_sdram_memory_mem_clk\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_clk[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_clk\[0\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1471846784313 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ddr_sdram_memory_mem_clk_n\[0\] a permanently enabled " "Pin ddr_sdram_memory_mem_clk_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ddr_sdram_memory_mem_clk_n[0] } } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ddr_sdram_memory_mem_clk_n\[0\]" } } } } { "nios/synthesis/nios.vhd" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ddr_sdram_memory_mem_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/NIOSII/" { { 0 { 0 ""} 0 391 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1471846784313 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1471846784313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/NIOSII/output_files/nios.fit.smsg " "Generated suppressed messages file C:/altera/13.1/NIOSII/output_files/nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1471846785172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471846786915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 07:19:46 2016 " "Processing ended: Mon Aug 22 07:19:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471846786915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471846786915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471846786915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1471846786915 ""}
