# Fri Jan 31 00:18:33 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_6[2:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 4 words by 3 bits.
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd":340:12:340:13|User-specified initial value defined for instance I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance LED_Controller_0.timer_Comp.counter[17:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\timer.vhd":47:12:47:13|User-specified initial value defined for instance LED_Controller_0.timer_Comp.timer_indic_sig is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":353:2:353:3|User-specified initial value defined for instance LED_Controller_0.PWMs[5:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":330:2:330:3|User-specified initial value defined for instance LED_Controller_0.Blink_Count[18:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":353:2:353:3|User-specified initial value defined for instance LED_Controller_0.Bright_Count[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":293:2:293:3|User-specified initial value defined for instance LED_Controller_0.INT_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":330:2:330:3|User-specified initial value defined for instance LED_Controller_0.Blink_Clock is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":244:2:244:3|User-specified initial value defined for instance LED_Controller_0.CH0_1_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":228:2:228:3|User-specified initial value defined for instance LED_Controller_0.CH0_0_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":205:2:205:3|User-specified initial value defined for instance LED_Controller_0.CTRL_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":276:2:276:3|User-specified initial value defined for instance LED_Controller_0.CH1_1_reg[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":260:2:260:3|User-specified initial value defined for instance LED_Controller_0.CH1_0_reg[7:0] is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Encoding state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":869:2:869:3|Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[6:0] 
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":309:8:309:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance Count[15:0] 
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":233:8:233:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance PreScale[9:0] 
Encoding state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd":340:12:340:13|There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd":340:12:340:13|Found counter in view:work.I2C_Instruction_RAM(architecture_i2c_instruction_ram) instance sequence_cnt[4:0] 
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd":85:11:85:22|RAM i2c_seq_regs_1[7:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd":85:11:85:22|RAM i2c_seq_regs[7:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine i2c_state_cur[0:16] (in view: work.I2C_Core(architecture_i2c_core))
original code -> new code
   000000000000000000001 -> 00000000000000001
   000000000000000000010 -> 00000000000000010
   000000000000000000100 -> 00000000000000100
   000000000000000001000 -> 00000000000001000
   000000000000000010000 -> 00000000000010000
   000000000000000100000 -> 00000000000100000
   000000000000001000000 -> 00000000001000000
   000000000000010000000 -> 00000000010000000
   000000000000100000000 -> 00000000100000000
   000000000001000000000 -> 00000001000000000
   000000000010000000000 -> 00000010000000000
   000000000100000000000 -> 00000100000000000
   000000001000000000000 -> 00001000000000000
   000000010000000000000 -> 00010000000000000
   000000100000000000000 -> 00100000000000000
   000001000000000000000 -> 01000000000000000
   000010000000000000000 -> 10000000000000000
Encoding state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core.vhd":287:8:287:9|There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core.vhd":242:8:242:9|Found counter in view:work.I2C_Core(architecture_i2c_core) instance i2c_clk_cnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un14_i2c_clk_cnt (in view: work.I2C_Core(architecture_i2c_core))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un20_i2c_bus_ready_cnt (in view: work.I2C_Core(architecture_i2c_core))
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":330:2:330:3|Found counter in view:work.LED_Controller(architecture_led_controller) instance Blink_Count[18:0] 
@N: MO231 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":353:2:353:3|Found counter in view:work.LED_Controller(architecture_led_controller) instance Bright_Count[15:0] 
@N: MF179 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":385:6:385:28|Found 16 by 16 bit equality operator ('==') LED_Bright\.un6_bright_count (in view: work.LED_Controller(architecture_led_controller))
@N: MF179 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd":389:6:389:28|Found 16 by 16 bit equality operator ('==') LED_Bright\.un8_bright_count (in view: work.LED_Controller(architecture_led_controller))

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 154MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 154MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 154MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 154MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 156MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 156MB)

@N: MO106 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[57:0] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 107 words by 58 bits.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[8] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[9] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[18] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[19] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[20] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[21] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[22] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[23] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[24] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[25] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[42] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[43] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[44] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[45] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[46] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[47] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[48] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[49] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[50] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[51] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[52] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[53] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[54] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[55] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[56] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[57] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[39] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[36] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[35] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[41] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[40] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[38] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd":94:3:94:6|Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[37] (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 203MB peak: 206MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -1.35ns		1276 /       419
   2		0h:00m:07s		    -1.15ns		1188 /       419
   3		0h:00m:07s		    -0.54ns		1180 /       419
   4		0h:00m:07s		     0.04ns		1180 /       419
   5		0h:00m:07s		     0.04ns		1180 /       419
   6		0h:00m:07s		     0.04ns		1179 /       419
@N: FX271 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":846:20:846:96|Replicating instance COREABC_C0_0.COREABC_C0_0.un3_readram (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 71 loads 3 times to improve timing.
@N: FX271 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd":704:38:704:80|Replicating instance COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero (in view: work.I2C_LITEON_Op_Sens_test_sd(rtl)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   7		0h:00m:11s		     0.68ns		1203 /       419
@N: FP130 |Promoting Net COREABC_C0_0_PRESETN on CLKINT  I_884 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 174MB peak: 222MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 175MB peak: 222MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 414 clock pin(s) of sequential element(s)
0 instances converted, 414 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    375        LED_Controller_0.Bright_Count[15]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    39         LED_Controller_0.Blink_Count[18]      Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 144MB peak: 222MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\synthesis\synwork\I2C_LITEON_Op_Sens_test_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 172MB peak: 222MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 169MB peak: 222MB)


Start final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 222MB)

@W: MT246 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 31 00:18:47 2020
#


Top view:               I2C_LITEON_Op_Sens_test_sd
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\I2C_Core\designer\I2C_LITEON_Op_Sens_test_sd\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.873

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     123.0 MHz     10.000        8.127         1.873     inferred     Inferred_clkgroup_0
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     100.0 MHz     251.9 MHz     10.000        3.970         6.030     inferred     Inferred_clkgroup_1
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      1.873  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock  |  10.000      6.030  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                                                                          Arrival          
Instance                                                              Reference                                         Type         Pin           Net                                  Time        Slack
                                                                      Clock                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[3]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[0]                        0.108       1.873
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[4]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[1]                        0.087       1.894
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[2]                        0.087       1.961
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[2]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[2]                         0.087       2.028
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[0]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[0]                         0.108       2.076
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[1]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[1]                         0.108       2.170
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[14]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[4]     0.087       2.345
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[13]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[3]     0.087       2.437
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[6]                    FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             COREABC_C0_0_APB3master_PADDR[8]     0.108       2.603
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR16\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[3]     RD_r1c0[3]                           1.747       2.683
=========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                                       Required          
Instance                                     Reference                                         Type     Pin     Net                         Time         Slack
                                             Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero_rep1     9.745        1.873
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_ZERO     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero          9.745        1.873
CoreTimer_C0_0.CoreTimer_C0_0.Count[0]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[1]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[2]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[3]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[4]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[5]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[6]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
CoreTimer_C0_0.CoreTimer_C0_0.Count[7]       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      Counte                      9.662        2.603
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.873

    Number of logic level(s):                8
    Starting point:                          COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[3] / Q
    Ending point:                            COREABC_C0_0.COREABC_C0_0.STD_ACCUM_ZERO / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[3]             SLE      Q        Out     0.108     0.108       -         
INSTR_SCMD[0]                                                  Net      -        -       1.224     -           25        
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg_RNIC8SB[5]     CFG3     C        In      -         1.332       -         
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg_RNIC8SB[5]     CFG3     Y        Out     0.223     1.555       -         
m9_0_1                                                         Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg_RNIDTQF[1]     CFG2     A        In      -         1.804       -         
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg_RNIDTQF[1]     CFG2     Y        Out     0.077     1.881       -         
ALUOUT_6_sqmuxa                                                Net      -        -       1.170     -           19        
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m5s4                      CFG4     D        In      -         3.051       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m5s4                      CFG4     Y        Out     0.271     3.322       -         
ACCUM_NEXT_m5s4                                                Net      -        -       1.252     -           28        
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR_RNIN44T1[9]              CFG4     D        In      -         4.574       -         
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR_RNIN44T1[9]              CFG4     Y        Out     0.326     4.900       -         
N_18_1                                                         Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m5s4_RNI0K6H4             CFG4     D        In      -         5.149       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m5s4_RNI0K6H4             CFG4     Y        Out     0.317     5.466       -         
g0_i_m2_1_1                                                    Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.un3_readram_RNIIHNR9                 CFG4     D        In      -         5.715       -         
COREABC_C0_0.COREABC_C0_0.un3_readram_RNIIHNR9                 CFG4     Y        Out     0.326     6.041       -         
ACCUM_NEXT[9]                                                  Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_1_0               CFG4     D        In      -         6.538       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_1_0               CFG4     Y        Out     0.317     6.855       -         
un1_std_accum_zero_1_0                                         Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero                   CFG4     D        In      -         7.352       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero                   CFG4     Y        Out     0.271     7.623       -         
un1_std_accum_zero                                             Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_ZERO                       SLE      D        In      -         7.872       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.127 is 2.494(30.7%) logic and 5.633(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                               Arrival          
Instance                             Reference                                         Type     Pin     Net                 Time        Slack
                                     Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
LED_Controller_0.Blink_Count[13]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[13]     0.087       6.030
LED_Controller_0.Blink_Count[18]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[18]     0.087       6.048
LED_Controller_0.Blink_Count[5]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[5]      0.108       6.140
LED_Controller_0.Blink_Count[7]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[7]      0.108       6.149
LED_Controller_0.Blink_Count[8]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[8]      0.108       6.263
LED_Controller_0.Blink_Count[0]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[0]      0.087       6.300
LED_Controller_0.Blink_Count[6]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[6]      0.108       6.341
LED_Controller_0.Blink_Count[9]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[9]      0.087       6.345
LED_Controller_0.Blink_Count[10]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[10]     0.087       6.446
LED_Controller_0.Blink_Count[14]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Blink_Count[14]     0.108       6.463
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                                        Required          
Instance                            Reference                                         Type     Pin     Net                          Time         Slack
                                    Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------
LED_Controller_0.Blink_Count[0]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[1]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[2]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[3]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[5]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[6]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[7]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
LED_Controller_0.Blink_Count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      SLn     Blink_Count_RNILMI44[15]     9.662        6.030
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      3.632
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.030

    Number of logic level(s):                4
    Starting point:                          LED_Controller_0.Blink_Count[13] / Q
    Ending point:                            LED_Controller_0.Blink_Count[0] / SLn
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
LED_Controller_0.Blink_Count[13]              SLE      Q        Out     0.087     0.087       -         
Blink_Count[13]                               Net      -        -       0.745     -           3         
LED_Controller_0.Blink_Count_RNINNGD[13]      CFG2     B        In      -         0.833       -         
LED_Controller_0.Blink_Count_RNINNGD[13]      CFG2     Y        Out     0.165     0.997       -         
N_219                                         Net      -        -       0.497     -           2         
LED_Controller_0.Blink_Count_RNI29V31[10]     CFG4     B        In      -         1.494       -         
LED_Controller_0.Blink_Count_RNI29V31[10]     CFG4     Y        Out     0.165     1.659       -         
N_41_mux                                      Net      -        -       0.248     -           1         
LED_Controller_0.Blink_Count_RNIHH9G3[14]     CFG4     B        In      -         1.907       -         
LED_Controller_0.Blink_Count_RNIHH9G3[14]     CFG4     Y        Out     0.165     2.072       -         
N_11                                          Net      -        -       0.248     -           1         
LED_Controller_0.Blink_Count_RNILMI44[15]     CFG4     B        In      -         2.320       -         
LED_Controller_0.Blink_Count_RNILMI44[15]     CFG4     Y        Out     0.143     2.463       -         
Blink_Count_RNILMI44[15]                      Net      -        -       1.169     -           19        
LED_Controller_0.Blink_Count[0]               SLE      SLn      In      -         3.632       -         
========================================================================================================
Total path delay (propagation time + setup) of 3.970 is 1.062(26.7%) logic and 2.908(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                         Required          
Instance                         Reference     Type     Pin                Net                                                    Time         Slack
                                 Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            FCCC_C0_0.FCCC_C0_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ                     RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
FCCC_C0_0.FCCC_C0_0.CCC_INST                           CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 170MB peak: 222MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 170MB peak: 222MB)

---------------------------------------
Resource Usage Report for I2C_LITEON_Op_Sens_test_sd 

Mapping to part: m2s010tq144std
Cell usage:
AND4            1 use
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           18 uses
CFG2           153 uses
CFG3           285 uses
CFG4           472 uses

Carry cells:
ARI1            204 uses - used for arithmetic functions
ARI1            28 uses - used for Wide-Mux implementation
Total ARI1      232 uses


Sequential Cells: 
SLE            403 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 17
I/O primitives: 16
BIBUF          2 uses
INBUF          2 uses
OUTBUF         12 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 5 of 22 (22%)

Total LUTs:    1160

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 180; LUTs = 180;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  403 + 180 + 0 + 0 = 583;
Total number of LUTs after P&R:  1160 + 180 + 0 + 0 = 1340;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 32MB peak: 222MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Fri Jan 31 00:18:47 2020

###########################################################]
