# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\ML\Documents\GitHub\Stopwatch\Pin_Planner.csv
# Generated on: Sat Aug 08 07:51:53 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
KEY[1],Input,PIN_A7,7,B7_N0,PIN_A7,2.5 V,,,,,
KEY[0],Input,PIN_B8,7,B7_N0,PIN_B8,2.5 V,,,,,
LEDR,Input,PIN_D13,7,B7_N0,PIN_H19,,,,,,
SW,Input,PIN_F15,7,B7_N0,PIN_F15,2.5 V,,,,,
Seg7[27],Output,PIN_E17,6,B6_N0,PIN_E17,2.5 V,,,,,
Seg7[26],Output,PIN_D19,6,B6_N0,PIN_D19,2.5 V,,,,,
Seg7[25],Output,PIN_C20,6,B6_N0,PIN_C20,2.5 V,,,,,
Seg7[24],Output,PIN_C19,7,B7_N0,PIN_C19,2.5 V,,,,,
Seg7[23],Output,PIN_E21,6,B6_N0,PIN_E21,2.5 V,,,,,
Seg7[22],Output,PIN_E22,6,B6_N0,PIN_E22,2.5 V,,,,,
Seg7[21],Output,PIN_F21,6,B6_N0,PIN_F21,2.5 V,,,,,
Seg7[20],Output,PIN_B22,6,B6_N0,PIN_B22,2.5 V,,,,,
Seg7[19],Output,PIN_C22,6,B6_N0,PIN_C22,2.5 V,,,,,
Seg7[18],Output,PIN_B21,6,B6_N0,PIN_B21,2.5 V,,,,,
Seg7[17],Output,PIN_A21,6,B6_N0,PIN_A21,2.5 V,,,,,
Seg7[16],Output,PIN_B19,7,B7_N0,PIN_B19,2.5 V,,,,,
Seg7[15],Output,PIN_A20,7,B7_N0,PIN_A20,2.5 V,,,,,
Seg7[14],Output,PIN_B20,6,B6_N0,PIN_B20,2.5 V,,,,,
Seg7[13],Output,PIN_B17,7,B7_N0,PIN_B17,2.5 V,,,,,
Seg7[12],Output,PIN_A18,7,B7_N0,PIN_A18,2.5 V,,,,,
Seg7[11],Output,PIN_A17,7,B7_N0,PIN_A17,2.5 V,,,,,
Seg7[10],Output,PIN_B16,7,B7_N0,PIN_B16,2.5 V,,,,,
Seg7[9],Output,PIN_E18,6,B6_N0,PIN_E18,2.5 V,,,,,
Seg7[8],Output,PIN_D18,6,B6_N0,PIN_D18,2.5 V,,,,,
Seg7[7],Output,PIN_C18,7,B7_N0,PIN_C18,2.5 V,,,,,
Seg7[6],Output,PIN_C17,7,B7_N0,PIN_C17,2.5 V,,,,,
Seg7[5],Output,PIN_D17,7,B7_N0,PIN_D17,2.5 V,,,,,
Seg7[4],Output,PIN_E16,7,B7_N0,PIN_E16,2.5 V,,,,,
Seg7[3],Output,PIN_C16,7,B7_N0,PIN_C16,2.5 V,,,,,
Seg7[2],Output,PIN_C15,7,B7_N0,PIN_C15,2.5 V,,,,,
Seg7[1],Output,PIN_E15,7,B7_N0,PIN_E15,2.5 V,,,,,
Seg7[0],Output,PIN_C14,7,B7_N0,PIN_C14,2.5 V,,,,,
clk_50M,Input,,,,PIN_N5,,,,,,
decimalPoint,Output,PIN_D22,6,B6_N0,PIN_D22,2.5 V,,,,,
reset,Input,PIN_B14,7,B7_N0,PIN_B14,2.5 V,,,,,
timerSW,Input,PIN_C10,7,B7_N0,PIN_C10,2.5 V,,,,,
