From bf845f917e56ae65c29ca7531ec36f228ce9ebda Mon Sep 17 00:00:00 2001
From: Choe Honggi <hgchoe@gmail.com>
Date: Mon, 6 Mar 2023 14:06:01 +0900
Subject: [PATCH] Init PL DDR4.

---
 board/xilinx/zynqmp/zynqmp.c | 34 ++++++++++++++++++++++++++++++++++
 1 file changed, 34 insertions(+)

diff --git a/board/xilinx/zynqmp/zynqmp.c b/board/xilinx/zynqmp/zynqmp.c
index 58c1c0b4bf..85a5ad8a62 100644
--- a/board/xilinx/zynqmp/zynqmp.c
+++ b/board/xilinx/zynqmp/zynqmp.c
@@ -388,6 +388,41 @@ int board_init(void)
 	puts("Watchdog: Started\n");
 #endif
 
+#define DDR4_ADDR 0x1000000000ULL
+#define DDR4_LEN 0x400000000ULL
+
+	{
+		volatile unsigned long *ptr = (volatile unsigned long *)DDR4_ADDR;
+		unsigned long i, seed = 0;
+
+		mmu_set_region_dcache_behaviour(DDR4_ADDR, DDR4_LEN, DCACHE_OFF);
+		for(i = 0; i < DDR4_LEN / sizeof(unsigned long); i++)
+		{
+			*(ptr + i) = seed++;
+
+			if(i % 0x10000000 == 0)
+			{
+				printf("w: i=%x\n", i);
+			}
+		}
+#if 0
+		seed = 0;
+		for(i = 0; i < DDR4_LEN / sizeof(unsigned long); i++)
+		{
+			if(*(ptr + i) != seed++)
+			{
+				printf("i=%x, ptr=%llx, seed=%x\n", i, ptr + i, seed - 1);
+			}
+
+			if(i % 0x10000000 == 0)
+			{
+				printf("r: i=%x\n", i);
+			}
+		}
+#endif
+		mmu_set_region_dcache_behaviour(DDR4_ADDR, DDR4_LEN, DCACHE_WRITEBACK);
+	}
+
 	return 0;
 }
 
-- 
2.17.1

