# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.153   */2.711         */0.421         U0_ALU/\ALU_OUT_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	9.907    */4.290         */0.438         UART_TX_ClkDiv/New_clk_reg/D    1
DFTCLK(R)->DFTCLK(R)	9.996    */4.780         */0.431         UART_RX_ClkDiv/New_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.150   */5.457         */0.424         U0_ALU/\ALU_OUT_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    5.485/*         2.000/*         SO[3]    1
DFTCLK(R)->DFTCLK(R)	11.131   */5.485         */0.408         RegFile/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.135   */5.535         */0.406         RegFile/\RdData_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.133   */5.538         */0.406         RegFile/\RdData_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.131   */5.546         */0.410         RegFile/\RdData_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.135   */5.552         */0.406         RegFile/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.132   */5.554         */0.407         RegFile/\RdData_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.135   */5.571         */0.406         RegFile/\RdData_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    5.588/*         2.000/*         SO[0]    1
DFTCLK(R)->DFTCLK(R)	11.131   */5.601         */0.408         RegFile/\RdData_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	7.975    5.708/*         2.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	11.241   5.723/*         0.295/*         UART_TX_ClkDiv/\Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.243   5.731/*         0.294/*         UART_TX_ClkDiv/\Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.244   5.734/*         0.293/*         UART_TX_ClkDiv/\Count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.245   5.742/*         0.292/*         UART_TX_ClkDiv/\Count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.246   5.749/*         0.291/*         UART_TX_ClkDiv/\Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.247   5.754/*         0.290/*         UART_TX_ClkDiv/\Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.247   5.755/*         0.290/*         UART_TX_ClkDiv/\Count_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.253   5.910/*         0.283/*         UART_TX_ClkDiv/Flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.212   5.925/*         0.325/*         UART_RX_ClkDiv/\Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.133   */5.976         */0.410         UART_RX/U3/\Bit_Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.112   */6.029         */0.429         UART_RX/U2/\N_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.142   */6.062         */0.399         UART_RX/U2/\N_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.238   6.081/*         0.305/*         UART_RX/U3/\Bit_Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.082         */0.412         UART_RX_ClkDiv/\Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.095         */0.410         UART_RX_ClkDiv/\Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.118   */6.168         */0.424         UART_RX/U4/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.130   */6.183         */0.413         UART_RX/U3/\Bit_Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.185         */0.420         UART_RX/U3/\Bit_Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.079   */6.248         */0.457         UART_RX_ClkDiv/Flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.147   */6.253         */0.396         UART_RX/U3/\Edge_Count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.147   */6.254         */0.396         UART_RX/U3/\Edge_Count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.147   */6.255         */0.396         UART_RX/U3/\Edge_Count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.148   */6.259         */0.395         UART_RX/U3/\Edge_Count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.148   */6.262         */0.395         UART_RX/U3/\Edge_Count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.148   */6.262         */0.395         UART_RX/U3/\Edge_Count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.303         */0.417         UART_RX/U1/\Samples_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.093   */6.304         */0.447         UART_RX/U2/\P_out_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.095   */6.313         */0.446         UART_RX/U2/\P_out_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.096   */6.317         */0.445         UART_RX/U2/\P_out_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.096   */6.318         */0.444         UART_RX/U2/\P_out_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.099   */6.330         */0.442         UART_RX/U2/\P_out_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.132   */6.335         */0.408         UART_RX/U2/\N_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.101   */6.336         */0.439         UART_RX/U2/\P_out_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.100   */6.342         */0.440         UART_RX/U2/\P_out_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */6.397         */0.416         RegFile/\memory_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.402         */0.416         RegFile/\memory_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.406         */0.416         RegFile/\memory_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.409         */0.416         RegFile/\memory_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.411         */0.415         RegFile/\memory_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */6.411         */0.421         RegFile/\memory_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */6.411         */0.417         RegFile/\memory_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.413         */0.415         RegFile/\memory_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.414         */0.416         RegFile/\memory_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.417         */0.414         RegFile/\memory_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.091   */6.418         */0.452         UART_RX/U6/Stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.118   */6.420         */0.421         RegFile/\memory_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.422         */0.413         RegFile/\memory_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.100   */6.423         */0.441         RegFile/\memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.116   */6.423         */0.420         RegFile/\memory_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.424         */0.413         RegFile/\memory_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.424         */0.413         RegFile/\memory_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */6.425         */0.420         RegFile/\memory_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.427         */0.414         RegFile/\memory_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.428         */0.419         RegFile/\memory_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.429         */0.412         RegFile/\memory_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.429         */0.411         RegFile/\memory_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.430         */0.413         RegFile/\memory_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.431         */0.417         RegFile/\memory_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.438         */0.416         RegFile/\memory_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.118   */6.439         */0.419         RegFile/\memory_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.441         */0.416         RegFile/\memory_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.444         */0.416         RegFile/\memory_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.111   */6.444         */0.431         UART_RX/U2/\N_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.444         */0.421         RegFile/\memory_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.446         */0.415         RegFile/\memory_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.446         */0.413         RegFile/\memory_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.447         */0.416         RegFile/\memory_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.448         */0.415         RegFile/\memory_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.448         */0.415         RegFile/\memory_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.448         */0.416         RegFile/\memory_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.449         */0.417         RegFile/\memory_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.449         */0.415         RegFile/\memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.450         */0.413         RegFile/\memory_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.451         */0.413         RegFile/\memory_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.118   */6.451         */0.418         RegFile/\memory_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.453         */0.416         RegFile/\memory_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.455         */0.413         RegFile/\memory_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.455         */0.417         RegFile/\memory_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.455         */0.414         RegFile/\memory_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.456         */0.417         RegFile/\memory_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.456         */0.415         RegFile/\memory_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.456         */0.415         RegFile/\memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.098   */6.456         */0.441         RegFile/\memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.458         */0.414         RegFile/\memory_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.458         */0.414         RegFile/\memory_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.458         */0.414         RegFile/\memory_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */6.460         */0.417         RegFile/\memory_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.460         */0.416         RegFile/\memory_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.461         */0.413         RegFile/\memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.461         */0.414         RegFile/\memory_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.462         */0.414         RegFile/\memory_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.462         */0.413         RegFile/\memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.463         */0.414         RegFile/\memory_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.464         */0.414         RegFile/\memory_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.464         */0.413         RegFile/\memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.465         */0.413         RegFile/\memory_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.466         */0.415         RegFile/\memory_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.468         */0.412         RegFile/\memory_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.468         */0.413         RegFile/\memory_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.468         */0.416         RegFile/\memory_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.468         */0.413         RegFile/\memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.469         */0.412         RegFile/\memory_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.470         */0.411         RegFile/\memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.472         */0.417         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.474         */0.413         RegFile/\memory_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.477         */0.413         RegFile/\memory_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.477         */0.412         RegFile/\memory_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.479         */0.411         RegFile/\memory_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.480         */0.412         RegFile/\memory_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.481         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.483         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.483         */0.414         RegFile/\memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.484         */0.410         RegFile/\memory_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.485         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.486         */0.416         RegFile/\memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.486         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.486         */0.414         RegFile/\memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.487         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.487         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */6.487         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.489         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.490         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.491         */0.414         RegFile/\memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.493         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.493         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.494         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.494         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.495         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.495         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.495         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.496         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.496         */0.410         RegFile/\memory_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.496         */0.411         RegFile/\memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.496         */0.413         UART_RX/U2/\P_out_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.496         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.496         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.497         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.498         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.499         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.499         */0.412         RegFile/\memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.503         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.504         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.504         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.505         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.508         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.509         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.510         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.510         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.510         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.526         */0.418         UART_RX/U7/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.135   */6.552         */0.407         UART_RX/U7/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.153   */6.560         */0.408         UART_TX/U3_Serializer/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.576         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.578         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.579         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.581         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.582         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.582         */0.416         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.583         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.583         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.583         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.584         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.585         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.585         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.586         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.589         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.590         */0.409         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.594         */0.408         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.153   */6.603         */0.408         UART_TX/U3_Serializer/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.614         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.615         */0.415         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.622         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.626         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.631         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.631         */0.414         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.632         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.632         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.633         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.633         */0.413         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.634         */0.417         RegFile/\memory_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.635         */0.412         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.637         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.638         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.639         */0.410         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.639         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.641         */0.414         RegFile/\memory_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.643         */0.415         RegFile/\memory_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.643         */0.413         RegFile/\memory_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.644         */0.411         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.645         */0.413         RegFile/\memory_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.646         */0.414         RegFile/\memory_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.647         */0.414         RegFile/\memory_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.647         */0.415         RegFile/\memory_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.647         */0.414         RegFile/\memory_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.649         */0.414         RegFile/\memory_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.649         */0.415         RegFile/\memory_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.649         */0.414         RegFile/\memory_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.651         */0.412         RegFile/\memory_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.657         */0.411         RegFile/\memory_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.658         */0.414         UART_RX/U1/\Samples_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.660         */0.414         RegFile/\memory_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.661         */0.416         RegFile/\memory_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */6.661         */0.410         RegFile/\memory_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.661         */0.415         RegFile/\memory_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.131   */6.663         */0.410         RegFile/\memory_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.663         */0.415         RegFile/\memory_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.122   */6.664         */0.418         RegFile/\memory_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.667         */0.414         RegFile/\memory_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.668         */0.414         RegFile/\memory_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.669         */0.416         RegFile/\memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */6.672         */0.417         RegFile/\memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.672         */0.410         RegFile/\memory_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.674         */0.411         RegFile/\memory_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.676         */0.411         RegFile/\memory_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.678         */0.415         RegFile/\memory_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.679         */0.412         RegFile/\memory_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.683         */0.415         RegFile/\memory_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.684         */0.413         RegFile/\memory_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.126   */6.685         */0.412         RegFile/\memory_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.685         */0.411         RegFile/\memory_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.124   */6.686         */0.413         RegFile/\memory_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.123   */6.687         */0.414         RegFile/\memory_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.687         */0.411         RegFile/\memory_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.688         */0.411         RegFile/\memory_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.689         */0.411         RegFile/\memory_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.690         */0.412         RegFile/\memory_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.710         */0.414         RegFile/\memory_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.722         */0.414         RegFile/\memory_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.724         */0.414         RegFile/\memory_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.725         */0.412         RegFile/\memory_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */6.728         */0.412         RegFile/\memory_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.728         */0.414         RegFile/\memory_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	11.128   */6.732         */0.412         RegFile/\memory_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	11.130   */6.734         */0.409         RegFile/\memory_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.209   6.751/*         0.334/*         UART_RX/U7/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.275   6.782/*         0.268/*         UART_RX/U5/Str_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.154   */6.864         */0.407         UART_TX/U3_Serializer/\S_R_Data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.895         */0.399         UART_TX/U3_Serializer/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.125   */6.922         */0.417         UART_RX/U1/\Samples_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */6.930         */0.399         UART_TX/U3_Serializer/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.155   */6.944         */0.407         UART_TX/U3_Serializer/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */7.003         */0.401         UART_TX/U3_Serializer/\S_R_Data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */7.005         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */7.006         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */7.009         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */7.012         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.136   */7.024         */0.404         UART_FIFO/U0_FIFO_W/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */7.028         */0.400         UART_TX/U3_Serializer/\S_R_Data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */7.030         */0.399         UART_TX/U3_Serializer/\S_R_Data_reg[1] /D    1
@(R)->DFTCLK(R)	10.381   7.097/*         0.046/*         UART_RX_ClkDiv/New_clk_reg/SN    1
DFTCLK(R)->DFTCLK(R)	11.158   */7.107         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.158   */7.108         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.109         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.112         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.112         */0.403         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.113         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.116         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */7.116         */0.402         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /D    1
@(R)->DFTCLK(R)	11.164   7.128/*         0.372/*         RegFile/\memory_reg[15][0] /RN    1
@(R)->DFTCLK(R)	11.165   7.130/*         0.372/*         RegFile/\memory_reg[14][1] /RN    1
@(R)->DFTCLK(R)	11.164   7.130/*         0.372/*         RegFile/\memory_reg[15][1] /RN    1
@(R)->DFTCLK(R)	11.166   7.130/*         0.372/*         RegFile/\memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	11.166   7.130/*         0.372/*         RegFile/\memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	11.166   7.130/*         0.372/*         RegFile/\memory_reg[13][2] /RN    1
@(R)->DFTCLK(R)	11.164   7.130/*         0.372/*         RegFile/\memory_reg[15][2] /RN    1
@(R)->DFTCLK(R)	11.166   7.130/*         0.372/*         RegFile/\memory_reg[14][2] /RN    1
@(R)->DFTCLK(R)	11.166   7.131/*         0.372/*         RegFile/\memory_reg[15][5] /RN    1
@(R)->DFTCLK(R)	11.166   7.131/*         0.372/*         RegFile/\memory_reg[12][5] /RN    1
@(R)->DFTCLK(R)	11.166   7.131/*         0.372/*         RegFile/\memory_reg[15][4] /RN    1
@(R)->DFTCLK(R)	11.166   7.131/*         0.372/*         RegFile/\memory_reg[13][5] /RN    1
@(R)->DFTCLK(R)	11.166   7.131/*         0.372/*         RegFile/\memory_reg[13][6] /RN    1
@(R)->DFTCLK(R)	11.166   7.131/*         0.372/*         RegFile/\memory_reg[14][5] /RN    1
@(R)->DFTCLK(R)	11.165   7.132/*         0.372/*         RegFile/\memory_reg[14][4] /RN    1
@(R)->DFTCLK(R)	11.165   7.133/*         0.372/*         RegFile/\memory_reg[12][4] /RN    1
@(R)->DFTCLK(R)	11.165   7.133/*         0.372/*         RegFile/\memory_reg[15][3] /RN    1
@(R)->DFTCLK(R)	11.165   7.133/*         0.372/*         RegFile/\memory_reg[13][4] /RN    1
@(R)->DFTCLK(R)	11.165   7.135/*         0.372/*         RegFile/\memory_reg[14][3] /RN    1
@(R)->DFTCLK(R)	11.165   7.137/*         0.372/*         RegFile/\memory_reg[12][3] /RN    1
@(R)->DFTCLK(R)	11.167   7.139/*         0.372/*         RegFile/\memory_reg[13][3] /RN    1
@(R)->DFTCLK(R)	11.167   7.143/*         0.371/*         RegFile/\memory_reg[7][4] /RN    1
@(R)->DFTCLK(R)	11.167   7.143/*         0.371/*         RegFile/\memory_reg[12][2] /RN    1
@(R)->DFTCLK(R)	11.166   7.143/*         0.371/*         RegFile/\memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	11.167   7.143/*         0.371/*         RegFile/\memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.168   7.144/*         0.371/*         RegFile/\memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	11.168   7.144/*         0.371/*         RegFile/\memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	11.168   7.144/*         0.371/*         RegFile/\memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	11.167   7.144/*         0.371/*         RegFile/\memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	11.167   7.144/*         0.371/*         RegFile/\memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	11.168   7.144/*         0.371/*         RegFile/\memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.165   7.144/*         0.371/*         RegFile/\memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	11.167   7.145/*         0.371/*         RegFile/\memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	11.169   7.145/*         0.371/*         RegFile/\memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.167   7.145/*         0.371/*         RegFile/\memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	11.168   7.145/*         0.371/*         RegFile/\memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	11.167   7.146/*         0.371/*         RegFile/\memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	11.166   7.147/*         0.371/*         RegFile/\memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	11.167   7.147/*         0.371/*         RegFile/\memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	11.167   7.147/*         0.371/*         RegFile/\memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	11.167   7.147/*         0.371/*         RegFile/\memory_reg[12][1] /RN    1
@(R)->DFTCLK(R)	11.166   7.147/*         0.371/*         RegFile/\memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	11.166   7.148/*         0.371/*         RegFile/\memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	11.168   7.149/*         0.371/*         RegFile/\memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	11.167   7.149/*         0.371/*         RegFile/\memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	11.167   7.149/*         0.371/*         RegFile/\memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	11.167   7.151/*         0.371/*         RegFile/\memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	11.169   7.157/*         0.369/*         RegFile/\memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	11.168   7.157/*         0.371/*         RegFile/\memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	11.169   7.157/*         0.369/*         RegFile/\memory_reg[8][4] /RN    1
@(R)->DFTCLK(R)	11.170   7.157/*         0.369/*         RegFile/\memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	11.168   7.158/*         0.369/*         RegFile/\memory_reg[8][6] /RN    1
@(R)->DFTCLK(R)	11.167   7.158/*         0.369/*         RegFile/\memory_reg[9][6] /RN    1
@(R)->DFTCLK(R)	11.170   7.158/*         0.369/*         RegFile/\memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	11.168   7.158/*         0.369/*         RegFile/\memory_reg[9][5] /RN    1
@(R)->DFTCLK(R)	11.167   7.158/*         0.369/*         RegFile/\memory_reg[10][5] /RN    1
@(R)->DFTCLK(R)	11.168   7.158/*         0.370/*         RegFile/\memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	11.169   7.158/*         0.369/*         RegFile/\memory_reg[8][5] /RN    1
@(R)->DFTCLK(R)	11.167   7.158/*         0.369/*         RegFile/\memory_reg[10][6] /RN    1
@(R)->DFTCLK(R)	11.170   7.159/*         0.369/*         RegFile/\memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	11.165   7.160/*         0.369/*         RegFile/\memory_reg[15][6] /RN    1
@(R)->DFTCLK(R)	11.167   7.160/*         0.369/*         RegFile/\memory_reg[11][5] /RN    1
@(R)->DFTCLK(R)	11.165   7.160/*         0.369/*         RegFile/\memory_reg[12][6] /RN    1
@(R)->DFTCLK(R)	11.167   7.161/*         0.369/*         RegFile/\memory_reg[11][6] /RN    1
@(R)->DFTCLK(R)	11.167   7.161/*         0.369/*         RegFile/\memory_reg[13][0] /RN    1
@(R)->DFTCLK(R)	11.167   7.161/*         0.369/*         RegFile/\memory_reg[12][0] /RN    1
@(R)->DFTCLK(R)	11.167   7.161/*         0.369/*         RegFile/\memory_reg[13][1] /RN    1
@(R)->DFTCLK(R)	11.167   7.162/*         0.369/*         RegFile/\memory_reg[11][0] /RN    1
@(R)->DFTCLK(R)	11.167   7.162/*         0.369/*         RegFile/\memory_reg[14][0] /RN    1
@(R)->DFTCLK(R)	11.167   7.163/*         0.369/*         RegFile/\memory_reg[14][7] /RN    1
@(R)->DFTCLK(R)	11.165   7.163/*         0.368/*         RegFile/\memory_reg[12][7] /RN    1
@(R)->DFTCLK(R)	11.168   7.163/*         0.369/*         RegFile/\memory_reg[10][0] /RN    1
@(R)->DFTCLK(R)	11.168   7.163/*         0.369/*         RegFile/\memory_reg[10][1] /RN    1
@(R)->DFTCLK(R)	11.167   7.163/*         0.369/*         RegFile/\memory_reg[13][7] /RN    1
@(R)->DFTCLK(R)	11.169   7.164/*         0.370/*         RegFile/\memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	11.170   7.164/*         0.368/*         RegFile/\memory_reg[11][1] /RN    1
@(R)->DFTCLK(R)	11.169   7.164/*         0.370/*         RegFile/\memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	11.166   7.164/*         0.368/*         RegFile/\memory_reg[11][7] /RN    1
@(R)->DFTCLK(R)	11.166   7.164/*         0.368/*         RegFile/\memory_reg[15][7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.139   */7.165         */0.400         UART_FIFO/U0_FIFO_W/\Address_reg[1] /D    1
@(R)->DFTCLK(R)	11.169   7.166/*         0.369/*         RegFile/\memory_reg[14][6] /RN    1
@(R)->DFTCLK(R)	11.169   7.167/*         0.370/*         RegFile/\memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	11.169   7.167/*         0.370/*         RegFile/\memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	11.169   7.168/*         0.370/*         RegFile/\memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	11.163   7.168/*         0.377/*         SYS_Cntroller/\Stored_Frame2_reg[2] /RN    1
@(R)->DFTCLK(R)	11.168   7.168/*         0.368/*         RegFile/\memory_reg[11][4] /RN    1
@(R)->DFTCLK(R)	11.171   7.169/*         0.370/*         RegFile/\memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	11.169   7.170/*         0.370/*         RegFile/\memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	11.168   7.170/*         0.368/*         RegFile/\memory_reg[10][7] /RN    1
@(R)->DFTCLK(R)	11.169   7.171/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /RN    1
@(R)->DFTCLK(R)	11.167   7.171/*         0.368/*         RegFile/\memory_reg[9][7] /RN    1
@(R)->DFTCLK(R)	11.169   7.171/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /RN    1
@(R)->DFTCLK(R)	11.169   7.171/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /RN    1
@(R)->DFTCLK(R)	11.168   7.171/*         0.368/*         RegFile/\memory_reg[10][4] /RN    1
@(R)->DFTCLK(R)	11.169   7.172/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /RN    1
@(R)->DFTCLK(R)	11.170   7.172/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /RN    1
@(R)->DFTCLK(R)	11.171   7.172/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /RN    1
@(R)->DFTCLK(R)	11.169   7.172/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /RN    1
@(R)->DFTCLK(R)	11.171   7.172/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /RN    1
@(R)->DFTCLK(R)	11.169   7.172/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /RN    1
@(R)->DFTCLK(R)	11.171   7.172/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /RN    1
@(R)->DFTCLK(R)	11.171   7.172/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /RN    1
@(R)->DFTCLK(R)	11.170   7.173/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /RN    1
@(R)->DFTCLK(R)	11.172   7.173/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /RN    1
@(R)->DFTCLK(R)	11.172   7.173/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /RN    1
@(R)->DFTCLK(R)	11.170   7.173/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /RN    1
@(R)->DFTCLK(R)	11.171   7.173/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /RN    1
@(R)->DFTCLK(R)	11.171   7.174/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /RN    1
@(R)->DFTCLK(R)	11.170   7.174/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /RN    1
@(R)->DFTCLK(R)	11.168   7.174/*         0.368/*         RegFile/\memory_reg[11][3] /RN    1
@(R)->DFTCLK(R)	11.171   7.174/*         0.367/*         RegFile/\memory_reg[8][0] /RN    1
@(R)->DFTCLK(R)	11.170   7.174/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /RN    1
@(R)->DFTCLK(R)	11.170   7.174/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /RN    1
@(R)->DFTCLK(R)	11.172   7.175/*         0.367/*         RegFile/\memory_reg[8][1] /RN    1
@(R)->DFTCLK(R)	11.172   7.175/*         0.367/*         RegFile/\memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	11.172   7.175/*         0.367/*         RegFile/\memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	11.172   7.175/*         0.367/*         RegFile/\memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	11.172   7.175/*         0.367/*         RegFile/\memory_reg[9][0] /RN    1
@(R)->DFTCLK(R)	11.172   7.177/*         0.367/*         RegFile/\memory_reg[8][7] /RN    1
@(R)->DFTCLK(R)	11.168   7.177/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.169   7.177/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	11.173   7.177/*         0.367/*         RegFile/\memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.170   7.178/*         0.367/*         SYS_Cntroller/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	11.170   7.178/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /RN    1
@(R)->DFTCLK(R)	11.173   7.178/*         0.367/*         RegFile/\memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.170   7.178/*         0.366/*         SYS_Cntroller/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	11.170   7.178/*         0.369/*         RegFile/\memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	11.170   7.179/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.171   7.179/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /RN    1
@(R)->DFTCLK(R)	11.170   7.179/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /RN    1
@(R)->DFTCLK(R)	11.170   7.179/*         0.367/*         RegFile/\memory_reg[11][2] /RN    1
@(R)->DFTCLK(R)	11.173   7.179/*         0.366/*         RegFile/\RdData_reg[7] /RN    1
@(R)->DFTCLK(R)	11.169   7.180/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	11.160   7.180/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[1] /RN    1
@(R)->DFTCLK(R)	11.173   7.180/*         0.366/*         RegFile/\RdData_reg[6] /RN    1
@(R)->DFTCLK(R)	11.170   7.181/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.173   7.181/*         0.366/*         RegFile/\RdData_reg[4] /RN    1
@(R)->DFTCLK(R)	11.174   7.181/*         0.367/*         RegFile/\RdData_reg[5] /RN    1
@(R)->DFTCLK(R)	11.170   7.181/*         0.367/*         RegFile/\memory_reg[10][2] /RN    1
@(R)->DFTCLK(R)	11.173   7.181/*         0.366/*         RegFile/\RdData_reg[3] /RN    1
@(R)->DFTCLK(R)	11.159   7.181/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[0] /RN    1
@(R)->DFTCLK(R)	11.170   7.181/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /RN    1
@(R)->DFTCLK(R)	11.159   7.182/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[2] /RN    1
@(R)->DFTCLK(R)	11.170   7.182/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /RN    1
@(R)->DFTCLK(R)	11.172   7.183/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /RN    1
@(R)->DFTCLK(R)	11.172   7.183/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /RN    1
@(R)->DFTCLK(R)	11.169   7.183/*         0.367/*         RegFile/\memory_reg[10][3] /RN    1
@(R)->DFTCLK(R)	11.175   7.184/*         0.366/*         RegFile/\RdData_reg[2] /RN    1
@(R)->DFTCLK(R)	11.160   7.185/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[3] /RN    1
@(R)->DFTCLK(R)	11.170   7.185/*         0.368/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.175   7.185/*         0.366/*         SYS_Cntroller/\current_state_reg[3] /RN    1
@(R)->DFTCLK(R)	11.164   7.185/*         0.376/*         SYS_Cntroller/\Stored_Frame2_reg[0] /RN    1
@(R)->DFTCLK(R)	11.170   7.185/*         0.367/*         RegFile/\memory_reg[9][2] /RN    1
@(R)->DFTCLK(R)	11.169   7.186/*         0.367/*         RegFile/\memory_reg[9][4] /RN    1
@(R)->DFTCLK(R)	11.169   7.186/*         0.367/*         RegFile/\memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.172   7.186/*         0.369/*         RegFile/\memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	11.175   7.186/*         0.366/*         RegFile/\RdData_reg[0] /RN    1
@(R)->DFTCLK(R)	11.175   7.186/*         0.366/*         RegFile/\RdData_reg[1] /RN    1
@(R)->DFTCLK(R)	11.164   7.187/*         0.376/*         SYS_Cntroller/\Stored_Frame2_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.134   */7.187         */0.404         UART_FIFO/U0_FIFO_W/\Address_reg[2] /D    1
@(R)->DFTCLK(R)	11.169   7.188/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.169   7.188/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /RN    1
@(R)->DFTCLK(R)	11.170   7.188/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /RN    1
@(R)->DFTCLK(R)	11.168   7.189/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /RN    1
@(R)->DFTCLK(R)	11.175   7.189/*         0.366/*         RegFile/RdData_VLD_reg/RN    1
@(R)->DFTCLK(R)	11.173   7.189/*         0.367/*         RegFile/\memory_reg[9][3] /RN    1
@(R)->DFTCLK(R)	11.168   7.189/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	11.169   7.189/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /RN    1
@(R)->DFTCLK(R)	11.168   7.189/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	11.169   7.189/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /RN    1
@(R)->DFTCLK(R)	11.169   7.189/*         0.367/*         RegFile/\memory_reg[8][3] /RN    1
@(R)->DFTCLK(R)	11.173   7.190/*         0.368/*         RegFile/\memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	11.173   7.190/*         0.368/*         RegFile/\memory_reg[2][5] /RN    1
@(R)->DFTCLK(R)	11.172   7.190/*         0.367/*         RegFile/\memory_reg[0][7] /RN    1
@(R)->DFTCLK(R)	11.172   7.191/*         0.367/*         RegFile/\memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	11.171   7.191/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	11.171   7.191/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	11.169   7.191/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	11.173   7.194/*         0.368/*         RegFile/\memory_reg[2][6] /RN    1
@(R)->DFTCLK(R)	11.169   7.194/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /RN    1
DFTCLK(R)->DFTCLK(R)	11.156   */7.194         */0.406         UART_TX/U2_Parity_Calc/par_bit_reg/D    1
@(R)->DFTCLK(R)	11.160   7.194/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[4] /RN    1
@(R)->DFTCLK(R)	11.169   7.196/*         0.367/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /RN    1
@(R)->DFTCLK(R)	11.168   7.197/*         0.367/*         SYS_Cntroller/\Stored_Frame1_reg[4] /RN    1
@(R)->DFTCLK(R)	11.173   7.198/*         0.368/*         RegFile/\memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	11.172   7.199/*         0.367/*         RegFile/\memory_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.172   7.199/*         0.367/*         RegFile/\memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	11.172   7.200/*         0.367/*         RegFile/\memory_reg[1][5] /RN    1
@(R)->DFTCLK(R)	11.172   7.200/*         0.367/*         RegFile/\memory_reg[1][4] /RN    1
@(R)->DFTCLK(R)	11.170   7.201/*         0.367/*         RegFile/\memory_reg[9][1] /RN    1
@(R)->DFTCLK(R)	11.172   7.202/*         0.367/*         RegFile/\memory_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.173   7.203/*         0.368/*         RegFile/\memory_reg[3][4] /RN    1
@(R)->DFTCLK(R)	11.173   7.203/*         0.366/*         RegFile/\memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	11.173   7.204/*         0.367/*         RegFile/\memory_reg[8][2] /RN    1
@(R)->DFTCLK(R)	11.159   7.204/*         0.376/*         SYS_Cntroller/\Stored_Frame2_reg[6] /RN    1
@(R)->DFTCLK(R)	11.159   7.204/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[6] /RN    1
@(R)->DFTCLK(R)	11.162   7.205/*         0.378/*         SYS_Cntroller/\Stored_Frame2_reg[5] /RN    1
@(R)->DFTCLK(R)	11.159   7.206/*         0.376/*         SYS_Cntroller/\Stored_Frame2_reg[7] /RN    1
@(R)->DFTCLK(R)	11.162   7.207/*         0.378/*         SYS_Cntroller/\Stored_Frame2_reg[4] /RN    1
@(R)->DFTCLK(R)	11.172   7.207/*         0.368/*         RegFile/\memory_reg[3][7] /RN    1
@(R)->DFTCLK(R)	11.164   7.207/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[5] /RN    1
@(R)->DFTCLK(R)	11.159   7.208/*         0.376/*         SYS_Cntroller/\Stored_Frame1_reg[7] /RN    1
@(R)->DFTCLK(R)	11.160   7.209/*         0.376/*         SYS_Cntroller/\Stored_Frame3_reg[7] /RN    1
@(R)->DFTCLK(R)	11.158   7.211/*         0.378/*         SYS_Cntroller/\Stored_Frame2_reg[3] /RN    1
@(R)->DFTCLK(R)	11.172   7.211/*         0.368/*         RegFile/\memory_reg[3][6] /RN    1
@(R)->DFTCLK(R)	11.170   7.213/*         0.366/*         SYS_Cntroller/\Stored_Frame1_reg[0] /RN    1
@(R)->DFTCLK(R)	11.170   7.220/*         0.366/*         SYS_Cntroller/\current_state_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	11.156   */7.328         */0.405         UART_FIFO/U2_FIFO_R/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.109   */7.332         */0.429         UART_FIFO/U0_FIFO_W/\Address_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.114   */7.368         */0.422         SYS_Cntroller/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.136   */7.477         */0.406         RegFile/RdData_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.157   */7.483         */0.405         UART_FIFO/U2_FIFO_R/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.105   */7.485         */0.431         SYS_Cntroller/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.147   */7.507         */0.415         UART_FIFO/U2_FIFO_R/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.132   */7.511         */0.429         UART_FIFO/U2_FIFO_R/\Address_reg[0] /D    1
@(R)->DFTCLK(R)	11.493   7.515/*         0.047/*         RegFile/\memory_reg[2][7] /SN    1
@(R)->DFTCLK(R)	11.493   7.535/*         0.047/*         RegFile/\memory_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	11.206   7.558/*         0.329/*         SYS_Cntroller/\Stored_Frame3_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.223   7.638/*         0.313/*         SYS_Cntroller/\Stored_Frame3_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.224   7.644/*         0.311/*         SYS_Cntroller/\Stored_Frame3_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.226   7.652/*         0.310/*         SYS_Cntroller/\Stored_Frame3_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.230   7.656/*         0.310/*         SYS_Cntroller/\Stored_Frame3_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.228   7.660/*         0.308/*         SYS_Cntroller/\Stored_Frame3_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.229   7.666/*         0.307/*         SYS_Cntroller/\Stored_Frame3_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.229   7.666/*         0.307/*         SYS_Cntroller/\Stored_Frame3_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.120   */7.669         */0.416         SYS_Cntroller/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.155   */7.683         */0.406         UART_TX/U4_FSM/\current_state_reg[0] /D    1
@(R)->DFTCLK(R)	10.295   7.708/*         0.051/*         UART_TX_ClkDiv/New_clk_reg/SN    1
DFTCLK(R)->DFTCLK(R)	11.135   */7.738         */0.407         SYS_Cntroller/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.226   7.769/*         0.310/*         SYS_Cntroller/\Stored_Frame2_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	9.813    */7.773         */0.533         UART_TX_ClkDiv/New_clk_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.227   7.774/*         0.309/*         SYS_Cntroller/\Stored_Frame2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.227   7.774/*         0.309/*         SYS_Cntroller/\Stored_Frame2_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.231   7.779/*         0.309/*         SYS_Cntroller/\Stored_Frame2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.231   7.780/*         0.308/*         SYS_Cntroller/\Stored_Frame2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.232   7.783/*         0.308/*         SYS_Cntroller/\Stored_Frame2_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.234   7.791/*         0.306/*         SYS_Cntroller/\Stored_Frame2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.235   7.793/*         0.306/*         SYS_Cntroller/\Stored_Frame2_reg[0] /D    1
@(R)->DFTCLK(R)	11.161   7.875/*         0.375/*         UART_RX_ClkDiv/Flag_reg/RN    1
@(R)->DFTCLK(R)	11.169   7.879/*         0.374/*         UART_RX/U6/Stp_err_reg/RN    1
@(R)->DFTCLK(R)	11.171   7.881/*         0.366/*         UART_RX_ClkDiv/\Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.171   7.882/*         0.366/*         UART_RX_ClkDiv/\Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.171   7.883/*         0.366/*         UART_RX_ClkDiv/\Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.179   7.883/*         0.364/*         UART_RX/U3/\Edge_Count_reg[3] /RN    1
@(R)->DFTCLK(R)	11.179   7.883/*         0.364/*         UART_RX/U3/\Edge_Count_reg[4] /RN    1
@(R)->DFTCLK(R)	11.179   7.883/*         0.364/*         UART_RX/U3/\Edge_Count_reg[5] /RN    1
@(R)->DFTCLK(R)	11.179   7.884/*         0.364/*         UART_RX/U3/\Edge_Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.178   7.884/*         0.364/*         UART_RX/U3/\Edge_Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.179   7.884/*         0.364/*         UART_RX/U3/\Edge_Count_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.247   7.885/*         0.295/*         UART_RX/U4/Calc_parity_reg/D    1
@(R)->DFTCLK(R)	11.178   7.885/*         0.364/*         UART_RX/U3/\Bit_Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.179   7.886/*         0.364/*         UART_RX/U3/\Bit_Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.179   7.886/*         0.364/*         UART_RX/U3/\Bit_Count_reg[3] /RN    1
@(R)->DFTCLK(R)	11.179   7.886/*         0.364/*         UART_RX/U3/\Bit_Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.179   7.887/*         0.364/*         UART_RX/U7/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	11.179   7.888/*         0.364/*         UART_RX/U7/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	11.179   7.888/*         0.364/*         UART_RX/U5/Str_err_reg/RN    1
@(R)->DFTCLK(R)	11.190   7.894/*         0.372/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /RN    1
DFTCLK(R)->DFTCLK(R)	9.894    */7.896         */0.533         UART_RX_ClkDiv/New_clk_reg/SI    1
@(R)->DFTCLK(R)	11.198   7.901/*         0.365/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.196   7.901/*         0.365/*         UART_TX/U3_Serializer/\S_R_Data_reg[3] /RN    1
@(R)->DFTCLK(R)	11.198   7.901/*         0.365/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /RN    1
@(R)->DFTCLK(R)	11.198   7.901/*         0.365/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /RN    1
@(R)->DFTCLK(R)	11.198   7.901/*         0.365/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /RN    1
@(R)->DFTCLK(R)	11.198   7.901/*         0.365/*         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /RN    1
@(R)->DFTCLK(R)	11.197   7.901/*         0.365/*         UART_FIFO/U2_FIFO_R/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	11.198   7.901/*         0.365/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.197   7.901/*         0.365/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.197   7.902/*         0.365/*         UART_TX/U3_Serializer/\S_R_Data_reg[4] /RN    1
@(R)->DFTCLK(R)	11.196   7.902/*         0.365/*         UART_TX/U3_Serializer/\S_R_Data_reg[5] /RN    1
@(R)->DFTCLK(R)	11.196   7.902/*         0.365/*         UART_TX/U3_Serializer/\S_R_Data_reg[6] /RN    1
@(R)->DFTCLK(R)	11.196   7.903/*         0.365/*         UART_TX/U3_Serializer/\S_R_Data_reg[7] /RN    1
@(R)->DFTCLK(R)	11.196   7.903/*         0.365/*         UART_TX/U3_Serializer/\S_R_Data_reg[1] /RN    1
@(R)->DFTCLK(R)	11.196   7.903/*         0.365/*         UART_TX/U3_Serializer/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	11.196   7.904/*         0.365/*         UART_TX/U3_Serializer/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	11.197   7.908/*         0.365/*         UART_TX/U3_Serializer/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	11.197   7.908/*         0.365/*         UART_TX/U3_Serializer/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	11.197   7.915/*         0.365/*         UART_TX/U3_Serializer/ser_done_reg/RN    1
@(R)->DFTCLK(R)	11.197   7.915/*         0.365/*         UART_TX/U4_FSM/\current_state_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.092   */7.956         */0.443         SYS_Cntroller/\Stored_Frame1_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.095   */7.966         */0.441         SYS_Cntroller/\Stored_Frame1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */7.977         */0.419         SYS_Cntroller/\Stored_Frame1_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.117   */7.979         */0.419         SYS_Cntroller/\Stored_Frame1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.118   */7.980         */0.418         SYS_Cntroller/\Stored_Frame1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.118   */7.984         */0.417         SYS_Cntroller/\Stored_Frame1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.119   */7.986         */0.417         SYS_Cntroller/\Stored_Frame1_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.121   */8.001         */0.414         SYS_Cntroller/\Stored_Frame1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.141   */8.030         */0.401         UART_RX/U1/Sampeld_Bit_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.152   */8.127         */0.424         U0_ALU/\ALU_OUT_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.232   8.232/*         0.311/*         UART_RX/U7/Data_Valid_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.264   8.348/*         0.278/*         UART_RX/U7/Parity_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.265   8.359/*         0.276/*         UART_RX/U7/Stop_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.127   */8.380         */0.435         UART_TX/U1_MUX_4x1/OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.151   */8.401         */0.412         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.127   */8.408         */0.409         Data_SYNC/\sync_bus_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.154   */8.416         */0.409         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */8.417         */0.408         Data_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */8.418         */0.408         Data_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */8.419         */0.408         Data_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.129   */8.419         */0.408         Data_SYNC/\sync_bus_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.132   */8.422         */0.408         Data_SYNC/\sync_bus_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	11.133   */8.425         */0.407         Data_SYNC/\sync_bus_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	11.131   */8.433         */0.406         Data_SYNC/\sync_bus_reg[1] /D    1
@(R)->DFTCLK(R)	11.156   8.540/*         0.382/*         UART_FIFO/U0_FIFO_W/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	11.168   8.544/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.168   8.544/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	11.169   8.544/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	11.168   8.544/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.169   8.544/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.168   8.544/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.168   8.545/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.168   8.545/*         0.372/*         UART_FIFO/U0_FIFO_W/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	11.168   8.545/*         0.372/*         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	11.168   8.545/*         0.372/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /RN    1
@(R)->DFTCLK(R)	11.168   8.545/*         0.372/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /RN    1
@(R)->DFTCLK(R)	11.166   8.546/*         0.372/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /RN    1
@(R)->DFTCLK(R)	11.167   8.546/*         0.372/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /RN    1
@(R)->DFTCLK(R)	11.167   8.547/*         0.372/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /RN    1
@(R)->DFTCLK(R)	11.167   8.547/*         0.372/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /RN    1
@(R)->DFTCLK(R)	11.166   8.548/*         0.372/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /RN    1
@(R)->DFTCLK(R)	11.167   8.548/*         0.372/*         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /RN    1
@(R)->DFTCLK(R)	11.166   8.549/*         0.372/*         UART_FIFO/U0_FIFO_W/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	11.166   8.551/*         0.372/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /RN    1
@(R)->DFTCLK(R)	11.167   8.553/*         0.371/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /RN    1
@(R)->DFTCLK(R)	11.167   8.556/*         0.371/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.167   8.560/*         0.371/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /RN    1
@(R)->DFTCLK(R)	11.167   8.561/*         0.371/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.167   8.562/*         0.371/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /RN    1
@(R)->DFTCLK(R)	11.168   8.565/*         0.370/*         UART_FIFO/U0_FIFO_W/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	11.168   8.567/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /RN    1
@(R)->DFTCLK(R)	11.168   8.568/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /RN    1
@(R)->DFTCLK(R)	11.168   8.569/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /RN    1
@(R)->DFTCLK(R)	11.168   8.570/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /RN    1
@(R)->DFTCLK(R)	11.168   8.570/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /RN    1
@(R)->DFTCLK(R)	11.155   8.571/*         0.386/*         UART_RX/U2/\P_out_reg[7] /RN    1
@(R)->DFTCLK(R)	11.155   8.571/*         0.386/*         UART_RX/U2/\P_out_reg[6] /RN    1
@(R)->DFTCLK(R)	11.155   8.571/*         0.386/*         UART_RX/U2/\P_out_reg[5] /RN    1
@(R)->DFTCLK(R)	11.155   8.571/*         0.386/*         UART_RX/U2/\P_out_reg[4] /RN    1
@(R)->DFTCLK(R)	11.155   8.572/*         0.386/*         UART_RX/U2/\P_out_reg[3] /RN    1
@(R)->DFTCLK(R)	11.168   8.572/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /RN    1
@(R)->DFTCLK(R)	11.161   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[5] /RN    1
@(R)->DFTCLK(R)	11.161   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[4] /RN    1
@(R)->DFTCLK(R)	11.155   8.573/*         0.386/*         UART_RX/U2/\P_out_reg[2] /RN    1
@(R)->DFTCLK(R)	11.160   8.573/*         0.376/*         UART_TX_ClkDiv/Flag_reg/RN    1
@(R)->DFTCLK(R)	11.161   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[6] /RN    1
@(R)->DFTCLK(R)	11.161   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[3] /RN    1
@(R)->DFTCLK(R)	11.161   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[2] /RN    1
@(R)->DFTCLK(R)	11.161   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[1] /RN    1
@(R)->DFTCLK(R)	11.160   8.573/*         0.376/*         UART_TX_ClkDiv/\Count_reg[0] /RN    1
@(R)->DFTCLK(R)	11.155   8.574/*         0.386/*         UART_RX/U2/\P_out_reg[1] /RN    1
@(R)->DFTCLK(R)	11.169   8.575/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /RN    1
@(R)->DFTCLK(R)	11.155   8.577/*         0.386/*         UART_RX/U2/\N_reg[3] /RN    1
@(R)->DFTCLK(R)	11.166   8.577/*         0.375/*         UART_RX/U1/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	11.166   8.578/*         0.375/*         UART_RX/U1/Sampeld_Bit_reg/RN    1
@(R)->DFTCLK(R)	11.166   8.578/*         0.375/*         UART_RX/U1/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	11.166   8.579/*         0.375/*         UART_RX/U7/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	11.167   8.579/*         0.375/*         UART_RX/U7/Stop_Error_reg/RN    1
@(R)->DFTCLK(R)	11.167   8.579/*         0.375/*         UART_RX/U1/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	11.169   8.579/*         0.370/*         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /RN    1
@(R)->DFTCLK(R)	11.167   8.579/*         0.375/*         UART_RX/U7/Parity_Error_reg/RN    1
@(R)->DFTCLK(R)	11.167   8.580/*         0.375/*         UART_RX/U4/par_err_reg/RN    1
@(R)->DFTCLK(R)	11.168   8.581/*         0.375/*         UART_RX/U7/Data_Valid_reg/RN    1
@(R)->DFTCLK(R)	11.157   8.584/*         0.379/*         SYS_Cntroller/\Stored_Frame1_reg[3] /RN    1
@(R)->DFTCLK(R)	11.165   8.585/*         0.375/*         UART_RX/U2/\P_out_reg[0] /RN    1
@(R)->DFTCLK(R)	11.165   8.588/*         0.375/*         UART_RX/U2/\N_reg[2] /RN    1
@(R)->DFTCLK(R)	11.166   8.589/*         0.375/*         UART_RX/U2/\N_reg[1] /RN    1
@(R)->DFTCLK(R)	11.166   8.589/*         0.375/*         UART_RX/U2/\N_reg[0] /RN    1
@(R)->DFTCLK(R)	11.166   8.589/*         0.375/*         UART_RX/U4/Calc_parity_reg/RN    1
@(R)->DFTCLK(R)	11.175   8.593/*         0.386/*         UART_FIFO/U2_FIFO_R/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	11.167   8.596/*         0.369/*         SYS_Cntroller/\Stored_Frame1_reg[5] /RN    1
@(R)->DFTCLK(R)	11.167   8.596/*         0.369/*         SYS_Cntroller/\Stored_Frame1_reg[2] /RN    1
@(R)->DFTCLK(R)	11.166   8.598/*         0.369/*         SYS_Cntroller/\Stored_Frame1_reg[1] /RN    1
@(R)->DFTCLK(R)	11.186   8.601/*         0.375/*         UART_TX/U4_FSM/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	11.186   8.602/*         0.375/*         UART_TX/U4_FSM/Basy_reg/RN    1
@(R)->DFTCLK(R)	11.185   8.603/*         0.375/*         UART_TX/U3_Serializer/\S_R_Data_reg[0] /RN    1
@(R)->DFTCLK(R)	11.186   8.603/*         0.375/*         UART_TX/U4_FSM/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	11.186   8.603/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /RN    1
@(R)->DFTCLK(R)	11.167   8.603/*         0.369/*         SYS_Cntroller/\Stored_Frame1_reg[6] /RN    1
@(R)->DFTCLK(R)	11.185   8.603/*         0.375/*         UART_TX/U3_Serializer/\S_R_Data_reg[2] /RN    1
@(R)->DFTCLK(R)	11.185   8.603/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /RN    1
@(R)->DFTCLK(R)	11.186   8.603/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /RN    1
@(R)->DFTCLK(R)	11.185   8.603/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /RN    1
@(R)->DFTCLK(R)	11.185   8.604/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /RN    1
@(R)->DFTCLK(R)	11.186   8.605/*         0.375/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	11.186   8.605/*         0.375/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	11.186   8.606/*         0.375/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	11.186   8.606/*         0.375/*         UART_FIFO/U2_FIFO_R/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	11.186   8.606/*         0.375/*         UART_FIFO/U2_FIFO_R/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	11.186   8.606/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /RN    1
@(R)->DFTCLK(R)	11.168   8.606/*         0.369/*         Data_SYNC/\sync_bus_reg[4] /RN    1
@(R)->DFTCLK(R)	11.168   8.606/*         0.369/*         Data_SYNC/\sync_bus_reg[7] /RN    1
@(R)->DFTCLK(R)	11.168   8.606/*         0.369/*         Data_SYNC/\sync_bus_reg[3] /RN    1
@(R)->DFTCLK(R)	11.187   8.606/*         0.375/*         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	11.186   8.607/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /RN    1
@(R)->DFTCLK(R)	11.186   8.607/*         0.375/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->DFTCLK(R)	11.186   8.607/*         0.375/*         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /RN    1
@(R)->DFTCLK(R)	11.168   8.608/*         0.369/*         Data_SYNC/\sync_bus_reg[2] /RN    1
@(R)->DFTCLK(R)	11.186   8.609/*         0.375/*         UART_TX/U2_Parity_Calc/par_bit_reg/RN    1
@(R)->DFTCLK(R)	11.171   8.610/*         0.369/*         Data_SYNC/\sync_bus_reg[5] /RN    1
@(R)->DFTCLK(R)	11.171   8.610/*         0.369/*         Data_SYNC/\sync_bus_reg[6] /RN    1
@(R)->DFTCLK(R)	11.167   8.610/*         0.369/*         Data_SYNC/\sync_bus_reg[1] /RN    1
@(R)->DFTCLK(R)	11.186   8.610/*         0.375/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->DFTCLK(R)	11.168   8.613/*         0.369/*         Data_SYNC/\sync_bus_reg[0] /RN    1
@(R)->DFTCLK(R)	11.168   8.616/*         0.369/*         Data_SYNC/enable_pulse_d_reg/RN    1
@(R)->DFTCLK(R)	11.168   8.620/*         0.369/*         Data_SYNC/\en_sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	11.168   8.620/*         0.369/*         Data_SYNC/\en_sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	11.168   8.620/*         0.369/*         Data_SYNC/Pulse_FF_Out_reg/RN    1
DFTCLK(R)->DFTCLK(R)	11.141   */8.623         */0.421         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.013   */8.684         */0.530         UART_RX/U3/\Edge_Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.162   */8.692         */0.399         UART_TX/U4_FSM/Basy_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.131   */8.692         */0.409         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.131   */8.714         */0.409         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.949   */8.718         */0.592         RegFile/\memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.967   */8.720         */0.574         RegFile/\memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.969   */8.727         */0.573         RegFile/\memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.002   */8.739         */0.560         UART_FIFO/U2_FIFO_R/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.978   */8.741         */0.563         UART_RX/U7/Stop_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.974   */8.745         */0.567         RegFile/\memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.970   */8.748         */0.568         RegFile/\memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.979   */8.748         */0.562         UART_RX/U7/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.975   */8.748         */0.563         RegFile/\memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.972   */8.750         */0.566         RegFile/\memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.124   */8.751         */0.415         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	10.974   */8.751         */0.565         RegFile/\memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.996   */8.752         */0.566         UART_FIFO/U2_FIFO_R/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.973   */8.754         */0.566         RegFile/\memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.975   */8.760         */0.564         RegFile/\memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.164   */8.767         */0.398         UART_TX/U4_FSM/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	10.978   */8.773         */0.561         RegFile/\memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.981   */8.777         */0.560         RegFile/\memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.243   8.789/*         0.294/*         Data_SYNC/enable_pulse_d_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.983   */8.790         */0.557         RegFile/\memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.983   */8.792         */0.556         RegFile/\memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.986   */8.811         */0.550         RegFile/\memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */8.811         */0.551         RegFile/\memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.989   */8.812         */0.551         RegFile/\memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.989   */8.819         */0.550         RegFile/\memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.991   */8.826         */0.548         RegFile/\memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.996   */8.845         */0.543         RegFile/\memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	10.996   */8.846         */0.543         RegFile/\memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.153   */8.851         */0.408         UART_TX/U4_FSM/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	10.997   */8.856         */0.541         UART_FIFO/U0_FIFO_W/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.002   */8.859         */0.541         UART_RX/U3/\Edge_Count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.861         */0.515         UART_RX/U3/\Bit_Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.001   */8.863         */0.540         UART_RX/U4/Calc_parity_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.003   */8.863         */0.540         UART_RX/U3/\Edge_Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.004   */8.869         */0.539         UART_RX/U3/\Edge_Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.990   */8.877         */0.551         UART_RX/U2/\N_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.000   */8.877         */0.539         UART_FIFO/U0_FIFO_W/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.004   */8.883         */0.532         UART_TX_ClkDiv/\Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.007   */8.884         */0.536         UART_RX/U3/\Edge_Count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.886         */0.512         UART_RX/U2/\N_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.887         */0.516         SYS_Cntroller/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.009   */8.897         */0.528         UART_TX_ClkDiv/Flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	10.991   */8.897         */0.549         RegFile/\memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */8.902         */0.511         UART_RX/U3/\Edge_Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.980   */8.906         */0.558         UART_FIFO/U0_FIFO_W/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */8.907         */0.513         UART_RX/U2/\N_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.009   */8.908         */0.531         RegFile/\memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.009   */8.908         */0.531         RegFile/\memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.011   */8.916         */0.529         RegFile/\memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.007   */8.917         */0.529         SYS_Cntroller/\Stored_Frame1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.011   */8.917         */0.529         RegFile/\memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.027   */8.918         */0.514         SYS_Cntroller/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.015   */8.918         */0.524         RegFile/\memory_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */8.920         */0.512         UART_RX/U3/\Bit_Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.012   */8.922         */0.528         RegFile/\memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.016   */8.923         */0.524         RegFile/\memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.012   */8.924         */0.528         UART_FIFO/U0_FIFO_W/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.925         */0.513         SYS_Cntroller/\Stored_Frame1_reg[1] /SI    1
@(R)->DFTCLK(R)	11.508   8.929/*         0.054/*         UART_TX/U1_MUX_4x1/OUT_reg/SN    1
DFTCLK(R)->DFTCLK(R)	11.013   */8.930         */0.526         RegFile/\memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.014   */8.934         */0.525         RegFile/\memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.014   */8.934         */0.522         SYS_Cntroller/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.012   */8.937         */0.525         Data_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.941         */0.514         UART_RX_ClkDiv/\Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.019   */8.942         */0.524         UART_RX/U7/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.017   */8.945         */0.524         RegFile/\memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.027   */8.945         */0.510         UART_RX_ClkDiv/\Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.946         */0.514         UART_TX_ClkDiv/\Count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.016   */8.947         */0.523         RegFile/\memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.985   */8.949         */0.555         UART_RX/U2/\P_out_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.013   */8.950         */0.523         REF_RST_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */8.950         */0.555         UART_RX/U6/Stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.034   */8.952         */0.509         UART_RX/U3/\Bit_Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.955         */0.522         UART_RX/U1/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.014   */8.956         */0.523         UART_TX_ClkDiv/\Count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.018   */8.958         */0.521         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.041   */8.960         */0.522         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	10.989   */8.960         */0.548         UART_RX_ClkDiv/Flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.014   */8.960         */0.523         UART_TX_ClkDiv/\Count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.016   */8.961         */0.521         Data_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.991   */8.962         */0.545         SYS_Cntroller/\Stored_Frame1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.962         */0.510         SYS_Cntroller/\Stored_Frame1_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.016   */8.963         */0.521         Data_SYNC/\sync_bus_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.963         */0.521         UART_RX/U7/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.017   */8.964         */0.520         Data_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.006   */8.965         */0.555         UART_FIFO/U2_FIFO_R/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */8.965         */0.509         UART_TX/U3_Serializer/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.041   */8.966         */0.521         UART_TX/U4_FSM/Basy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.041   */8.967         */0.521         UART_TX/U3_Serializer/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.018   */8.971         */0.519         Data_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */8.972         */0.513         UART_TX/U4_FSM/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.017   */8.972         */0.520         UART_TX_ClkDiv/\Count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.017   */8.972         */0.520         UART_TX_ClkDiv/\Count_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.972         */0.519         RegFile/RdData_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.973         */0.519         UART_RX/U1/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.990   */8.974         */0.545         SYS_Cntroller/\Stored_Frame1_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.018   */8.974         */0.519         UART_RX_ClkDiv/\Count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.976         */0.518         Data_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.989   */8.976         */0.552         SYS_Cntroller/\Stored_Frame2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.979         */0.511         Data_SYNC/Pulse_FF_Out_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.980         */0.518         UART_RX/U5/Str_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */8.980         */0.512         UART_TX/U4_FSM/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.019   */8.980         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.980         */0.518         UART_RX/U1/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.981         */0.517         RegFile/\memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.982         */0.518         Data_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.983         */0.521         UART_RX/U1/Sampeld_Bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.983         */0.516         RegFile/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.983         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.990   */8.984         */0.549         SYS_Cntroller/\Stored_Frame2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.984         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.984         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.991   */8.984         */0.549         SYS_Cntroller/\Stored_Frame2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.987   */8.984         */0.549         SYS_Cntroller/\Stored_Frame3_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.986   */8.985         */0.550         SYS_Cntroller/\Stored_Frame2_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.985         */0.517         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.985         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.985         */0.516         RegFile/\memory_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.985         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.986         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.987   */8.986         */0.549         SYS_Cntroller/\Stored_Frame2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.987         */0.516         RegFile/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.019   */8.987         */0.516         RegFile/\memory_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.987         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.988         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.988         */0.517         UART_TX/U2_Parity_Calc/\DATA_V_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.988         */0.517         UART_TX/U4_FSM/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.989         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.989         */0.516         RegFile/\memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.989         */0.516         UART_RX/U2/\N_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.989         */0.515         RegFile/\memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.989         */0.516         SYS_Cntroller/\Stored_Frame1_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.989         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.990         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.990         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.051   */8.990         */0.510         UART_TX/U3_Serializer/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */8.990         */0.548         SYS_Cntroller/\Stored_Frame2_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.990         */0.516         RegFile/\memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.990         */0.516         UART_TX/U3_Serializer/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.990         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.991         */0.516         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.991         */0.515         RegFile/\memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.991         */0.516         RegFile/\memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.991         */0.516         UART_RX/U4/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.991         */0.515         RegFile/\memory_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.991         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.991         */0.515         RegFile/\memory_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	10.987   */8.992         */0.548         SYS_Cntroller/\Stored_Frame3_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.992         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.992         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.992         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.992         */0.515         RegFile/\memory_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.992         */0.515         RegFile/\memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.992         */0.515         RegFile/\memory_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.992         */0.515         RegFile/\memory_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.992         */0.516         UART_TX/U2_Parity_Calc/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.993         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.993         */0.515         RegFile/\memory_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.993         */0.515         RegFile/\memory_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.993         */0.514         RegFile/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.993         */0.516         UART_TX/U3_Serializer/\S_R_Data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.994         */0.515         RegFile/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.994         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.994         */0.516         UART_TX/U3_Serializer/\S_R_Data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.994         */0.514         RegFile/\memory_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */8.994         */0.548         SYS_Cntroller/\Stored_Frame3_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.994         */0.515         RegFile/\memory_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.994         */0.515         RegFile/\memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.994         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */8.994         */0.514         RegFile/\memory_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.045   */8.994         */0.516         UART_TX/U2_Parity_Calc/\DATA_V_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.994         */0.515         RegFile/\memory_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.995         */0.515         RegFile/\memory_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.995         */0.515         RegFile/\memory_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.995         */0.515         RegFile/\memory_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.995         */0.514         RegFile/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.995         */0.515         RegFile/\memory_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.995         */0.515         RegFile/\memory_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.995         */0.515         RegFile/\memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.995         */0.514         RegFile/\memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.995         */0.514         RegFile/\memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */8.995         */0.548         SYS_Cntroller/\Stored_Frame3_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.995         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.995         */0.514         RegFile/\memory_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.996         */0.515         RegFile/\memory_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.996         */0.516         UART_TX_ClkDiv/\Count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.996         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.996         */0.514         RegFile/\memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */8.996         */0.548         SYS_Cntroller/\Stored_Frame3_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */8.996         */0.515         RegFile/\memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.996         */0.515         Data_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.996         */0.514         RegFile/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.996         */0.514         RegFile/\memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.996         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.992   */8.996         */0.548         SYS_Cntroller/\Stored_Frame3_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.996         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.997         */0.514         RegFile/\memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.997         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.992   */8.997         */0.547         SYS_Cntroller/\Stored_Frame2_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.997         */0.514         RegFile/\memory_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.997         */0.514         RegFile/\memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.997         */0.514         RegFile/\memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.997         */0.515         RegFile/\memory_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.997         */0.514         RegFile/\memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.997         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.998         */0.514         RegFile/\memory_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.998         */0.514         RegFile/\memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.998         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.998         */0.514         RegFile/\memory_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.998         */0.515         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.998         */0.514         RegFile/\memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.999         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.999         */0.514         RegFile/\memory_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.989   */8.999         */0.547         SYS_Cntroller/\Stored_Frame3_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */8.999         */0.514         RegFile/\memory_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */8.999         */0.514         RegFile/\memory_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.999         */0.514         RegFile/\memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */8.999         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */8.999         */0.514         RegFile/\memory_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.999         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.999         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */8.999         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */8.999         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.000         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.000         */0.514         RegFile/\memory_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.047   */9.000         */0.515         UART_TX/U2_Parity_Calc/\DATA_V_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	10.988   */9.000         */0.547         SYS_Cntroller/\Stored_Frame3_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */9.000         */0.515         UART_RST_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.000         */0.514         RegFile/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.000         */0.514         RegFile/\memory_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.000         */0.514         RegFile/\memory_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.000         */0.514         RegFile/\memory_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.000         */0.514         RegFile/\memory_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.001         */0.514         RegFile/\memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.001         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.001         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.001         */0.513         RegFile/\memory_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.001         */0.514         RegFile/\memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.001         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.020   */9.001         */0.514         RegFile/\memory_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.001         */0.513         RegFile/\memory_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.002         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.002         */0.511         UART_RX/U7/Parity_Error_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.002         */0.514         SYS_Cntroller/\Stored_Frame1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */9.002         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.002         */0.514         RegFile/\memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.002         */0.513         RegFile/\memory_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.046   */9.002         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.002         */0.514         RegFile/\memory_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.002         */0.514         RegFile/\memory_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.002         */0.514         RegFile/\memory_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.003         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.514         RegFile/\memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.514         RegFile/\memory_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.514         RegFile/\memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.047   */9.003         */0.514         UART_TX/U2_Parity_Calc/\DATA_V_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.514         RegFile/\memory_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.003         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.003         */0.507         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.003         */0.514         RegFile/\memory_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.513         RegFile/\memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */9.003         */0.514         RegFile/\memory_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.047   */9.003         */0.514         UART_TX/U3_Serializer/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.003         */0.514         RegFile/\memory_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.003         */0.514         RegFile/\memory_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.513         RegFile/\memory_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.003         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.003         */0.514         RegFile/\memory_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.004         */0.514         RegFile/\memory_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.004         */0.513         RegFile/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	10.993   */9.004         */0.547         SYS_Cntroller/\Stored_Frame2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */9.004         */0.512         UART_FIFO/U2_FIFO_R/\Address_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.004         */0.514         RegFile/\memory_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */9.004         */0.513         RegFile/\memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.004         */0.513         RegFile/\memory_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.004         */0.513         RegFile/\memory_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.005         */0.513         RegFile/\memory_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.005         */0.513         RegFile/\memory_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.047   */9.005         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.023   */9.005         */0.513         RegFile/\memory_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.005         */0.514         UART_FIFO/U4_FIFO_MEM/\memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.022   */9.005         */0.513         RegFile/\memory_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */9.005         */0.513         RegFile/\memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.027   */9.005         */0.513         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.006         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */9.006         */0.513         RegFile/\memory_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.006         */0.513         RegFile/\memory_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.021   */9.007         */0.513         RegFile/\memory_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.007         */0.513         RegFile/\memory_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.007         */0.513         Data_SYNC/enable_pulse_d_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.007         */0.513         RegFile/\memory_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.008         */0.513         RegFile/\memory_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.008         */0.513         RegFile/\memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.008         */0.513         RegFile/\memory_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.008         */0.513         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.008         */0.513         Data_SYNC/\en_sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.008         */0.513         UART_FIFO/U4_FIFO_MEM/\memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.024   */9.009         */0.513         RegFile/\memory_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.999   */9.009         */0.562         UART_TX/U1_MUX_4x1/OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */9.009         */0.514         UART_TX/U3_Serializer/\S_R_Data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.010         */0.510         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.048   */9.010         */0.513         UART_TX/U3_Serializer/\S_R_Data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.010         */0.512         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */9.012         */0.513         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.025   */9.012         */0.512         RegFile/\memory_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */9.013         */0.513         UART_TX/U3_Serializer/\S_R_Data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */9.014         */0.513         U0_PULSE_GEN/rcv_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */9.014         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */9.015         */0.512         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.016         */0.512         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.050   */9.017         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.026   */9.023         */0.535         UART_TX/U2_Parity_Calc/\DATA_V_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.051   */9.025         */0.511         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */9.026         */0.511         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */9.028         */0.510         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.030   */9.030         */0.510         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	11.030   */9.030         */0.510         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.030         */0.510         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.052   */9.031         */0.510         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.031         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.027   */9.033         */0.509         SYS_Cntroller/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.034         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.031   */9.034         */0.509         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.029   */9.034         */0.509         REF_RST_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.029   */9.034         */0.509         Data_SYNC/\en_sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.053   */9.035         */0.509         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.029   */9.036         */0.507         UART_RST_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.056   */9.037         */0.506         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	11.049   */9.038         */0.512         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.039         */0.508         SYS_Cntroller/\Stored_Frame1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	11.032   */9.042         */0.508         UART_RX/U2/\P_out_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	11.126   */9.066         */0.413         UART_FIFO/U0_FIFO_W/\GW_Ptr_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.149   */9.068         */0.413         UART_FIFO/U2_FIFO_R/\GR_Ptr_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	11.150   */9.077         */0.412         U0_PULSE_GEN/pls_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.153   */9.097         */0.408         U0_PULSE_GEN/rcv_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	10.979   */9.100         */0.562         UART_RX/U2/\P_out_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	10.979   */9.100         */0.562         UART_RX/U2/\P_out_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	11.132   */9.103         */0.405         Data_SYNC/\en_sync_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	11.137   */9.103         */0.403         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.979   */9.103         */0.561         UART_RX/U2/\P_out_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	10.980   */9.106         */0.561         UART_RX/U2/\P_out_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	11.139   */9.113         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.982   */9.115         */0.559         UART_RX/U2/\P_out_reg[6] /SI    1
@(R)->DFTCLK(R)	11.210   9.116/*         0.326/*         UART_RST_SYNC/\sync_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.140   */9.116         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.133   */9.117         */0.404         Data_SYNC/Pulse_FF_Out_reg/D    1
DFTCLK(R)->DFTCLK(R)	11.140   */9.118         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	10.982   */9.121         */0.558         UART_RX/U2/\P_out_reg[2] /SI    1
@(R)->DFTCLK(R)	11.218   9.123/*         0.318/*         UART_RST_SYNC/\sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	11.220   9.125/*         0.316/*         REF_RST_SYNC/\sync_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	11.017   */9.126         */0.526         UART_RX/U3/\Bit_Count_reg[0] /SI    1
@(R)->DFTCLK(R)	11.222   9.127/*         0.316/*         REF_RST_SYNC/\sync_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	11.159   */9.134         */0.402         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.139   */9.139         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */9.140         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.140   */9.140         */0.401         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.134   */9.141         */0.402         UART_RST_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */9.142         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.140   */9.142         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.138   */9.143         */0.400         REF_RST_SYNC/\sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.140   */9.143         */0.400         UART_FIFO/U3_R2W_SYNC/\sync_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.137   */9.143         */0.400         Data_SYNC/\en_sync_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	11.162   */9.144         */0.400         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */9.147         */0.403         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.159   */9.147         */0.403         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.160   */9.160         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.161   */9.161         */0.401         UART_FIFO/U1_W2R_SYNC/\sync_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	11.028   */9.176         */0.516         UART_RX/U7/Data_Valid_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	20.155   */10.618        */0.421         U0_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.172   */12.217        */0.402         U0_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.174   */12.436        */0.401         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.159   */12.830        */0.417         U0_ALU/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.173   */12.849        */0.402         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.175   */13.190        */0.400         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.176   */13.550        */0.400         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.175   */13.694        */0.400         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.152   */13.730        */0.422         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.162   */14.019        */0.413         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.170   */14.067        */0.403         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.159   */14.544        */0.417         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.153   */14.560        */0.420         U0_ALU/\ALU_OUT_reg[6] /D    1
@(R)->ALU_CLK(R)	19.666   15.676/*        0.368/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.667   15.676/*        0.368/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.667   15.676/*        0.368/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.667   15.676/*        0.368/*         U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.668   15.676/*        0.368/*         U0_ALU/OUT_Valid_reg/RN    1
@(R)->ALU_CLK(R)	19.668   15.677/*        0.368/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.669   15.677/*        0.368/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.669   15.678/*        0.368/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.669   15.678/*        0.368/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.669   15.678/*        0.368/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.669   15.678/*        0.368/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.666   15.686/*        0.368/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.667   15.686/*        0.368/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.667   15.687/*        0.368/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.667   15.687/*        0.368/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.667   15.687/*        0.368/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.667   15.688/*        0.368/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   17.683/*        0.087/*         U_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	20.263   18.245/*        0.311/*         U0_ALU/OUT_Valid_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.838        */0.513         U0_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.839        */0.513         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.523   */18.840        */0.513         U0_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.842        */0.512         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.842        */0.512         U0_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.524   */18.842        */0.512         U0_ALU/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.524   */18.843        */0.512         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.524   */18.843        */0.513         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.846        */0.512         U0_ALU/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.524   */18.847        */0.511         U0_ALU/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.524   */18.848        */0.511         U0_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.848        */0.511         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.526   */18.855        */0.510         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.855        */0.510         U0_ALU/OUT_Valid_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.525   */18.855        */0.510         U0_ALU/\ALU_OUT_reg[13] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	217.945  215.602/*       54.259/*        parity_error    1
UART_RX_CLK(R)->UART_RX_CLK(R)	217.945  215.615/*       54.259/*        framing_error    1
UART_TX_CLK(R)->UART_TX_CLK(R)	6946.036 6942.918/*      1736.290/*      UART_TX_O    1
