$date
  Mon Jun 28 17:32:55 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu $end
$var reg 32 ! a[31:0] $end
$var reg 32 " b[31:0] $end
$var reg 3 # alucontrol[2:0] $end
$var reg 32 $ result[31:0] $end
$var reg 1 % zero $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU !
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
0%
