{
  "module_name": "iwl-prph.h",
  "hash_id": "8a67823955edcab1d720a9b34897ce5c4601950da2293257aa11d29054cb0e13",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/iwl-prph.h",
  "human_readable_source": " \n \n#ifndef\t__iwl_prph_h__\n#define __iwl_prph_h__\n#include <linux/bitfield.h>\n\n \n#define PRPH_BASE\t(0x00000)\n#define PRPH_END\t(0xFFFFF)\n\n \n#define APMG_BASE\t\t\t(PRPH_BASE + 0x3000)\n#define APMG_CLK_CTRL_REG\t\t(APMG_BASE + 0x0000)\n#define APMG_CLK_EN_REG\t\t\t(APMG_BASE + 0x0004)\n#define APMG_CLK_DIS_REG\t\t(APMG_BASE + 0x0008)\n#define APMG_PS_CTRL_REG\t\t(APMG_BASE + 0x000c)\n#define APMG_PCIDEV_STT_REG\t\t(APMG_BASE + 0x0010)\n#define APMG_RFKILL_REG\t\t\t(APMG_BASE + 0x0014)\n#define APMG_RTC_INT_STT_REG\t\t(APMG_BASE + 0x001c)\n#define APMG_RTC_INT_MSK_REG\t\t(APMG_BASE + 0x0020)\n#define APMG_DIGITAL_SVR_REG\t\t(APMG_BASE + 0x0058)\n#define APMG_ANALOG_SVR_REG\t\t(APMG_BASE + 0x006C)\n\n#define APMS_CLK_VAL_MRB_FUNC_MODE\t(0x00000001)\n#define APMG_CLK_VAL_DMA_CLK_RQT\t(0x00000200)\n#define APMG_CLK_VAL_BSM_CLK_RQT\t(0x00000800)\n\n#define APMG_PS_CTRL_EARLY_PWR_OFF_RESET_DIS\t(0x00400000)\n#define APMG_PS_CTRL_VAL_RESET_REQ\t\t(0x04000000)\n#define APMG_PS_CTRL_MSK_PWR_SRC\t\t(0x03000000)\n#define APMG_PS_CTRL_VAL_PWR_SRC_VMAIN\t\t(0x00000000)\n#define APMG_PS_CTRL_VAL_PWR_SRC_VAUX\t\t(0x02000000)\n#define APMG_SVR_VOLTAGE_CONFIG_BIT_MSK\t(0x000001E0)  \n#define APMG_SVR_DIGITAL_VOLTAGE_1_32\t\t(0x00000060)\n\n#define APMG_PCIDEV_STT_VAL_PERSIST_DIS\t(0x00000200)\n#define APMG_PCIDEV_STT_VAL_L1_ACT_DIS\t(0x00000800)\n#define APMG_PCIDEV_STT_VAL_WAKE_ME\t(0x00004000)\n\n#define APMG_RTC_INT_STT_RFKILL\t\t(0x10000000)\n\n \n#define DEVICE_SYSTEM_TIME_REG 0xA0206C\n\n \n#define DEVICE_SET_NMI_REG 0x00a01c30\n#define DEVICE_SET_NMI_VAL_DRV BIT(7)\n \n#define UREG_NIC_SET_NMI_DRIVER 0x00a05c10\n#define UREG_NIC_SET_NMI_DRIVER_NMI_FROM_DRIVER BIT(24)\n#define UREG_NIC_SET_NMI_DRIVER_RESET_HANDSHAKE (BIT(24) | BIT(25))\n\n \n#define SHR_BASE\t0x00a10000\n\n \n#define SHR_APMG_GP1_REG\t\t0x01dc\n#define SHR_APMG_GP1_REG_PRPH\t\t(SHR_BASE + SHR_APMG_GP1_REG)\n#define SHR_APMG_GP1_WF_XTAL_LP_EN\t0x00000004\n#define SHR_APMG_GP1_CHICKEN_BIT_SELECT\t0x80000000\n\n \n#define SHR_APMG_DL_CFG_REG\t\t\t0x01c4\n#define SHR_APMG_DL_CFG_REG_PRPH\t\t(SHR_BASE + SHR_APMG_DL_CFG_REG)\n#define SHR_APMG_DL_CFG_RTCS_CLK_SELECTOR_MSK\t0x000000c0\n#define SHR_APMG_DL_CFG_RTCS_CLK_INTERNAL_XTAL\t0x00000080\n#define SHR_APMG_DL_CFG_DL_CLOCK_POWER_UP\t0x00000100\n\n \n#define SHR_APMG_XTAL_CFG_REG\t\t0x1c0\n#define SHR_APMG_XTAL_CFG_XTAL_ON_REQ\t0x80000000\n\n \n#define RELEASE_CPU_RESET\t\t(0x300C)\n#define RELEASE_CPU_RESET_BIT\t\tBIT(24)\n\n \n\n#define SHR_MISC_WFM_DTS_EN\t(0x00a10024)\n#define DTSC_CFG_MODE\t\t(0x00a10604)\n#define DTSC_VREF_AVG\t\t(0x00a10648)\n#define DTSC_VREF5_AVG\t\t(0x00a1064c)\n#define DTSC_CFG_MODE_PERIODIC\t(0x2)\n#define DTSC_PTAT_AVG\t\t(0x00a10650)\n\n\n \n#define SCD_MEM_LOWER_BOUND\t\t(0x0000)\n\n \n#define SCD_WIN_SIZE\t\t\t\t64\n#define SCD_FRAME_LIMIT\t\t\t\t64\n\n#define SCD_TXFIFO_POS_TID\t\t\t(0)\n#define SCD_TXFIFO_POS_RA\t\t\t(4)\n#define SCD_QUEUE_RA_TID_MAP_RATID_MSK\t(0x01FF)\n\n \n#define SCD_QUEUE_STTS_REG_POS_TXF\t(0)\n#define SCD_QUEUE_STTS_REG_POS_ACTIVE\t(3)\n#define SCD_QUEUE_STTS_REG_POS_WSL\t(4)\n#define SCD_QUEUE_STTS_REG_POS_SCD_ACT_EN (19)\n#define SCD_QUEUE_STTS_REG_MSK\t\t(0x017F0000)\n\n#define SCD_QUEUE_CTX_REG1_CREDIT\t\t(0x00FFFF00)\n#define SCD_QUEUE_CTX_REG1_SUPER_CREDIT\t\t(0xFF000000)\n#define SCD_QUEUE_CTX_REG1_VAL(_n, _v)\t\tFIELD_PREP(SCD_QUEUE_CTX_REG1_ ## _n, _v)\n\n#define SCD_QUEUE_CTX_REG2_WIN_SIZE\t\t(0x0000007F)\n#define SCD_QUEUE_CTX_REG2_FRAME_LIMIT\t\t(0x007F0000)\n#define SCD_QUEUE_CTX_REG2_VAL(_n, _v)\t\tFIELD_PREP(SCD_QUEUE_CTX_REG2_ ## _n, _v)\n\n#define SCD_GP_CTRL_ENABLE_31_QUEUES\t\tBIT(0)\n#define SCD_GP_CTRL_AUTO_ACTIVE_MODE\t\tBIT(18)\n\n \n#define SCD_CONTEXT_MEM_LOWER_BOUND\t(SCD_MEM_LOWER_BOUND + 0x600)\n#define SCD_CONTEXT_MEM_UPPER_BOUND\t(SCD_MEM_LOWER_BOUND + 0x6A0)\n\n \n#define SCD_TX_STTS_MEM_LOWER_BOUND\t(SCD_MEM_LOWER_BOUND + 0x6A0)\n#define SCD_TX_STTS_MEM_UPPER_BOUND\t(SCD_MEM_LOWER_BOUND + 0x7E0)\n\n \n#define SCD_TRANS_TBL_MEM_LOWER_BOUND\t(SCD_MEM_LOWER_BOUND + 0x7E0)\n#define SCD_TRANS_TBL_MEM_UPPER_BOUND\t(SCD_MEM_LOWER_BOUND + 0x808)\n\n#define SCD_CONTEXT_QUEUE_OFFSET(x)\\\n\t(SCD_CONTEXT_MEM_LOWER_BOUND + ((x) * 8))\n\n#define SCD_TX_STTS_QUEUE_OFFSET(x)\\\n\t(SCD_TX_STTS_MEM_LOWER_BOUND + ((x) * 16))\n\n#define SCD_TRANS_TBL_OFFSET_QUEUE(x) \\\n\t((SCD_TRANS_TBL_MEM_LOWER_BOUND + ((x) * 2)) & 0xfffc)\n\n#define SCD_BASE\t\t\t(PRPH_BASE + 0xa02c00)\n\n#define SCD_SRAM_BASE_ADDR\t(SCD_BASE + 0x0)\n#define SCD_DRAM_BASE_ADDR\t(SCD_BASE + 0x8)\n#define SCD_AIT\t\t\t(SCD_BASE + 0x0c)\n#define SCD_TXFACT\t\t(SCD_BASE + 0x10)\n#define SCD_ACTIVE\t\t(SCD_BASE + 0x14)\n#define SCD_QUEUECHAIN_SEL\t(SCD_BASE + 0xe8)\n#define SCD_CHAINEXT_EN\t\t(SCD_BASE + 0x244)\n#define SCD_AGGR_SEL\t\t(SCD_BASE + 0x248)\n#define SCD_INTERRUPT_MASK\t(SCD_BASE + 0x108)\n#define SCD_GP_CTRL\t\t(SCD_BASE + 0x1a8)\n#define SCD_EN_CTRL\t\t(SCD_BASE + 0x254)\n\n \n\n \n#define OSC_CLK\t\t\t\t(0xa04068)\n#define OSC_CLK_FORCE_CONTROL\t\t(0x8)\n\n#define FH_UCODE_LOAD_STATUS\t\t(0x1AF0)\n\n \n#define UREG_UCODE_LOAD_STATUS\t\t(0xa05c40)\n#define UREG_CPU_INIT_RUN\t\t(0xa05c44)\n\n#define LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR\t(0x1E78)\n#define LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR\t(0x1E7C)\n\n#define LMPM_SECURE_CPU1_HDR_MEM_SPACE\t\t(0x420000)\n#define LMPM_SECURE_CPU2_HDR_MEM_SPACE\t\t(0x420400)\n\n#define LMAC2_PRPH_OFFSET\t\t(0x100000)\n\n \n#define RXF_SIZE_ADDR\t\t\t(0xa00c88)\n#define RXF_RD_D_SPACE\t\t\t(0xa00c40)\n#define RXF_RD_WR_PTR\t\t\t(0xa00c50)\n#define RXF_RD_RD_PTR\t\t\t(0xa00c54)\n#define RXF_RD_FENCE_PTR\t\t(0xa00c4c)\n#define RXF_SET_FENCE_MODE\t\t(0xa00c14)\n#define RXF_LD_WR2FENCE\t\t(0xa00c1c)\n#define RXF_FIFO_RD_FENCE_INC\t\t(0xa00c68)\n#define RXF_SIZE_BYTE_CND_POS\t\t(7)\n#define RXF_SIZE_BYTE_CNT_MSK\t\t(0x3ff << RXF_SIZE_BYTE_CND_POS)\n#define RXF_DIFF_FROM_PREV\t\t(0x200)\n#define RXF2C_DIFF_FROM_PREV\t\t(0x4e00)\n\n#define RXF_LD_FENCE_OFFSET_ADDR\t(0xa00c10)\n#define RXF_FIFO_RD_FENCE_ADDR\t\t(0xa00c0c)\n\n \n#define TXF_FIFO_ITEM_CNT\t\t(0xa00438)\n#define TXF_WR_PTR\t\t\t(0xa00414)\n#define TXF_RD_PTR\t\t\t(0xa00410)\n#define TXF_FENCE_PTR\t\t\t(0xa00418)\n#define TXF_LOCK_FENCE\t\t\t(0xa00424)\n#define TXF_LARC_NUM\t\t\t(0xa0043c)\n#define TXF_READ_MODIFY_DATA\t\t(0xa00448)\n#define TXF_READ_MODIFY_ADDR\t\t(0xa0044c)\n\n \n#define TXF_CPU2_FIFO_ITEM_CNT\t\t(0xA00538)\n#define TXF_CPU2_WR_PTR\t\t(0xA00514)\n#define TXF_CPU2_RD_PTR\t\t(0xA00510)\n#define TXF_CPU2_FENCE_PTR\t\t(0xA00518)\n#define TXF_CPU2_LOCK_FENCE\t\t(0xA00524)\n#define TXF_CPU2_NUM\t\t\t(0xA0053C)\n#define TXF_CPU2_READ_MODIFY_DATA\t(0xA00548)\n#define TXF_CPU2_READ_MODIFY_ADDR\t(0xA0054C)\n\n \n#define RSP_RADIO_CMD\t\t\t(0xa02804)\n#define RSP_RADIO_RDDAT\t\t\t(0xa02814)\n#define RADIO_RSP_ADDR_POS\t\t(6)\n#define RADIO_RSP_RD_CMD\t\t(3)\n\n \n#define HPM_MAC_LTR_CSR\t\t\t0xa0348c\n#define HPM_MAC_LRT_ENABLE_ALL\t\t0xf\n \n#define HPM_UMAC_LTR\t\t\t0xa03480\n\n \n#define MON_BUFF_SAMPLE_CTL\t\t(0xa03c00)\n#define MON_BUFF_BASE_ADDR\t\t(0xa03c1c)\n#define MON_BUFF_END_ADDR\t\t(0xa03c40)\n#define MON_BUFF_WRPTR\t\t\t(0xa03c44)\n#define MON_BUFF_CYCLE_CNT\t\t(0xa03c48)\n \n#define MON_BUFF_BASE_ADDR_VER2\t\t(0xa03c1c)\n#define MON_BUFF_END_ADDR_VER2\t\t(0xa03c20)\n#define MON_BUFF_WRPTR_VER2\t\t(0xa03c24)\n#define MON_BUFF_CYCLE_CNT_VER2\t\t(0xa03c28)\n#define MON_BUFF_SHIFT_VER2\t\t(0x8)\n \n#define DBGC_CUR_DBGBUF_BASE_ADDR_LSB\t\t(0xd03c20)\n#define DBGC_CUR_DBGBUF_BASE_ADDR_MSB\t\t(0xd03c24)\n#define DBGC_CUR_DBGBUF_STATUS\t\t\t(0xd03c1c)\n#define DBGC_DBGBUF_WRAP_AROUND\t\t\t(0xd03c2c)\n#define DBGC_CUR_DBGBUF_STATUS_OFFSET_MSK\t(0x00ffffff)\n#define DBGC_CUR_DBGBUF_STATUS_IDX_MSK\t\t(0x0f000000)\n\n#define MON_DMARB_RD_CTL_ADDR\t\t(0xa03c60)\n#define MON_DMARB_RD_DATA_ADDR\t\t(0xa03c5c)\n\n#define DBGC_IN_SAMPLE\t\t\t(0xa03c00)\n#define DBGC_OUT_CTRL\t\t\t(0xa03c0c)\n\n \n#define LDBG_M2S_BUF_WPTR\t\t\t(0xa0476c)\n#define LDBG_M2S_BUF_WRAP_CNT\t\t\t(0xa04774)\n#define LDBG_M2S_BUF_WPTR_VAL_MSK\t\t(0x000fffff)\n#define LDBG_M2S_BUF_WRAP_CNT_VAL_MSK\t\t(0x000fffff)\n\n \n#define WFPM_PS_CTL_CLR\t\t\t0xA0300C\n#define WFMP_MAC_ADDR_0\t\t\t0xA03080\n#define WFMP_MAC_ADDR_1\t\t\t0xA03084\n#define LMPM_PMG_EN\t\t\t0xA01CEC\n#define RADIO_REG_SYS_MANUAL_DFT_0\t0xAD4078\n#define RFIC_REG_RD\t\t\t0xAD0470\n#define WFPM_CTRL_REG\t\t\t0xA03030\n#define WFPM_OTP_CFG1_ADDR\t\t0x00a03098\n#define WFPM_OTP_CFG1_IS_JACKET_BIT\tBIT(5)\n#define WFPM_OTP_CFG1_IS_CDB_BIT\tBIT(4)\n#define WFPM_OTP_BZ_BNJ_JACKET_BIT\t5\n#define WFPM_OTP_BZ_BNJ_CDB_BIT\t\t4\n#define WFPM_OTP_CFG1_IS_JACKET(_val)   (((_val) & 0x00000020) >> WFPM_OTP_BZ_BNJ_JACKET_BIT)\n#define WFPM_OTP_CFG1_IS_CDB(_val)      (((_val) & 0x00000010) >> WFPM_OTP_BZ_BNJ_CDB_BIT)\n\n\n#define WFPM_GP2\t\t\t0xA030B4\n\n \n#define DBGI_SRAM_TARGET_ACCESS_RDATA_LSB\t\t0x00A2E154\n#define DBGI_SRAM_TARGET_ACCESS_RDATA_MSB\t\t0x00A2E158\n#define DBGI_SRAM_FIFO_POINTERS\t\t\t\t0x00A2E148\n#define DBGI_SRAM_FIFO_POINTERS_WR_PTR_MSK\t\t0x00000FFF\n\nenum {\n\tENABLE_WFPM = BIT(31),\n\tWFPM_AUX_CTL_AUX_IF_MAC_OWNER_MSK\t= 0x80000000,\n};\n\n#define CNVI_AUX_MISC_CHIP\t\t\t\t0xA200B0\n#define CNVR_AUX_MISC_CHIP\t\t\t\t0xA2B800\n#define CNVR_SCU_SD_REGS_SD_REG_DIG_DCDC_VTRIM\t\t0xA29890\n#define CNVR_SCU_SD_REGS_SD_REG_ACTIVE_VDIG_MIRROR\t0xA29938\n#define CNVI_SCU_SEQ_DATA_DW9\t\t\t\t0xA27488\n\n#define PREG_AUX_BUS_WPROT_0\t\t0xA04CC0\n\n \n#define PREG_PRPH_WPROT_9000\t\t0xA04CE0\n \n#define PREG_PRPH_WPROT_22000\t\t0xA04D00\n\n#define SB_MODIFY_CFG_FLAG\t\t0xA03088\n#define SB_CFG_RESIDES_IN_OTP_MASK\t0x10\n#define SB_CPU_1_STATUS\t\t\t0xA01E30\n#define SB_CPU_2_STATUS\t\t\t0xA01E34\n#define UMAG_SB_CPU_1_STATUS\t\t0xA038C0\n#define UMAG_SB_CPU_2_STATUS\t\t0xA038C4\n#define UMAG_GEN_HW_STATUS\t\t0xA038C8\n#define UREG_UMAC_CURRENT_PC\t\t0xa05c18\n#define UREG_LMAC1_CURRENT_PC\t\t0xa05c1c\n#define UREG_LMAC2_CURRENT_PC\t\t0xa05c20\n\n#define WFPM_LMAC1_PD_NOTIFICATION      0xa0338c\n#define WFPM_ARC1_PD_NOTIFICATION       0xa03044\n#define HPM_SECONDARY_DEVICE_STATE      0xa03404\n#define WFPM_MAC_OTP_CFG7_ADDR\t\t0xa03338\n#define WFPM_MAC_OTP_CFG7_DATA\t\t0xa0333c\n\n\n \nenum {\n\tUMAG_GEN_HW_IS_FPGA = BIT(1),\n};\n\n \n#define LMPM_CHICK\t\t\t0xA01FF8\nenum {\n\tLMPM_CHICK_EXTENDED_ADDR_SPACE = BIT(0),\n};\n\n \n#define LMPM_PAGE_PASS_NOTIF\t\t\t0xA03824\nenum {\n\tLMPM_PAGE_PASS_NOTIF_POS = BIT(20),\n};\n\n \n#define REG_CRF_ID_TYPE(val)\t\t(((val) & 0x00000FFF) >> 0)\n#define REG_CRF_ID_SLAVE(val)\t\t(((val) & 0x00080000) >> 19)\n#define REG_CRF_ID_DASH(val)\t\t(((val) & 0x00F00000) >> 20)\n#define REG_CRF_ID_STEP(val)\t\t(((val) & 0x07000000) >> 24)\n#define REG_CRF_ID_FLAVOR(val)\t\t(((val) & 0xF8000000) >> 27)\n\n#define UREG_CHICK\t\t(0xA05C00)\n#define UREG_CHICK_MSI_ENABLE\tBIT(24)\n#define UREG_CHICK_MSIX_ENABLE\tBIT(25)\n\n#define SD_REG_VER\t\t0xa29600\n#define SD_REG_VER_GEN2\t\t0x00a2b800\n\n#define REG_CRF_ID_TYPE_JF_1\t\t\t0x201\n#define REG_CRF_ID_TYPE_JF_2\t\t\t0x202\n#define REG_CRF_ID_TYPE_HR_CDB\t\t\t0x503\n#define REG_CRF_ID_TYPE_HR_NONE_CDB\t\t0x504\n#define REG_CRF_ID_TYPE_HR_NONE_CDB_1X1\t0x501\n#define REG_CRF_ID_TYPE_HR_NONE_CDB_CCP\t0x532\n#define REG_CRF_ID_TYPE_GF\t\t\t0x410\n#define REG_CRF_ID_TYPE_GF_TC\t\t\t0xF08\n#define REG_CRF_ID_TYPE_MR\t\t\t0x810\n#define REG_CRF_ID_TYPE_FM\t\t\t0x910\n#define REG_CRF_ID_TYPE_FMI\t\t\t0x930\n#define REG_CRF_ID_TYPE_FMR\t\t\t0x900\n\n#define HPM_DEBUG\t\t\t0xA03440\n#define PERSISTENCE_BIT\t\t\tBIT(12)\n#define PREG_WFPM_ACCESS\t\tBIT(12)\n\n#define HPM_HIPM_GEN_CFG\t\t\t0xA03458\n#define HPM_HIPM_GEN_CFG_CR_PG_EN\t\tBIT(0)\n#define HPM_HIPM_GEN_CFG_CR_SLP_EN\t\tBIT(1)\n#define HPM_HIPM_GEN_CFG_CR_FORCE_ACTIVE\tBIT(10)\n\n#define UREG_DOORBELL_TO_ISR6\t\t0xA05C04\n#define UREG_DOORBELL_TO_ISR6_NMI_BIT\tBIT(0)\n#define UREG_DOORBELL_TO_ISR6_RESET_HANDSHAKE (BIT(0) | BIT(1))\n#define UREG_DOORBELL_TO_ISR6_SUSPEND\tBIT(18)\n#define UREG_DOORBELL_TO_ISR6_RESUME\tBIT(19)\n#define UREG_DOORBELL_TO_ISR6_PNVM\tBIT(20)\n\n \n#define UREG_DOORBELL_TO_ISR6_SLEEP_CTRL\tBIT(31)\n\n#define CNVI_MBOX_C\t\t\t0xA3400C\n\n#define FSEQ_ERROR_CODE\t\t\t0xA340C8\n#define FSEQ_TOP_INIT_VERSION\t\t0xA34038\n#define FSEQ_CNVIO_INIT_VERSION\t\t0xA3403C\n#define FSEQ_OTP_VERSION\t\t0xA340FC\n#define FSEQ_TOP_CONTENT_VERSION\t0xA340F4\n#define FSEQ_ALIVE_TOKEN\t\t0xA340F0\n#define FSEQ_CNVI_ID\t\t\t0xA3408C\n#define FSEQ_CNVR_ID\t\t\t0xA34090\n#define FSEQ_PREV_CNVIO_INIT_VERSION\t0xA34084\n#define FSEQ_WIFI_FSEQ_VERSION\t\t0xA34040\n#define FSEQ_BT_FSEQ_VERSION\t\t0xA34044\n#define FSEQ_CLASS_TP_VERSION\t\t0xA34078\n\n#define IWL_D3_SLEEP_STATUS_SUSPEND\t0xD3\n#define IWL_D3_SLEEP_STATUS_RESUME\t0xD0\n\n#define WMAL_INDRCT_RD_CMD1_OPMOD_POS 28\n#define WMAL_INDRCT_RD_CMD1_BYTE_ADDRESS_MSK 0xFFFFF\n#define WMAL_CMD_READ_BURST_ACCESS 2\n#define WMAL_MRSPF_1 0xADFC20\n#define WMAL_INDRCT_RD_CMD1 0xADFD44\n#define WMAL_INDRCT_CMD1 0xADFC14\n#define WMAL_INDRCT_CMD(addr) \\\n\t((WMAL_CMD_READ_BURST_ACCESS << WMAL_INDRCT_RD_CMD1_OPMOD_POS) | \\\n\t ((addr) & WMAL_INDRCT_RD_CMD1_BYTE_ADDRESS_MSK))\n\n#define WFPM_LMAC1_PS_CTL_RW 0xA03380\n#define WFPM_LMAC2_PS_CTL_RW 0xA033C0\n#define WFPM_PS_CTL_RW_PHYRF_PD_FSM_CURSTATE_MSK 0x0000000F\n#define WFPM_PHYRF_STATE_ON 5\n#define HBUS_TIMEOUT 0xA5A5A5A1\n#define WFPM_DPHY_OFF 0xDF10FF\n\n#define REG_OTP_MINOR 0xA0333C\n\n#define WFPM_LMAC2_PD_NOTIFICATION 0xA033CC\n#define WFPM_LMAC2_PD_RE_READ BIT(31)\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}