[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
 151.344    0.000    0.000    0.000 ^ in1 (in)
            0.461    0.377    0.377 ^ u1/A (BUF_X1)
   1.008    0.020    0.025    0.402 ^ u1/Z (BUF_X1)
            0.020    0.000    0.402 ^ u2/A (BUF_X1)
   1.008    0.006    0.024    0.426 ^ u2/Z (BUF_X1)
            0.006    0.000    0.426 ^ u3/A (BUF_X1)
   0.083    0.004    0.016    0.443 ^ u3/Z (BUF_X1)
            0.004    0.000    0.443 ^ out1 (out)
                              0.443   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
in1 manhtn 2000.7 steiner 2000.7 0.54
u3/Z manhtn 1.1 steiner 1.1 0.00
u1/Z manhtn 0.4 steiner 0.4 0.00
u2/Z manhtn 0.4 steiner 0.4 0.00
[WARNING RSZ-0065] max wire length less than 693u increases wire delays.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |         4
<<<<<<< HEAD
    final |   +733.3% |       3 |       3 |             1 |         0
=======
    final |   +233.3% |       0 |       3 |             1 |         0
>>>>>>> master
---------------------------------------------------------------------
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0039] Resized 3 instances.
[INFO RSZ-0038] Inserted 3 buffers in 1 nets.
Driver    length delay
wire1/Z manhtn 569.5 steiner 569.5 0.04
wire2/Z manhtn 569.2 steiner 569.2 0.04
in1 manhtn 452.6 steiner 452.6 0.03
wire3/Z manhtn 408.0 steiner 408.0 0.02
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
<<<<<<< HEAD
  40.602    0.000    0.000    0.000 ^ in1 (in)
            0.032    0.026    0.026 ^ wire3/A (BUF_X8)
  43.021    0.010    0.029    0.056 ^ wire3/Z (BUF_X8)
            0.040    0.031    0.087 ^ wire2/A (BUF_X16)
  55.028    0.008    0.029    0.116 ^ wire2/Z (BUF_X16)
            0.061    0.050    0.165 ^ wire1/A (BUF_X16)
  44.391    0.009    0.030    0.196 ^ wire1/Z (BUF_X16)
            0.042    0.034    0.230 ^ u1/A (BUF_X2)
   1.813    0.007    0.027    0.257 ^ u1/Z (BUF_X2)
            0.007    0.000    0.257 ^ u2/A (BUF_X2)
   1.813    0.006    0.018    0.275 ^ u2/Z (BUF_X2)
            0.006    0.000    0.275 ^ u3/A (BUF_X2)
   0.085    0.004    0.016    0.290 ^ u3/Z (BUF_X2)
            0.004    0.000    0.290 ^ out1 (out)
                              0.290   data arrival time
=======
  37.417    0.000    0.000    0.000 ^ in1 (in)
            0.028    0.023    0.023 ^ wire3/A (BUF_X4)
  34.069    0.017    0.035    0.058 ^ wire3/Z (BUF_X4)
            0.032    0.023    0.081 ^ wire2/A (BUF_X4)
  46.184    0.020    0.039    0.121 ^ wire2/Z (BUF_X4)
            0.054    0.041    0.162 ^ wire1/A (BUF_X4)
  43.778    0.020    0.042    0.204 ^ wire1/Z (BUF_X4)
            0.049    0.037    0.241 ^ u1/A (BUF_X1)
   1.008    0.007    0.029    0.269 ^ u1/Z (BUF_X1)
            0.007    0.000    0.269 ^ u2/A (BUF_X1)
   1.008    0.006    0.019    0.289 ^ u2/Z (BUF_X1)
            0.006    0.000    0.289 ^ u3/A (BUF_X1)
   0.083    0.004    0.016    0.305 ^ u3/Z (BUF_X1)
            0.004    0.000    0.305 ^ out1 (out)
                              0.305   data arrival time
>>>>>>> master
---------------------------------------------------------------------------
(Path is unconstrained)


