<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"
      xmlns:svg="http://www.w3.org/2000/svg"
      xmlns:xlink="http://www.w3.org/1999/xlink">
  <head>
    <title>MaxCompiler Timing Report - Manager Component Information</title>
    <style type="text/css" title="currentStyle"> 
         @import "page.css";
    </style> 
  </head>
  <body>
    <h1>Detailed Path Report: StratixVDDR3 (ddr3_core)</h1>
    <h2 id="2retr">Cost Table 2retr</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.194</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.992</td>
          <td style="text-align: center;">0.953</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.172</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.006</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.079</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.167</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.982</td>
          <td style="text-align: center;">0.925</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.095</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.148</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.029</td>
          <td style="text-align: center;">0.874</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.08</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.112</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.903</td>
          <td style="text-align: center;">0.945</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.228</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.079</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.944</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[283]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.079</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.927</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[412]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.443</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.079</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.944</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[485]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.079</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.947</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[244]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.079</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.947</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[243]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.079</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.947</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[393]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[475]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[115]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[179]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.877</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[399]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.067</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.94</td>
          <td style="text-align: center;">0.867</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.095</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.137</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.185</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.099</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[136]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.099</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[496]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.099</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.063</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[23]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.063</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.063</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.063</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[509]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.062</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">0.977</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.003</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[401]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.062</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.029</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.003</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.545</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.062</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">1.055</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.003</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[138]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.571</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.062</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.872</td>
          <td style="text-align: center;">0.977</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.003</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[285]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.06</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.9</td>
          <td style="text-align: center;">1.099</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.050</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[441]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.913</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[283]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.896</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[412]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.443</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.913</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[485]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[244]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[243]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[393]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.93</td>
          <td style="text-align: center;">0.862</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N35</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.180</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.145</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[475]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[115]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[179]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.891</td>
          <td style="text-align: center;">0.901</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.099</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[399]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.052</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[283]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >41</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.052</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.899</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[412]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.443</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >42</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.052</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.104</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[485]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >43</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.052</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.919</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[244]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >44</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.052</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.919</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[243]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >45</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.052</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.919</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.101</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[393]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >46</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[475]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >47</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[115]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >48</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[179]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >49</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.051</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.867</td>
          <td style="text-align: center;">0.904</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.115</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[399]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >50</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >51</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >52</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >53</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >54</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >55</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >56</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >57</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >58</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >59</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.552</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.28</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >60</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.042</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.024</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[136]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >61</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.042</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.024</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[496]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >62</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.042</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.024</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >63</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.05</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[23]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >64</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.05</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >65</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.05</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >66</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.05</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[509]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >67</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">0.946</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[401]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >68</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">0.998</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.545</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >69</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">1.024</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[138]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.571</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >70</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.886</td>
          <td style="text-align: center;">0.946</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[285]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >71</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.038</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.056</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.050</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[441]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >72</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.071</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[136]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >73</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.071</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[496]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >74</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.037</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.071</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >75</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.036</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.053</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.009</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[23]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >76</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.036</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.053</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.009</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >77</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.036</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.053</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.009</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >78</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.036</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.053</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.009</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[509]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >79</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.035</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">0.949</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[401]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >80</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.035</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.001</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.545</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >81</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.035</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[138]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.571</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >82</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.035</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.862</td>
          <td style="text-align: center;">0.949</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.008</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[285]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >83</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.865</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[283]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[283]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >84</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.848</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[412]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.443</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[412]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >85</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.865</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[485]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.460</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[485]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >86</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.868</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[244]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >87</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.868</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[243]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[243]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >88</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.89</td>
          <td style="text-align: center;">1.071</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.04</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.050</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[441]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >89</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.033</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.868</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[393]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.463</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[393]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >90</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.032</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.853</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[475]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[475]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >91</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.032</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.853</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[115]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[115]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >92</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.032</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.853</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[179]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[179]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >93</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.032</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.914</td>
          <td style="text-align: center;">0.853</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.027</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[399]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y15_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.448</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[399]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >94</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.03</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.935</td>
          <td style="text-align: center;">0.837</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N20</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.132</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.155</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >95</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.9</td>
          <td style="text-align: center;">0.864</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N26</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.150</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >96</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.026</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.885</td>
          <td style="text-align: center;">1.07</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[356]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.586</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >97</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >98</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >99</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >100</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >101</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >102</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >103</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >104</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >105</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >106</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.888</td>
          <td style="text-align: center;">0.521</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.275</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >107</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.957</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.064</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >108</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.957</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.064</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[173]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[173]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[173]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >109</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.957</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.064</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[306]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >110</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.023</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.957</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.064</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[384]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[384]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[384]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >111</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >112</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[371]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[371]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[371]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >113</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[369]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[369]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[369]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >114</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[363]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[363]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[363]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >115</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[426]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[426]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[426]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >116</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[379]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[379]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[379]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >117</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[381]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[381]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[381]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >118</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[302]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >119</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.022</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.837</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[431]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[431]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[431]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >120</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama20|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama20~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >121</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama19|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama19~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >122</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama18|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama18~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >123</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama17|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama17~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >124</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama16|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama16~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >125</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama15|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama15~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >126</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama14|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama14~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >127</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama13|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama13~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >128</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama12|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama12~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >129</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.864</td>
          <td style="text-align: center;">0.524</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.291</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.735</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.001</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama11|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y17_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama11~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >130</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.02</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.023</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[136]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[136]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >131</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.02</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.023</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[496]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[496]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >132</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.02</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.023</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[494]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[494]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >133</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.002</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[23]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[23]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >134</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.002</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >135</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.002</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >136</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">1.002</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.006</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[509]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[509]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >137</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">0.898</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[401]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[401]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >138</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">0.95</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[282]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.545</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[282]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >139</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">0.976</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[138]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.571</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[138]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >140</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.909</td>
          <td style="text-align: center;">0.898</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.022</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[285]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y16_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.493</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >141</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.014</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.937</td>
          <td style="text-align: center;">0.812</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.1</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.187</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.095</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >142</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.014</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.937</td>
          <td style="text-align: center;">1.02</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.055</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.050</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[441]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[441]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >143</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.01</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.966</td>
          <td style="text-align: center;">0.786</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.093</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.173</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.047</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.154</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >144</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.009</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.951</td>
          <td style="text-align: center;">0.718</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.175</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|data_pass~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y7_N40</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|data_pass~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X121_Y7_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>6</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|data_pass~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.097</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >145</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.555</td>
          <td style="text-align: center;">1.235</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.216</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y7_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.402</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|input_if_inst|itf_cmd_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y7_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>9</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|input_if_inst|itf_cmd_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X116_Y7_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.729</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X116_Y7_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>44</small></td>
                           <td style="text-align: right;"><small>0.082</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.991</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~25|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.060</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~25|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.217</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X129_Y10_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X129_Y10_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >146</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.005</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.555</td>
          <td style="text-align: center;">1.219</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.066</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.216</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.234</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y7_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.402</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|input_if_inst|itf_cmd_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y7_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>9</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|input_if_inst|itf_cmd_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X116_Y7_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.729</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X116_Y7_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>44</small></td>
                           <td style="text-align: right;"><small>0.082</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.991</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~25|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.060</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~25|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.023</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.217</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X129_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X129_Y10_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X129_Y10_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >147</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.005</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.971</td>
          <td style="text-align: center;">0.774</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.095</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.168</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.092</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.142</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[457]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[457]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >148</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.004</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.899</td>
          <td style="text-align: center;">1.039</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.046</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[356]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.586</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[356]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >149</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.002</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.816</td>
          <td style="text-align: center;">1.099</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[504]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y17_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.966</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[504]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y17_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[504]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >150</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.851</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.059</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >151</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.816</td>
          <td style="text-align: center;">1.099</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[112]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y7_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.242</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.111</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y17_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.966</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[112]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X81_Y17_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[112]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >152</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.851</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.059</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[173]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[173]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[173]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >153</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.851</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.059</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[306]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[306]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >154</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.001</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.851</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.059</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[384]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X132_Y7_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.203</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X132_Y7_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.164</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y7_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.090</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.785</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X103_Y7_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.712</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y7_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.078</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.987</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[384]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X72_Y11_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[384]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>

  </body>
</html>
