library ("sky130_hilas__tt_025C_1v80") {
    define(def_sim_opt,library,string);
    define(default_arc_mode,library,string);
    define(default_constraint_arc_mode,library,string);
    define(driver_model,library,string);
    define(leakage_sim_opt,library,string);
    define(min_pulse_width_mode,library,string);
    define(simulator,library,string);
    define(switching_power_split_model,library,string);
    define(sim_opt,timing,string);
    define(violation_delay_degrade_pct,timing,string);
    technology("cmos");
    delay_model : "table_lookup";
    bus_naming_style : "%s[%d]";
    time_unit : "1ns";
    voltage_unit : "1V";
    leakage_power_unit : "1nW";
    current_unit : "1mA";
    pulling_resistance_unit : "1kohm";
    capacitive_load_unit(1.0000000000, "pf");
    revision : 1.0000000000;
    default_cell_leakage_power : 0.0000000000;
    default_fanout_load : 0.0000000000;
    default_inout_pin_cap : 0.0000000000;
    default_input_pin_cap : 0.0000000000;
    default_max_transition : 1.5000000000;
    default_output_pin_cap : 0.0000000000;
    default_arc_mode : "worst_edges";
    default_constraint_arc_mode : "worst";
    default_leakage_power_density : 0.0000000000;
    default_operating_conditions : "tt_025C_1v80";
    operating_conditions ("tt_025C_1v80") {
        voltage : 1.8000000000;
        process : 1.0000000000;
        temperature : 25.000000000;
        tree_type : "balanced_tree";
    }
    power_lut_template ("power_inputs_1") {
        variable_1 : "input_transition_time";
        index_1("1, 2, 3, 4, 5, 6, 7");
    }
    power_lut_template ("power_outputs_1") {
        variable_1 : "input_transition_time";
        variable_2 : "total_output_net_capacitance";
        index_1("1, 2, 3, 4, 5, 6, 7");
        index_2("1, 2, 3, 4, 5, 6, 7");
    }
    lu_table_template ("constraint_3_0_1") {
        variable_1 : "related_pin_transition";
        index_1("1, 2, 3");
    }
    lu_table_template ("del_1_7_7") {
        variable_1 : "input_net_transition";
        variable_2 : "total_output_net_capacitance";
        index_1("1, 2, 3, 4, 5, 6, 7");
        index_2("1, 2, 3, 4, 5, 6, 7");
    }
    lu_table_template ("driver_waveform_template") {
        variable_1 : "input_net_transition";
        variable_2 : "normalized_voltage";
        index_1("1, 2");
        index_2("1, 2");
    }
    lu_table_template ("vio_3_3_1") {
        variable_1 : "related_pin_transition";
        variable_2 : "constrained_pin_transition";
        index_1("1, 2, 3");
        index_2("1, 2, 3");
    }
    normalized_driver_waveform ("driver_waveform_template") {
        index_1("0.0100000000, 0.0230506000, 0.0531329000, 0.1224745000, 0.2823108000, 0.5000000000, 0.6507428000, 1.5000000000");
        index_2("0.0000000000, 0.5000000000, 1.0000000000");
        driver_waveform_name : "ramp";
        values("0.0000000000, 0.0083333333, 0.0166666670", \
            "0.0000000000, 0.0192088180, 0.0384176350", \
            "0.0000000000, 0.0442774400, 0.0885548810", \
            "0.0000000000, 0.1020620700, 0.2041241500", \
            "0.0000000000, 0.2352590100, 0.4705180100", \
            "0.0000000000, 0.4166666700, 0.8333333300", \
            "0.0000000000, 0.5422856800, 1.0845714000", \
            "0.0000000000, 1.2500000000, 2.5000000000");
    }
    library_features("report_delay_calculation");
    voltage_map("VSS", 0.0000000000);
    voltage_map("KAPWR", 1.8000000000);
    voltage_map("LOWLVPWR", 1.8000000000);
    voltage_map("VGND", 0.0000000000);
    voltage_map("VNB", 0.0000000000);
    voltage_map("VPB", 1.8000000000);
    voltage_map("VPWR", 1.8000000000);
    voltage_map("VPWRIN", 1.8000000000);
    driver_model : "ramp";
    in_place_swap_mode : "match_footprint";
    input_threshold_pct_fall : 50.000000000;
    input_threshold_pct_rise : 50.000000000;
    min_pulse_width_mode : "max";
    nom_process : 1.0000000000;
    nom_temperature : 25.000000000;
    nom_voltage : 1.8000000000;
    output_threshold_pct_fall : 50.000000000;
    output_threshold_pct_rise : 50.000000000;
    simulation : "true";
    slew_derate_from_library : 1.0000000000;
    slew_lower_threshold_pct_fall : 20.000000000;
    slew_lower_threshold_pct_rise : 20.000000000;
    slew_upper_threshold_pct_fall : 80.000000000;
    slew_upper_threshold_pct_rise : 80.000000000;
    switching_power_split_model : "true";


    
cell ("sky130_hilas_invert01") {
    cell_footprint : "sky130_hilas_invert01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_CapModule02") {
    cell_footprint : "sky130_hilas_CapModule02";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_FGVaractorCapacitor02") {
    cell_footprint : "sky130_hilas_FGVaractorCapacitor02";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_Trans4small") {
    cell_footprint : "sky130_hilas_Trans4small";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_horizPcell01") {
    cell_footprint : "sky130_hilas_horizPcell01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_Trans2med") {
    cell_footprint : "sky130_hilas_Trans2med";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_FGBiasWeakGate2x1cell") {
    cell_footprint : "sky130_hilas_FGBiasWeakGate2x1cell";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_CapModule01") {
    cell_footprint : "sky130_hilas_CapModule01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_overlapCap02") {
    cell_footprint : "sky130_hilas_overlapCap02";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_Tgate4Double01") {
    cell_footprint : "sky130_hilas_Tgate4Double01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_FGVaractorTunnelCap01") {
    cell_footprint : "sky130_hilas_FGVaractorTunnelCap01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_WTAblockSample01") {
    cell_footprint : "sky130_hilas_WTAblockSample01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DAC_bit6_01") {
    cell_footprint : "sky130_hilas_DAC_bit6_01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_WTAsinglestage01") {
    cell_footprint : "sky130_hilas_WTAsinglestage01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TACoreBlock") {
    cell_footprint : "sky130_hilas_TACoreBlock";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETdevice01") {
    cell_footprint : "sky130_hilas_pFETdevice01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETdevice01ba") {
    cell_footprint : "sky130_hilas_pFETdevice01ba";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_overlapCap01") {
    cell_footprint : "sky130_hilas_overlapCap01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_swc4x1cellOverlap") {
    cell_footprint : "sky130_hilas_swc4x1cellOverlap";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_Tgate4Single01") {
    cell_footprint : "sky130_hilas_Tgate4Single01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nFETLargePart1") {
    cell_footprint : "sky130_hilas_nFETLargePart1";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_swc2x2varactor") {
    cell_footprint : "sky130_hilas_swc2x2varactor";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_drainSelect01") {
    cell_footprint : "sky130_hilas_drainSelect01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TunVaractorCapcitor") {
    cell_footprint : "sky130_hilas_TunVaractorCapcitor";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETmirror") {
    cell_footprint : "sky130_hilas_pFETmirror";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETdevice01c") {
    cell_footprint : "sky130_hilas_pFETdevice01c";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_swc4x1BiasCell") {
    cell_footprint : "sky130_hilas_swc4x1BiasCell";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nMirror03") {
    cell_footprint : "sky130_hilas_nMirror03";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_FGHugeVaractorCapacitor01") {
    cell_footprint : "sky130_hilas_FGHugeVaractorCapacitor01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nFETmirrorPairs") {
    cell_footprint : "sky130_hilas_nFETmirrorPairs";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TgateSingle01") {
    cell_footprint : "sky130_hilas_TgateSingle01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TA2SignalBiasCell") {
    cell_footprint : "sky130_hilas_TA2SignalBiasCell";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_WTA4stage01") {
    cell_footprint : "sky130_hilas_WTA4stage01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TgateVinj01") {
    cell_footprint : "sky130_hilas_TgateVinj01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_capacitorSize04") {
    cell_footprint : "sky130_hilas_capacitorSize04";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TAcoreblock") {
    cell_footprint : "sky130_hilas_TAcoreblock";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nFETLarge") {
    cell_footprint : "sky130_hilas_nFETLarge";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_mcap2m4") {
    cell_footprint : "sky130_hilas_mcap2m4";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_all") {
    cell_footprint : "sky130_hilas_all";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nOverlapCap01") {
    cell_footprint : "sky130_hilas_nOverlapCap01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETmed") {
    cell_footprint : "sky130_hilas_pFETmed";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nFETmed") {
    cell_footprint : "sky130_hilas_nFETmed";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DAC6TransistorStack01") {
    cell_footprint : "sky130_hilas_DAC6TransistorStack01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DoubleTGate01") {
    cell_footprint : "sky130_hilas_DoubleTGate01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DAC6TransistorStack01c") {
    cell_footprint : "sky130_hilas_DAC6TransistorStack01c";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TgateSingle01Part1") {
    cell_footprint : "sky130_hilas_TgateSingle01Part1";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETLarge") {
    cell_footprint : "sky130_hilas_pFETLarge";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_FGBias2x1cell") {
    cell_footprint : "sky130_hilas_FGBias2x1cell";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETdevice01d") {
    cell_footprint : "sky130_hilas_pFETdevice01d";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pTransistorPair") {
    cell_footprint : "sky130_hilas_pTransistorPair";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TA2Cell_1FG_Strong") {
    cell_footprint : "sky130_hilas_TA2Cell_1FG_Strong";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_m22m4") {
    cell_footprint : "sky130_hilas_m22m4";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DAC6bit01") {
    cell_footprint : "sky130_hilas_DAC6bit01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_swc4x2cellOverlap") {
    cell_footprint : "sky130_hilas_swc4x2cellOverlap";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TACoreBlock2") {
    cell_footprint : "sky130_hilas_TACoreBlock2";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nDiffThOxContact") {
    cell_footprint : "sky130_hilas_nDiffThOxContact";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_capacitorSize01") {
    cell_footprint : "sky130_hilas_capacitorSize01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TgateDouble01") {
    cell_footprint : "sky130_hilas_TgateDouble01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_capacitorSize02") {
    cell_footprint : "sky130_hilas_capacitorSize02";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETdevice01aa") {
    cell_footprint : "sky130_hilas_pFETdevice01aa";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_wellContact") {
    cell_footprint : "sky130_hilas_wellContact";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DAC6TransistorStack01b") {
    cell_footprint : "sky130_hilas_DAC6TransistorStack01b";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_WTA4Stage01") {
    cell_footprint : "sky130_hilas_WTA4Stage01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_FGVaractorCapacitor") {
    cell_footprint : "sky130_hilas_FGVaractorCapacitor";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_horizTransCell01") {
    cell_footprint : "sky130_hilas_horizTransCell01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_CapModule01a") {
    cell_footprint : "sky130_hilas_CapModule01a";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_CapModule03") {
    cell_footprint : "sky130_hilas_CapModule03";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETmirror02") {
    cell_footprint : "sky130_hilas_pFETmirror02";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_overlapCap02a") {
    cell_footprint : "sky130_hilas_overlapCap02a";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_DualTACore01") {
    cell_footprint : "sky130_hilas_DualTACore01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_TA2Cell_NoFG") {
    cell_footprint : "sky130_hilas_TA2Cell_NoFG";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETdevice01b") {
    cell_footprint : "sky130_hilas_pFETdevice01b";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_capacitorArray01") {
    cell_footprint : "sky130_hilas_capacitorArray01";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_capacitorSize03") {
    cell_footprint : "sky130_hilas_capacitorSize03";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_pFETLargePart1") {
    cell_footprint : "sky130_hilas_pFETLargePart1";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nFETmirrorPairs2") {
    cell_footprint : "sky130_hilas_nFETmirrorPairs2";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




cell ("sky130_hilas_nFET03a") {
    cell_footprint : "sky130_hilas_nFET03a";
    driver_waveform_fall : "ramp";
    driver_waveform_rise : "ramp";

    pg_pin ("VNB") {
        pg_type : "nwell";
        voltage_name : "VNB";
        physical_connection : "device_layer"
    }
    pg_pin ("VPB") {
        pg_type : "pwell";
        voltage_name : "VPB";
        physical_connection : "device_layer"
    }

    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Gate01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Gate02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Source1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("nFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("pFET_Drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gateControl") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonSource") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input2_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Select1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Input1_1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("DrainSelect4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain_Mux") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("bias4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vbias1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap2Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Cap1Term01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Source") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Well") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate_control") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Horiz4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vert2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("drain") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonNode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CommonMode") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("output4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input3") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("input4") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateColSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin+_amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vin-_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp1") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vout_Amp2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GND") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vdd") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerminal2") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vinj") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("GateSelect") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Vtun") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("Gate") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm02") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
    pin ("CapTerm01") {
        clock : "false";
        direction : "inout";
        capacitance : 0.002103;
        max_transition : 1.506103;
        related_ground_pin : "VGND";
        related_power_pin : "VPWR";
    }
}




}