<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8"/>
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <title>About · Nithin Duvvuru</title>
  <link rel="stylesheet" href="assets/style.css"/>
</head>
<body>
<header class="header">
  <div class="container nav">
    <div class="brand"><div class="logo">ND</div><h1>Nithin Duvvuru</h1></div>
    <nav class="menu">
      <a href="index.html">Home</a>
      <a href="about.html" class="active">About</a>
      <a href="projects.html">Projects</a>
      <a href="experience.html">Experience</a>
      <a href="contact.html">Contact</a>
    </nav>
  </div>
</header>
<main class="container">

<section class="section">
  <h2>About</h2>
  <div class="card">
    <p>Hi! I’m Nithin — a detail-oriented digital design engineer focused on RTL design, verification, and physical design flows. I enjoy building modular hardware, optimizing for power/area/timing, and collaborating in rigorous review cycles.</p>
  </div>
</section>

<section class="section">
  <h2>Education</h2>
  <div class="grid">
    <div class="card">
      <h3>UC Santa Cruz — B.S. Computer Engineering (Minor in CS)</h3>
      <p>Sep 2022 – Jun 2026</p>
      <p>Relevant coursework: VLSI Digital System Design, ASIC Systems Design, Electronic Circuits, Logic Design, Computer Architecture.</p>
    </div>
  </div>
</section>

<section class="section">
  <h2>Skills</h2>
  <div class="card">
    <div class="badges">
      <span class="badge">SystemVerilog</span><span class="badge">Verilog</span><span class="badge">Cocotb</span><span class="badge">Verilator</span>
      <span class="badge">Ngspice</span><span class="badge">Synopsys Fusion Compiler</span><span class="badge">OpenLane</span><span class="badge">Yosys</span>
      <span class="badge">Vivado</span><span class="badge">Python</span><span class="badge">C/C++</span><span class="badge">Shell/Bash</span>
    </div>
  </div>
</section>

</main>
<footer class="footer container"><div>© 2025 Nithin Duvvuru</div></footer>
</body>
</html>
