

================================================================
== Vitis HLS Report for 'fp_conv'
================================================================
* Date:           Fri Dec 13 13:11:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.608 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        1|  222491326|  10.000 ns|  2.225 sec|    1|  222491326|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285  |fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS  |       98|       98|   0.980 us|   0.980 us|    98|    98|       no|
        |grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291                       |fp_conv_Pipeline_LOOP_LOAD_WTS                       |        5|        5|  50.000 ns|  50.000 ns|     5|     5|       no|
        |grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303       |fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS       |     3271|     3271|  32.710 us|  32.710 us|  3271|  3271|       no|
        |grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368                         |fp_conv_Pipeline_LOOP_OUTPUT                         |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+
        |- LOOP_FP_CONV_O  |        0|  222491325|      3395|          -|          -|  0 ~ 65535|        no|
        +------------------+---------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_V = alloca i32 1"   --->   Operation 10 'alloca' 'n_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%win_V_0_0_1_0113 = alloca i32 1"   --->   Operation 11 'alloca' 'win_V_0_0_1_0113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win_V_0_0_2_0 = alloca i32 1"   --->   Operation 12 'alloca' 'win_V_0_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win_V_0_1_1_0114 = alloca i32 1"   --->   Operation 13 'alloca' 'win_V_0_1_1_0114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win_V_0_1_2_0115 = alloca i32 1"   --->   Operation 14 'alloca' 'win_V_0_1_2_0115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win_V_0_2_1_0116 = alloca i32 1"   --->   Operation 15 'alloca' 'win_V_0_2_1_0116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%win_V_0_2_2_0117 = alloca i32 1"   --->   Operation 16 'alloca' 'win_V_0_2_2_0117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%win_V_1_0_1_0118 = alloca i32 1"   --->   Operation 17 'alloca' 'win_V_1_0_1_0118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win_V_1_0_2_0 = alloca i32 1"   --->   Operation 18 'alloca' 'win_V_1_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win_V_1_1_1_0119 = alloca i32 1"   --->   Operation 19 'alloca' 'win_V_1_1_1_0119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win_V_1_1_2_0120 = alloca i32 1"   --->   Operation 20 'alloca' 'win_V_1_1_2_0120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%win_V_1_2_1_0121 = alloca i32 1"   --->   Operation 21 'alloca' 'win_V_1_2_1_0121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%win_V_1_2_2_0122 = alloca i32 1"   --->   Operation 22 'alloca' 'win_V_1_2_2_0122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%win_V_2_0_1_0123 = alloca i32 1"   --->   Operation 23 'alloca' 'win_V_2_0_1_0123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%win_V_2_0_2_0 = alloca i32 1"   --->   Operation 24 'alloca' 'win_V_2_0_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%win_V_2_1_1_0124 = alloca i32 1"   --->   Operation 25 'alloca' 'win_V_2_1_1_0124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%win_V_2_1_2_0125 = alloca i32 1"   --->   Operation 26 'alloca' 'win_V_2_1_2_0125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%win_V_2_2_1_0126 = alloca i32 1"   --->   Operation 27 'alloca' 'win_V_2_2_1_0126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%win_V_2_2_2_0127 = alloca i32 1"   --->   Operation 28 'alloca' 'win_V_2_2_2_0127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wtbuf_V_0_0143 = alloca i32 1"   --->   Operation 29 'alloca' 'wtbuf_V_0_0143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wtbuf_V_1_0144 = alloca i32 1"   --->   Operation 30 'alloca' 'wtbuf_V_1_0144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wtbuf_V_2_0145 = alloca i32 1"   --->   Operation 31 'alloca' 'wtbuf_V_2_0145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%N_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %N"   --->   Operation 32 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%o_index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %o_index"   --->   Operation 33 'read' 'o_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kh_index_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %kh_index"   --->   Operation 34 'read' 'kh_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx"   --->   Operation 35 'read' 'd_o_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx"   --->   Operation 36 'read' 'd_i_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%wtbuf_V_0_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'wtbuf_V_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1_loc = alloca i64 1"   --->   Operation 38 'alloca' 'wtbuf_V_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wtbuf_V_2_1_loc = alloca i64 1"   --->   Operation 39 'alloca' 'wtbuf_V_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kh_index_cast = zext i1 %kh_index_read"   --->   Operation 40 'zext' 'kh_index_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.60ns)   --->   "%lbuf_V_0 = alloca i64 1" [Accel.cpp:473]   --->   Operation 41 'alloca' 'lbuf_V_0' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 42 [1/1] (0.60ns)   --->   "%lbuf_V_1 = alloca i64 1" [Accel.cpp:473]   --->   Operation 42 'alloca' 'lbuf_V_1' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 43 [1/1] (0.71ns)   --->   "%outwords_V = alloca i64 1" [Accel.cpp:474]   --->   Operation 43 'alloca' 'outwords_V' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i1 %kh_index_read" [Accel.cpp:482]   --->   Operation 44 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i9 %o_index_read"   --->   Operation 45 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln482 = store i10 0, i10 %n_V" [Accel.cpp:482]   --->   Operation 46 'store' 'store_ln482' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln482 = br void %LOOP_RESET_LINEBUFFERS" [Accel.cpp:482]   --->   Operation 47 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%n_V_1 = load i10 %n_V"   --->   Operation 48 'load' 'n_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i10 %n_V_1"   --->   Operation 49 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_ult  i16 %zext_ln1027, i16 %N_read"   --->   Operation 50 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.72ns)   --->   "%n_V_2 = add i10 %n_V_1, i10 1"   --->   Operation 52 'add' 'n_V_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln1027, void %for.end323.loopexit, void %LOOP_RESET_LINEBUFFERS.split" [Accel.cpp:482]   --->   Operation 53 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i10 %n_V_1"   --->   Operation 54 'trunc' 'trunc_ln1027' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_V = trunc i10 %n_V_1"   --->   Operation 55 'trunc' 'ret_V' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln499)   --->   "%select_ln499 = select i1 %ret_V, i12 2341, i12 0" [Accel.cpp:499]   --->   Operation 56 'select' 'select_ln499' <Predicate = (icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln499)   --->   "%ret_V_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %n_V_1, i32 1, i32 9"   --->   Operation 57 'partselect' 'ret_V_s' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln499)   --->   "%zext_ln499 = zext i9 %ret_V_s" [Accel.cpp:499]   --->   Operation 58 'zext' 'zext_ln499' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln499 = add i12 %select_ln499, i12 %zext_ln499" [Accel.cpp:499]   --->   Operation 59 'add' 'add_ln499' <Predicate = (icmp_ln1027)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i12 %add_ln499" [Accel.cpp:499]   --->   Operation 60 'zext' 'zext_ln499_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr i64 %wt_mem_V, i64 0, i64 %zext_ln499_1" [Accel.cpp:499]   --->   Operation 61 'getelementptr' 'wt_mem_V_addr' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.98ns)   --->   "%wt_word_V = load i13 %wt_mem_V_addr" [Accel.cpp:499]   --->   Operation 62 'load' 'wt_word_V' <Predicate = (icmp_ln1027)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i10 %n_V_1"   --->   Operation 63 'trunc' 'trunc_ln186' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i10 %n_V_1"   --->   Operation 64 'trunc' 'trunc_ln186_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.70ns)   --->   "%idx_V = add i8 %trunc_ln186_1, i8 %kh_index_cast"   --->   Operation 65 'add' 'idx_V' <Predicate = (icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_V_8 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %idx_V, i32 2, i32 7"   --->   Operation 66 'partselect' 'ret_V_8' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.43ns)   --->   "%off = add i2 %trunc_ln1027, i2 %zext_ln482"   --->   Operation 67 'add' 'off' <Predicate = (icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln583 = ret" [Accel.cpp:583]   --->   Operation 68 'ret' 'ret_ln583' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.75>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%wtbuf_V_0_0143_load = load i9 %wtbuf_V_0_0143"   --->   Operation 69 'load' 'wtbuf_V_0_0143_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%wtbuf_V_1_0144_load = load i9 %wtbuf_V_1_0144"   --->   Operation 70 'load' 'wtbuf_V_1_0144_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%wtbuf_V_2_0145_load = load i9 %wtbuf_V_2_0145"   --->   Operation 71 'load' 'wtbuf_V_2_0145_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS, i20 %lbuf_V_0, i20 %lbuf_V_1"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/2] (2.98ns)   --->   "%wt_word_V = load i13 %wt_mem_V_addr" [Accel.cpp:499]   --->   Operation 73 'load' 'wt_word_V' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4682> <RAM>
ST_3 : Operation 74 [2/2] (1.77ns)   --->   "%call_ln499 = call void @fp_conv_Pipeline_LOOP_LOAD_WTS, i9 %wtbuf_V_2_0145_load, i9 %wtbuf_V_1_0144_load, i9 %wtbuf_V_0_0143_load, i64 %wt_word_V, i9 %wtbuf_V_2_1_loc, i9 %wtbuf_V_1_1_loc, i9 %wtbuf_V_0_1_loc" [Accel.cpp:499]   --->   Operation 74 'call' 'call_ln499' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS, i20 %lbuf_V_0, i20 %lbuf_V_1"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/2] (0.73ns)   --->   "%call_ln499 = call void @fp_conv_Pipeline_LOOP_LOAD_WTS, i9 %wtbuf_V_2_0145_load, i9 %wtbuf_V_1_0144_load, i9 %wtbuf_V_0_0143_load, i64 %wt_word_V, i9 %wtbuf_V_2_1_loc, i9 %wtbuf_V_1_1_loc, i9 %wtbuf_V_0_1_loc" [Accel.cpp:499]   --->   Operation 76 'call' 'call_ln499' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %ret_V_8"   --->   Operation 77 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541" [./Accel.h:80]   --->   Operation 78 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [./Accel.h:80]   --->   Operation 79 'load' 'kh_word_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln482 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [Accel.cpp:482]   --->   Operation 80 'specloopname' 'specloopname_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%wtbuf_V_2_1_loc_load = load i9 %wtbuf_V_2_1_loc"   --->   Operation 81 'load' 'wtbuf_V_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1_loc_load = load i9 %wtbuf_V_1_1_loc"   --->   Operation 82 'load' 'wtbuf_V_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%wtbuf_V_0_1_loc_load = load i9 %wtbuf_V_0_1_loc"   --->   Operation 83 'load' 'wtbuf_V_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_81 = trunc i9 %wtbuf_V_2_1_loc_load"   --->   Operation 84 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_82 = trunc i9 %wtbuf_V_1_1_loc_load"   --->   Operation 85 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_83 = trunc i9 %wtbuf_V_0_1_loc_load"   --->   Operation 86 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [./Accel.h:80]   --->   Operation 87 'load' 'kh_word_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 88 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i2 %off, void %if.else16.i, i2 0, void %if.then.i, i2 1, void %if.then6.i, i2 2, void %if.then12.i" [./Accel.h:82]   --->   Operation 88 'switch' 'switch_ln82' <Predicate = true> <Delay = 0.34>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%nc_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 32, i32 47"   --->   Operation 89 'partselect' 'nc_V_7' <Predicate = (off == 2)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.45ns)   --->   "%br_ln87 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit" [./Accel.h:87]   --->   Operation 90 'br' 'br_ln87' <Predicate = (off == 2)> <Delay = 0.45>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%nc_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 16, i32 31"   --->   Operation 91 'partselect' 'nc_V_6' <Predicate = (off == 1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.45ns)   --->   "%br_ln85 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit" [./Accel.h:85]   --->   Operation 92 'br' 'br_ln85' <Predicate = (off == 1)> <Delay = 0.45>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%nc_V_5 = trunc i64 %kh_word_V"   --->   Operation 93 'trunc' 'nc_V_5' <Predicate = (off == 0)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.45ns)   --->   "%br_ln83 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit" [./Accel.h:83]   --->   Operation 94 'br' 'br_ln83' <Predicate = (off == 0)> <Delay = 0.45>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%nc_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 48, i32 63"   --->   Operation 95 'partselect' 'nc_V' <Predicate = (off == 3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.45ns)   --->   "%br_ln0 = br void %_Z7load_khI8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEEvRT_PK6ap_intILi64EE7ap_uintILi16EE.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (off == 3)> <Delay = 0.45>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%win_V_0_0_2_0_load = load i20 %win_V_0_0_2_0"   --->   Operation 97 'load' 'win_V_0_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%win_V_0_1_2_0115_load = load i20 %win_V_0_1_2_0115"   --->   Operation 98 'load' 'win_V_0_1_2_0115_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%win_V_0_2_2_0117_load = load i20 %win_V_0_2_2_0117"   --->   Operation 99 'load' 'win_V_0_2_2_0117_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%win_V_1_0_2_0_load = load i20 %win_V_1_0_2_0"   --->   Operation 100 'load' 'win_V_1_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%win_V_1_1_2_0120_load = load i20 %win_V_1_1_2_0120"   --->   Operation 101 'load' 'win_V_1_1_2_0120_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%win_V_1_2_2_0122_load = load i20 %win_V_1_2_2_0122"   --->   Operation 102 'load' 'win_V_1_2_2_0122_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%win_V_2_0_2_0_load = load i20 %win_V_2_0_2_0"   --->   Operation 103 'load' 'win_V_2_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%win_V_2_1_2_0125_load = load i20 %win_V_2_1_2_0125"   --->   Operation 104 'load' 'win_V_2_1_2_0125_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%win_V_2_2_2_0127_load = load i20 %win_V_2_2_2_0127"   --->   Operation 105 'load' 'win_V_2_2_2_0127_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 8"   --->   Operation 106 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 7"   --->   Operation 107 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 6"   --->   Operation 108 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 5"   --->   Operation 109 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 4"   --->   Operation 110 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 3"   --->   Operation 111 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 2"   --->   Operation 112 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_0_1_loc_load, i32 1"   --->   Operation 113 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 8"   --->   Operation 114 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 7"   --->   Operation 115 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 6"   --->   Operation 116 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 5"   --->   Operation 117 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 4"   --->   Operation 118 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 3"   --->   Operation 119 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 2"   --->   Operation 120 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_1_1_loc_load, i32 1"   --->   Operation 121 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 8"   --->   Operation 122 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 7"   --->   Operation 123 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 6"   --->   Operation 124 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 5"   --->   Operation 125 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 4"   --->   Operation 126 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 3"   --->   Operation 127 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 2"   --->   Operation 128 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %wtbuf_V_2_1_loc_load, i32 1"   --->   Operation 129 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.71ns)   --->   "%img_idx_V = add i9 %trunc_ln186, i9 %o_index_read"   --->   Operation 130 'add' 'img_idx_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.12ns)   --->   "%ret_V_22 = xor i1 %ret_V, i1 %empty"   --->   Operation 131 'xor' 'ret_V_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%ret_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %img_idx_V, i32 1, i32 8"   --->   Operation 132 'partselect' 'ret_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln482 = store i9 %wtbuf_V_2_1_loc_load, i9 %wtbuf_V_2_0145" [Accel.cpp:482]   --->   Operation 133 'store' 'store_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln482 = store i9 %wtbuf_V_1_1_loc_load, i9 %wtbuf_V_1_0144" [Accel.cpp:482]   --->   Operation 134 'store' 'store_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln482 = store i9 %wtbuf_V_0_1_loc_load, i9 %wtbuf_V_0_0143" [Accel.cpp:482]   --->   Operation 135 'store' 'store_ln482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln482 = store i10 %n_V_2, i10 %n_V" [Accel.cpp:482]   --->   Operation 136 'store' 'store_ln482' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%nc_V_8 = phi i16 %nc_V_5, void %if.then.i, i16 %nc_V_6, void %if.then6.i, i16 %nc_V, void %if.else16.i, i16 %nc_V_7, void %if.then12.i"   --->   Operation 137 'phi' 'nc_V_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%shl_i_i_i = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %nc_V_8, i6 0"   --->   Operation 138 'bitconcatenate' 'shl_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.12ns)   --->   "%xor_ln779 = xor i1 %tmp, i1 1"   --->   Operation 139 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.12ns)   --->   "%xor_ln779_1 = xor i1 %tmp_31, i1 1"   --->   Operation 140 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.12ns)   --->   "%xor_ln779_2 = xor i1 %tmp_32, i1 1"   --->   Operation 141 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.12ns)   --->   "%xor_ln779_3 = xor i1 %tmp_33, i1 1"   --->   Operation 142 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.12ns)   --->   "%xor_ln779_4 = xor i1 %tmp_34, i1 1"   --->   Operation 143 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.12ns)   --->   "%xor_ln779_5 = xor i1 %tmp_35, i1 1"   --->   Operation 144 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.12ns)   --->   "%xor_ln779_6 = xor i1 %tmp_36, i1 1"   --->   Operation 145 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.12ns)   --->   "%xor_ln779_7 = xor i1 %tmp_37, i1 1"   --->   Operation 146 'xor' 'xor_ln779_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.12ns)   --->   "%xor_ln779_8 = xor i1 %tmp_38, i1 1"   --->   Operation 147 'xor' 'xor_ln779_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.12ns)   --->   "%xor_ln779_9 = xor i1 %tmp_39, i1 1"   --->   Operation 148 'xor' 'xor_ln779_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.12ns)   --->   "%xor_ln779_10 = xor i1 %tmp_40, i1 1"   --->   Operation 149 'xor' 'xor_ln779_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.12ns)   --->   "%xor_ln779_11 = xor i1 %tmp_41, i1 1"   --->   Operation 150 'xor' 'xor_ln779_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.12ns)   --->   "%xor_ln779_12 = xor i1 %tmp_42, i1 1"   --->   Operation 151 'xor' 'xor_ln779_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.12ns)   --->   "%xor_ln779_13 = xor i1 %tmp_43, i1 1"   --->   Operation 152 'xor' 'xor_ln779_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.12ns)   --->   "%xor_ln779_14 = xor i1 %tmp_44, i1 1"   --->   Operation 153 'xor' 'xor_ln779_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.12ns)   --->   "%xor_ln779_15 = xor i1 %tmp_45, i1 1"   --->   Operation 154 'xor' 'xor_ln779_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.12ns)   --->   "%xor_ln779_16 = xor i1 %tmp_46, i1 1"   --->   Operation 155 'xor' 'xor_ln779_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.12ns)   --->   "%xor_ln779_17 = xor i1 %tmp_47, i1 1"   --->   Operation 156 'xor' 'xor_ln779_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.12ns)   --->   "%xor_ln779_18 = xor i1 %tmp_48, i1 1"   --->   Operation 157 'xor' 'xor_ln779_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.12ns)   --->   "%xor_ln779_19 = xor i1 %tmp_49, i1 1"   --->   Operation 158 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.12ns)   --->   "%xor_ln779_20 = xor i1 %tmp_50, i1 1"   --->   Operation 159 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.12ns)   --->   "%xor_ln779_21 = xor i1 %tmp_51, i1 1"   --->   Operation 160 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.12ns)   --->   "%xor_ln779_22 = xor i1 %tmp_52, i1 1"   --->   Operation 161 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.12ns)   --->   "%xor_ln779_23 = xor i1 %tmp_53, i1 1"   --->   Operation 162 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [2/2] (1.64ns)   --->   "%call_ln779 = call void @fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS, i20 %win_V_2_2_2_0127_load, i20 %win_V_2_1_2_0125_load, i20 %win_V_2_0_2_0_load, i20 %win_V_1_2_2_0122_load, i20 %win_V_1_1_2_0120_load, i20 %win_V_1_0_2_0_load, i20 %win_V_0_2_2_0117_load, i20 %win_V_0_1_2_0115_load, i20 %win_V_0_0_2_0_load, i20 %lbuf_V_0, i20 %lbuf_V_1, i1 %d_i_idx_read, i1 %xor_ln779, i1 %xor_ln779_1, i1 %xor_ln779_2, i1 %xor_ln779_3, i1 %xor_ln779_4, i1 %xor_ln779_5, i1 %xor_ln779_6, i1 %xor_ln779_7, i1 %empty_83, i1 %xor_ln779_8, i1 %xor_ln779_9, i1 %xor_ln779_10, i1 %xor_ln779_11, i1 %xor_ln779_12, i1 %xor_ln779_13, i1 %xor_ln779_14, i1 %xor_ln779_15, i1 %empty_82, i1 %xor_ln779_16, i1 %xor_ln779_17, i1 %xor_ln779_18, i1 %xor_ln779_19, i1 %xor_ln779_20, i1 %xor_ln779_21, i1 %xor_ln779_22, i1 %xor_ln779_23, i1 %empty_81, i22 %shl_i_i_i, i64 %outwords_V, i20 %win_V_2_2_2_0127, i20 %win_V_2_2_1_0126, i20 %win_V_2_1_2_0125, i20 %win_V_2_1_1_0124, i20 %win_V_2_0_2_0, i20 %win_V_2_0_1_0123, i20 %win_V_1_2_2_0122, i20 %win_V_1_2_1_0121, i20 %win_V_1_1_2_0120, i20 %win_V_1_1_1_0119, i20 %win_V_1_0_2_0, i20 %win_V_1_0_1_0118, i20 %win_V_0_2_2_0117, i20 %win_V_0_2_1_0116, i20 %win_V_0_1_2_0115, i20 %win_V_0_1_1_0114, i20 %win_V_0_0_2_0, i20 %win_V_0_0_1_0113, i64 %dmem_V"   --->   Operation 163 'call' 'call_ln779' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln779 = call void @fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS, i20 %win_V_2_2_2_0127_load, i20 %win_V_2_1_2_0125_load, i20 %win_V_2_0_2_0_load, i20 %win_V_1_2_2_0122_load, i20 %win_V_1_1_2_0120_load, i20 %win_V_1_0_2_0_load, i20 %win_V_0_2_2_0117_load, i20 %win_V_0_1_2_0115_load, i20 %win_V_0_0_2_0_load, i20 %lbuf_V_0, i20 %lbuf_V_1, i1 %d_i_idx_read, i1 %xor_ln779, i1 %xor_ln779_1, i1 %xor_ln779_2, i1 %xor_ln779_3, i1 %xor_ln779_4, i1 %xor_ln779_5, i1 %xor_ln779_6, i1 %xor_ln779_7, i1 %empty_83, i1 %xor_ln779_8, i1 %xor_ln779_9, i1 %xor_ln779_10, i1 %xor_ln779_11, i1 %xor_ln779_12, i1 %xor_ln779_13, i1 %xor_ln779_14, i1 %xor_ln779_15, i1 %empty_82, i1 %xor_ln779_16, i1 %xor_ln779_17, i1 %xor_ln779_18, i1 %xor_ln779_19, i1 %xor_ln779_20, i1 %xor_ln779_21, i1 %xor_ln779_22, i1 %xor_ln779_23, i1 %empty_81, i22 %shl_i_i_i, i64 %outwords_V, i20 %win_V_2_2_2_0127, i20 %win_V_2_2_1_0126, i20 %win_V_2_1_2_0125, i20 %win_V_2_1_1_0124, i20 %win_V_2_0_2_0, i20 %win_V_2_0_1_0123, i20 %win_V_1_2_2_0122, i20 %win_V_1_2_1_0121, i20 %win_V_1_1_2_0120, i20 %win_V_1_1_1_0119, i20 %win_V_1_0_2_0, i20 %win_V_1_0_1_0118, i20 %win_V_0_2_2_0117, i20 %win_V_0_2_1_0116, i20 %win_V_0_1_2_0115, i20 %win_V_0_1_1_0114, i20 %win_V_0_0_2_0, i20 %win_V_0_0_1_0113, i64 %dmem_V"   --->   Operation 164 'call' 'call_ln779' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_o_idx_read, i1 %ret_V_22, i10 0" [Accel.cpp:580]   --->   Operation 165 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln186 = call void @fp_conv_Pipeline_LOOP_OUTPUT, i64 %outwords_V, i8 %ret_V_9, i12 %tmp_s, i64 %dmem_V"   --->   Operation 166 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln186 = call void @fp_conv_Pipeline_LOOP_OUTPUT, i64 %outwords_V, i8 %ret_V_9, i12 %tmp_s, i64 %dmem_V"   --->   Operation 167 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln482 = br void %LOOP_RESET_LINEBUFFERS" [Accel.cpp:482]   --->   Operation 168 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_i_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_o_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_V                   (alloca           ) [ 0111111111]
win_V_0_0_1_0113      (alloca           ) [ 0011111111]
win_V_0_0_2_0         (alloca           ) [ 0011111111]
win_V_0_1_1_0114      (alloca           ) [ 0011111111]
win_V_0_1_2_0115      (alloca           ) [ 0011111111]
win_V_0_2_1_0116      (alloca           ) [ 0011111111]
win_V_0_2_2_0117      (alloca           ) [ 0011111111]
win_V_1_0_1_0118      (alloca           ) [ 0011111111]
win_V_1_0_2_0         (alloca           ) [ 0011111111]
win_V_1_1_1_0119      (alloca           ) [ 0011111111]
win_V_1_1_2_0120      (alloca           ) [ 0011111111]
win_V_1_2_1_0121      (alloca           ) [ 0011111111]
win_V_1_2_2_0122      (alloca           ) [ 0011111111]
win_V_2_0_1_0123      (alloca           ) [ 0011111111]
win_V_2_0_2_0         (alloca           ) [ 0011111111]
win_V_2_1_1_0124      (alloca           ) [ 0011111111]
win_V_2_1_2_0125      (alloca           ) [ 0011111111]
win_V_2_2_1_0126      (alloca           ) [ 0011111111]
win_V_2_2_2_0127      (alloca           ) [ 0011111111]
wtbuf_V_0_0143        (alloca           ) [ 0011111111]
wtbuf_V_1_0144        (alloca           ) [ 0011111111]
wtbuf_V_2_0145        (alloca           ) [ 0011111111]
N_read                (read             ) [ 0011111111]
o_index_read          (read             ) [ 0011111111]
kh_index_read         (read             ) [ 0000000000]
d_o_idx_read          (read             ) [ 0011111111]
d_i_idx_read          (read             ) [ 0011111111]
wtbuf_V_0_1_loc       (alloca           ) [ 0011111111]
wtbuf_V_1_1_loc       (alloca           ) [ 0011111111]
wtbuf_V_2_1_loc       (alloca           ) [ 0011111111]
kh_index_cast         (zext             ) [ 0011111111]
lbuf_V_0              (alloca           ) [ 0011111111]
lbuf_V_1              (alloca           ) [ 0011111111]
outwords_V            (alloca           ) [ 0011111111]
zext_ln482            (zext             ) [ 0011111111]
empty                 (trunc            ) [ 0011111111]
store_ln482           (store            ) [ 0000000000]
br_ln482              (br               ) [ 0000000000]
n_V_1                 (load             ) [ 0000000000]
zext_ln1027           (zext             ) [ 0000000000]
icmp_ln1027           (icmp             ) [ 0011111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
n_V_2                 (add              ) [ 0001110000]
br_ln482              (br               ) [ 0000000000]
trunc_ln1027          (trunc            ) [ 0000000000]
ret_V                 (trunc            ) [ 0001110000]
select_ln499          (select           ) [ 0000000000]
ret_V_s               (partselect       ) [ 0000000000]
zext_ln499            (zext             ) [ 0000000000]
add_ln499             (add              ) [ 0000000000]
zext_ln499_1          (zext             ) [ 0000000000]
wt_mem_V_addr         (getelementptr    ) [ 0001000000]
trunc_ln186           (trunc            ) [ 0001110000]
trunc_ln186_1         (trunc            ) [ 0000000000]
idx_V                 (add              ) [ 0000000000]
ret_V_8               (partselect       ) [ 0001100000]
off                   (add              ) [ 0001110000]
ret_ln583             (ret              ) [ 0000000000]
wtbuf_V_0_0143_load   (load             ) [ 0000100000]
wtbuf_V_1_0144_load   (load             ) [ 0000100000]
wtbuf_V_2_0145_load   (load             ) [ 0000100000]
wt_word_V             (load             ) [ 0000100000]
call_ln0              (call             ) [ 0000000000]
call_ln499            (call             ) [ 0000000000]
zext_ln541            (zext             ) [ 0000000000]
kh_mem_V_addr         (getelementptr    ) [ 0000010000]
specloopname_ln482    (specloopname     ) [ 0000000000]
wtbuf_V_2_1_loc_load  (load             ) [ 0000000000]
wtbuf_V_1_1_loc_load  (load             ) [ 0000000000]
wtbuf_V_0_1_loc_load  (load             ) [ 0000000000]
empty_81              (trunc            ) [ 0000001100]
empty_82              (trunc            ) [ 0000001100]
empty_83              (trunc            ) [ 0000001100]
kh_word_V             (load             ) [ 0000000000]
switch_ln82           (switch           ) [ 0000000000]
nc_V_7                (partselect       ) [ 0011111111]
br_ln87               (br               ) [ 0011111111]
nc_V_6                (partselect       ) [ 0011111111]
br_ln85               (br               ) [ 0011111111]
nc_V_5                (trunc            ) [ 0011111111]
br_ln83               (br               ) [ 0011111111]
nc_V                  (partselect       ) [ 0011111111]
br_ln0                (br               ) [ 0011111111]
win_V_0_0_2_0_load    (load             ) [ 0000001100]
win_V_0_1_2_0115_load (load             ) [ 0000001100]
win_V_0_2_2_0117_load (load             ) [ 0000001100]
win_V_1_0_2_0_load    (load             ) [ 0000001100]
win_V_1_1_2_0120_load (load             ) [ 0000001100]
win_V_1_2_2_0122_load (load             ) [ 0000001100]
win_V_2_0_2_0_load    (load             ) [ 0000001100]
win_V_2_1_2_0125_load (load             ) [ 0000001100]
win_V_2_2_2_0127_load (load             ) [ 0000001100]
tmp                   (bitselect        ) [ 0000001000]
tmp_31                (bitselect        ) [ 0000001000]
tmp_32                (bitselect        ) [ 0000001000]
tmp_33                (bitselect        ) [ 0000001000]
tmp_34                (bitselect        ) [ 0000001000]
tmp_35                (bitselect        ) [ 0000001000]
tmp_36                (bitselect        ) [ 0000001000]
tmp_37                (bitselect        ) [ 0000001000]
tmp_38                (bitselect        ) [ 0000001000]
tmp_39                (bitselect        ) [ 0000001000]
tmp_40                (bitselect        ) [ 0000001000]
tmp_41                (bitselect        ) [ 0000001000]
tmp_42                (bitselect        ) [ 0000001000]
tmp_43                (bitselect        ) [ 0000001000]
tmp_44                (bitselect        ) [ 0000001000]
tmp_45                (bitselect        ) [ 0000001000]
tmp_46                (bitselect        ) [ 0000001000]
tmp_47                (bitselect        ) [ 0000001000]
tmp_48                (bitselect        ) [ 0000001000]
tmp_49                (bitselect        ) [ 0000001000]
tmp_50                (bitselect        ) [ 0000001000]
tmp_51                (bitselect        ) [ 0000001000]
tmp_52                (bitselect        ) [ 0000001000]
tmp_53                (bitselect        ) [ 0000001000]
img_idx_V             (add              ) [ 0000000000]
ret_V_22              (xor              ) [ 0000001110]
ret_V_9               (partselect       ) [ 0000001111]
store_ln482           (store            ) [ 0000000000]
store_ln482           (store            ) [ 0000000000]
store_ln482           (store            ) [ 0000000000]
store_ln482           (store            ) [ 0000000000]
nc_V_8                (phi              ) [ 0000001000]
shl_i_i_i             (bitconcatenate   ) [ 0000000100]
xor_ln779             (xor              ) [ 0000000100]
xor_ln779_1           (xor              ) [ 0000000100]
xor_ln779_2           (xor              ) [ 0000000100]
xor_ln779_3           (xor              ) [ 0000000100]
xor_ln779_4           (xor              ) [ 0000000100]
xor_ln779_5           (xor              ) [ 0000000100]
xor_ln779_6           (xor              ) [ 0000000100]
xor_ln779_7           (xor              ) [ 0000000100]
xor_ln779_8           (xor              ) [ 0000000100]
xor_ln779_9           (xor              ) [ 0000000100]
xor_ln779_10          (xor              ) [ 0000000100]
xor_ln779_11          (xor              ) [ 0000000100]
xor_ln779_12          (xor              ) [ 0000000100]
xor_ln779_13          (xor              ) [ 0000000100]
xor_ln779_14          (xor              ) [ 0000000100]
xor_ln779_15          (xor              ) [ 0000000100]
xor_ln779_16          (xor              ) [ 0000000100]
xor_ln779_17          (xor              ) [ 0000000100]
xor_ln779_18          (xor              ) [ 0000000100]
xor_ln779_19          (xor              ) [ 0000000100]
xor_ln779_20          (xor              ) [ 0000000100]
xor_ln779_21          (xor              ) [ 0000000100]
xor_ln779_22          (xor              ) [ 0000000100]
xor_ln779_23          (xor              ) [ 0000000100]
call_ln779            (call             ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000001]
call_ln186            (call             ) [ 0000000000]
br_ln482              (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_i_idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kh_index">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wt_mem_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kh_mem_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dmem_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv_Pipeline_LOOP_LOAD_WTS"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv_Pipeline_LOOP_OUTPUT"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="n_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="win_V_0_0_1_0113_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_0_0_1_0113/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="win_V_0_0_2_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_0_0_2_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="win_V_0_1_1_0114_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_0_1_1_0114/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="win_V_0_1_2_0115_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_0_1_2_0115/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="win_V_0_2_1_0116_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_0_2_1_0116/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="win_V_0_2_2_0117_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_0_2_2_0117/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="win_V_1_0_1_0118_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_1_0_1_0118/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="win_V_1_0_2_0_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_1_0_2_0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="win_V_1_1_1_0119_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_1_1_1_0119/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="win_V_1_1_2_0120_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_1_1_2_0120/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="win_V_1_2_1_0121_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_1_2_1_0121/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="win_V_1_2_2_0122_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_1_2_2_0122/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="win_V_2_0_1_0123_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_2_0_1_0123/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="win_V_2_0_2_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_2_0_2_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="win_V_2_1_1_0124_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_2_1_1_0124/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="win_V_2_1_2_0125_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_2_1_2_0125/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="win_V_2_2_1_0126_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_2_2_1_0126/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="win_V_2_2_2_0127_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="win_V_2_2_2_0127/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="wtbuf_V_0_0143_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_0_0143/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="wtbuf_V_1_0144_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_1_0144/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="wtbuf_V_2_0145_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_2_0145/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="wtbuf_V_0_1_loc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_0_1_loc/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="wtbuf_V_1_1_loc_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_1_1_loc/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="wtbuf_V_2_1_loc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_2_1_loc/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="lbuf_V_0_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lbuf_V_0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="lbuf_V_1_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lbuf_V_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="outwords_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outwords_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="N_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="o_index_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="9" slack="0"/>
<pin id="225" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_index_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kh_index_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kh_index_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="d_o_idx_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_o_idx_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="d_i_idx_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_idx_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="wt_mem_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_word_V/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="kh_mem_V_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_word_V/4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="nc_V_8_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="274" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="nc_V_8 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="nc_V_8_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="16" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="16" slack="1"/>
<pin id="281" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="16" slack="1"/>
<pin id="283" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nc_V_8/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="0" index="3" bw="9" slack="0"/>
<pin id="296" dir="0" index="4" bw="64" slack="0"/>
<pin id="297" dir="0" index="5" bw="9" slack="2"/>
<pin id="298" dir="0" index="6" bw="9" slack="2"/>
<pin id="299" dir="0" index="7" bw="9" slack="2"/>
<pin id="300" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln499/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="20" slack="2"/>
<pin id="306" dir="0" index="2" bw="20" slack="2"/>
<pin id="307" dir="0" index="3" bw="20" slack="2"/>
<pin id="308" dir="0" index="4" bw="20" slack="2"/>
<pin id="309" dir="0" index="5" bw="20" slack="2"/>
<pin id="310" dir="0" index="6" bw="20" slack="2"/>
<pin id="311" dir="0" index="7" bw="20" slack="2"/>
<pin id="312" dir="0" index="8" bw="20" slack="2"/>
<pin id="313" dir="0" index="9" bw="20" slack="2"/>
<pin id="314" dir="0" index="10" bw="20" slack="2147483647"/>
<pin id="315" dir="0" index="11" bw="20" slack="2147483647"/>
<pin id="316" dir="0" index="12" bw="1" slack="5"/>
<pin id="317" dir="0" index="13" bw="1" slack="0"/>
<pin id="318" dir="0" index="14" bw="1" slack="0"/>
<pin id="319" dir="0" index="15" bw="1" slack="0"/>
<pin id="320" dir="0" index="16" bw="1" slack="0"/>
<pin id="321" dir="0" index="17" bw="1" slack="0"/>
<pin id="322" dir="0" index="18" bw="1" slack="0"/>
<pin id="323" dir="0" index="19" bw="1" slack="0"/>
<pin id="324" dir="0" index="20" bw="1" slack="0"/>
<pin id="325" dir="0" index="21" bw="1" slack="1"/>
<pin id="326" dir="0" index="22" bw="1" slack="0"/>
<pin id="327" dir="0" index="23" bw="1" slack="0"/>
<pin id="328" dir="0" index="24" bw="1" slack="0"/>
<pin id="329" dir="0" index="25" bw="1" slack="0"/>
<pin id="330" dir="0" index="26" bw="1" slack="0"/>
<pin id="331" dir="0" index="27" bw="1" slack="0"/>
<pin id="332" dir="0" index="28" bw="1" slack="0"/>
<pin id="333" dir="0" index="29" bw="1" slack="0"/>
<pin id="334" dir="0" index="30" bw="1" slack="1"/>
<pin id="335" dir="0" index="31" bw="1" slack="0"/>
<pin id="336" dir="0" index="32" bw="1" slack="0"/>
<pin id="337" dir="0" index="33" bw="1" slack="0"/>
<pin id="338" dir="0" index="34" bw="1" slack="0"/>
<pin id="339" dir="0" index="35" bw="1" slack="0"/>
<pin id="340" dir="0" index="36" bw="1" slack="0"/>
<pin id="341" dir="0" index="37" bw="1" slack="0"/>
<pin id="342" dir="0" index="38" bw="1" slack="0"/>
<pin id="343" dir="0" index="39" bw="1" slack="1"/>
<pin id="344" dir="0" index="40" bw="22" slack="0"/>
<pin id="345" dir="0" index="41" bw="64" slack="2147483647"/>
<pin id="346" dir="0" index="42" bw="20" slack="5"/>
<pin id="347" dir="0" index="43" bw="20" slack="5"/>
<pin id="348" dir="0" index="44" bw="20" slack="5"/>
<pin id="349" dir="0" index="45" bw="20" slack="5"/>
<pin id="350" dir="0" index="46" bw="20" slack="5"/>
<pin id="351" dir="0" index="47" bw="20" slack="5"/>
<pin id="352" dir="0" index="48" bw="20" slack="5"/>
<pin id="353" dir="0" index="49" bw="20" slack="5"/>
<pin id="354" dir="0" index="50" bw="20" slack="5"/>
<pin id="355" dir="0" index="51" bw="20" slack="5"/>
<pin id="356" dir="0" index="52" bw="20" slack="5"/>
<pin id="357" dir="0" index="53" bw="20" slack="5"/>
<pin id="358" dir="0" index="54" bw="20" slack="5"/>
<pin id="359" dir="0" index="55" bw="20" slack="5"/>
<pin id="360" dir="0" index="56" bw="20" slack="5"/>
<pin id="361" dir="0" index="57" bw="20" slack="5"/>
<pin id="362" dir="0" index="58" bw="20" slack="5"/>
<pin id="363" dir="0" index="59" bw="20" slack="5"/>
<pin id="364" dir="0" index="60" bw="64" slack="0"/>
<pin id="365" dir="1" index="61" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln779/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="8" slack="3"/>
<pin id="372" dir="0" index="3" bw="12" slack="0"/>
<pin id="373" dir="0" index="4" bw="64" slack="0"/>
<pin id="374" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="kh_index_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kh_index_cast/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln482_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln482_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="n_V_1_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="1"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_V_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln1027_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln1027_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="1"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="n_V_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_V_2/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln1027_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="ret_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln499_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln499/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="ret_V_s_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_s/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln499_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln499_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln499/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln499_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln186_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln186_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="idx_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="1"/>
<pin id="464" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_V/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="ret_V_8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="4" slack="0"/>
<pin id="471" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_8/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="off_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="1"/>
<pin id="479" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="off/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="wtbuf_V_0_0143_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="2"/>
<pin id="483" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_0_0143_load/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="wtbuf_V_1_0144_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="2"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_1_0144_load/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="wtbuf_V_2_0145_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="2"/>
<pin id="491" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_2_0145_load/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln541_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="2"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="wtbuf_V_2_1_loc_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="4"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_2_1_loc_load/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="wtbuf_V_1_1_loc_load_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="4"/>
<pin id="502" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_1_1_loc_load/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="wtbuf_V_0_1_loc_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="4"/>
<pin id="505" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_0_1_loc_load/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="empty_81_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_81/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="empty_82_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_82/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="empty_83_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="0"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_83/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="nc_V_7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="0" index="3" bw="7" slack="0"/>
<pin id="523" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V_7/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="nc_V_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V_6/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="nc_V_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="nc_V_5/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="nc_V_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="0" index="3" bw="7" slack="0"/>
<pin id="547" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="win_V_0_0_2_0_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="20" slack="4"/>
<pin id="554" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_0_0_2_0_load/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="win_V_0_1_2_0115_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="20" slack="4"/>
<pin id="557" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_0_1_2_0115_load/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="win_V_0_2_2_0117_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="20" slack="4"/>
<pin id="560" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_0_2_2_0117_load/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="win_V_1_0_2_0_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="20" slack="4"/>
<pin id="563" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_1_0_2_0_load/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="win_V_1_1_2_0120_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="20" slack="4"/>
<pin id="566" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_1_1_2_0120_load/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="win_V_1_2_2_0122_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="20" slack="4"/>
<pin id="569" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_1_2_2_0122_load/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="win_V_2_0_2_0_load_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="20" slack="4"/>
<pin id="572" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_2_0_2_0_load/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="win_V_2_1_2_0125_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="20" slack="4"/>
<pin id="575" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_2_1_2_0125_load/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="win_V_2_2_2_0127_load_load_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="20" slack="4"/>
<pin id="578" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="win_V_2_2_2_0127_load/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="9" slack="0"/>
<pin id="582" dir="0" index="2" bw="5" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_31_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="0"/>
<pin id="590" dir="0" index="2" bw="4" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_32_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="0" index="2" bw="4" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_33_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="9" slack="0"/>
<pin id="606" dir="0" index="2" bw="4" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_34_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="9" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_35_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="9" slack="0"/>
<pin id="622" dir="0" index="2" bw="3" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_36_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="0" index="2" bw="3" slack="0"/>
<pin id="631" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_37_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="9" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_38_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="0" index="2" bw="5" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_39_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="9" slack="0"/>
<pin id="654" dir="0" index="2" bw="4" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_40_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="9" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_41_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="9" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_42_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="0" index="2" bw="4" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_43_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="9" slack="0"/>
<pin id="686" dir="0" index="2" bw="3" slack="0"/>
<pin id="687" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_44_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="0"/>
<pin id="694" dir="0" index="2" bw="3" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_45_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="9" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_46_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="9" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_47_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="9" slack="0"/>
<pin id="718" dir="0" index="2" bw="4" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_48_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="9" slack="0"/>
<pin id="726" dir="0" index="2" bw="4" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_49_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="9" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_50_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="9" slack="0"/>
<pin id="742" dir="0" index="2" bw="4" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_51_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="9" slack="0"/>
<pin id="750" dir="0" index="2" bw="3" slack="0"/>
<pin id="751" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_52_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="9" slack="0"/>
<pin id="758" dir="0" index="2" bw="3" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_53_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="9" slack="0"/>
<pin id="766" dir="0" index="2" bw="1" slack="0"/>
<pin id="767" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="img_idx_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="3"/>
<pin id="773" dir="0" index="1" bw="9" slack="4"/>
<pin id="774" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="ret_V_22_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="3"/>
<pin id="777" dir="0" index="1" bw="1" slack="4"/>
<pin id="778" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_22/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ret_V_9_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="9" slack="0"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="0" index="3" bw="5" slack="0"/>
<pin id="784" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="store_ln482_store_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="0" index="1" bw="9" slack="4"/>
<pin id="792" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="store_ln482_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="0" index="1" bw="9" slack="4"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="store_ln482_store_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="0" index="1" bw="9" slack="4"/>
<pin id="802" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="store_ln482_store_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="3"/>
<pin id="806" dir="0" index="1" bw="10" slack="4"/>
<pin id="807" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln482/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="shl_i_i_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="22" slack="0"/>
<pin id="810" dir="0" index="1" bw="16" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_i_i_i/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="xor_ln779_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="xor_ln779_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="xor_ln779_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="xor_ln779_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="xor_ln779_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_4/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="xor_ln779_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_5/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="xor_ln779_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_6/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="xor_ln779_7_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_7/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="xor_ln779_8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="0" index="1" bw="1" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_8/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="xor_ln779_9_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_9/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="xor_ln779_10_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="1"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_10/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="xor_ln779_11_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_11/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="xor_ln779_12_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_12/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="xor_ln779_13_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_13/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="xor_ln779_14_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_14/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="xor_ln779_15_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_15/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="xor_ln779_16_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_16/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="xor_ln779_17_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_17/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="xor_ln779_18_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_18/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="xor_ln779_19_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_19/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="xor_ln779_20_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_20/6 "/>
</bind>
</comp>

<comp id="943" class="1004" name="xor_ln779_21_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_21/6 "/>
</bind>
</comp>

<comp id="949" class="1004" name="xor_ln779_22_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_22/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="xor_ln779_23_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_23/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_s_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="12" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="7"/>
<pin id="964" dir="0" index="2" bw="1" slack="3"/>
<pin id="965" dir="0" index="3" bw="1" slack="0"/>
<pin id="966" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="970" class="1005" name="n_V_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="0"/>
<pin id="972" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="n_V "/>
</bind>
</comp>

<comp id="977" class="1005" name="win_V_0_0_1_0113_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="20" slack="5"/>
<pin id="979" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_0_0_1_0113 "/>
</bind>
</comp>

<comp id="982" class="1005" name="win_V_0_0_2_0_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="20" slack="4"/>
<pin id="984" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_0_0_2_0 "/>
</bind>
</comp>

<comp id="988" class="1005" name="win_V_0_1_1_0114_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="20" slack="5"/>
<pin id="990" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_0_1_1_0114 "/>
</bind>
</comp>

<comp id="993" class="1005" name="win_V_0_1_2_0115_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="20" slack="4"/>
<pin id="995" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_0_1_2_0115 "/>
</bind>
</comp>

<comp id="999" class="1005" name="win_V_0_2_1_0116_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="20" slack="5"/>
<pin id="1001" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_0_2_1_0116 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="win_V_0_2_2_0117_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="20" slack="4"/>
<pin id="1006" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_0_2_2_0117 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="win_V_1_0_1_0118_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="20" slack="5"/>
<pin id="1012" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_1_0_1_0118 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="win_V_1_0_2_0_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="20" slack="4"/>
<pin id="1017" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_1_0_2_0 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="win_V_1_1_1_0119_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="20" slack="5"/>
<pin id="1023" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_1_1_1_0119 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="win_V_1_1_2_0120_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="20" slack="4"/>
<pin id="1028" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_1_1_2_0120 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="win_V_1_2_1_0121_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="20" slack="5"/>
<pin id="1034" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_1_2_1_0121 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="win_V_1_2_2_0122_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="20" slack="4"/>
<pin id="1039" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_1_2_2_0122 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="win_V_2_0_1_0123_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="20" slack="5"/>
<pin id="1045" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_2_0_1_0123 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="win_V_2_0_2_0_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="20" slack="4"/>
<pin id="1050" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_2_0_2_0 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="win_V_2_1_1_0124_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="20" slack="5"/>
<pin id="1056" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_2_1_1_0124 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="win_V_2_1_2_0125_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="20" slack="4"/>
<pin id="1061" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_2_1_2_0125 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="win_V_2_2_1_0126_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="20" slack="5"/>
<pin id="1067" dir="1" index="1" bw="20" slack="5"/>
</pin_list>
<bind>
<opset="win_V_2_2_1_0126 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="win_V_2_2_2_0127_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="20" slack="4"/>
<pin id="1072" dir="1" index="1" bw="20" slack="4"/>
</pin_list>
<bind>
<opset="win_V_2_2_2_0127 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="wtbuf_V_0_0143_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="2"/>
<pin id="1078" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="wtbuf_V_0_0143 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="wtbuf_V_1_0144_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="9" slack="2"/>
<pin id="1084" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="wtbuf_V_1_0144 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="wtbuf_V_2_0145_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="9" slack="2"/>
<pin id="1090" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="wtbuf_V_2_0145 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="N_read_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="1"/>
<pin id="1096" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="1099" class="1005" name="o_index_read_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="9" slack="4"/>
<pin id="1101" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="o_index_read "/>
</bind>
</comp>

<comp id="1104" class="1005" name="d_o_idx_read_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="7"/>
<pin id="1106" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="d_o_idx_read "/>
</bind>
</comp>

<comp id="1109" class="1005" name="d_i_idx_read_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="5"/>
<pin id="1111" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="d_i_idx_read "/>
</bind>
</comp>

<comp id="1114" class="1005" name="wtbuf_V_0_1_loc_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="2"/>
<pin id="1116" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="wtbuf_V_0_1_loc "/>
</bind>
</comp>

<comp id="1120" class="1005" name="wtbuf_V_1_1_loc_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="9" slack="2"/>
<pin id="1122" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="wtbuf_V_1_1_loc "/>
</bind>
</comp>

<comp id="1126" class="1005" name="wtbuf_V_2_1_loc_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="9" slack="2"/>
<pin id="1128" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="wtbuf_V_2_1_loc "/>
</bind>
</comp>

<comp id="1132" class="1005" name="kh_index_cast_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="1"/>
<pin id="1134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kh_index_cast "/>
</bind>
</comp>

<comp id="1137" class="1005" name="zext_ln482_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2" slack="1"/>
<pin id="1139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="empty_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="4"/>
<pin id="1144" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1150" class="1005" name="n_V_2_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="3"/>
<pin id="1152" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="n_V_2 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="ret_V_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="3"/>
<pin id="1157" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1160" class="1005" name="wt_mem_V_addr_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="13" slack="1"/>
<pin id="1162" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_mem_V_addr "/>
</bind>
</comp>

<comp id="1165" class="1005" name="trunc_ln186_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="3"/>
<pin id="1167" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="ret_V_8_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="6" slack="2"/>
<pin id="1172" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="off_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="3"/>
<pin id="1177" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="off "/>
</bind>
</comp>

<comp id="1188" class="1005" name="wt_word_V_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="64" slack="1"/>
<pin id="1190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wt_word_V "/>
</bind>
</comp>

<comp id="1193" class="1005" name="kh_mem_V_addr_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="6" slack="1"/>
<pin id="1195" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr "/>
</bind>
</comp>

<comp id="1198" class="1005" name="empty_81_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_81 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="empty_82_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="empty_83_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="nc_V_7_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="16" slack="1"/>
<pin id="1215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V_7 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="nc_V_6_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="1"/>
<pin id="1220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V_6 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="nc_V_5_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="16" slack="1"/>
<pin id="1225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V_5 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="nc_V_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="16" slack="1"/>
<pin id="1230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1233" class="1005" name="win_V_0_0_2_0_load_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="20" slack="2"/>
<pin id="1235" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_0_0_2_0_load "/>
</bind>
</comp>

<comp id="1238" class="1005" name="win_V_0_1_2_0115_load_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="20" slack="2"/>
<pin id="1240" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_0_1_2_0115_load "/>
</bind>
</comp>

<comp id="1243" class="1005" name="win_V_0_2_2_0117_load_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="20" slack="2"/>
<pin id="1245" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_0_2_2_0117_load "/>
</bind>
</comp>

<comp id="1248" class="1005" name="win_V_1_0_2_0_load_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="20" slack="2"/>
<pin id="1250" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_1_0_2_0_load "/>
</bind>
</comp>

<comp id="1253" class="1005" name="win_V_1_1_2_0120_load_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="20" slack="2"/>
<pin id="1255" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_1_1_2_0120_load "/>
</bind>
</comp>

<comp id="1258" class="1005" name="win_V_1_2_2_0122_load_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="20" slack="2"/>
<pin id="1260" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_1_2_2_0122_load "/>
</bind>
</comp>

<comp id="1263" class="1005" name="win_V_2_0_2_0_load_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="20" slack="2"/>
<pin id="1265" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_2_0_2_0_load "/>
</bind>
</comp>

<comp id="1268" class="1005" name="win_V_2_1_2_0125_load_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="20" slack="2"/>
<pin id="1270" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_2_1_2_0125_load "/>
</bind>
</comp>

<comp id="1273" class="1005" name="win_V_2_2_2_0127_load_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="20" slack="2"/>
<pin id="1275" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="win_V_2_2_2_0127_load "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_31_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="tmp_32_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="1"/>
<pin id="1290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_33_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp_34_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="1"/>
<pin id="1300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_35_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_36_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_37_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_38_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_39_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_40_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_41_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_42_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_43_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_44_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_45_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_46_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_47_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_48_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_49_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="tmp_50_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="1"/>
<pin id="1380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="tmp_51_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_52_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="1"/>
<pin id="1390" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_53_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="ret_V_22_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="3"/>
<pin id="1400" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="ret_V_9_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="8" slack="3"/>
<pin id="1405" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="shl_i_i_i_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="22" slack="1"/>
<pin id="1410" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_i_i_i "/>
</bind>
</comp>

<comp id="1413" class="1005" name="xor_ln779_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="1"/>
<pin id="1415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="xor_ln779_1_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_1 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="xor_ln779_2_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_2 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="xor_ln779_3_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_3 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="xor_ln779_4_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_4 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="xor_ln779_5_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="1"/>
<pin id="1440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_5 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="xor_ln779_6_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="1"/>
<pin id="1445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_6 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="xor_ln779_7_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="1" slack="1"/>
<pin id="1450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_7 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="xor_ln779_8_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="1"/>
<pin id="1455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_8 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="xor_ln779_9_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="1"/>
<pin id="1460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_9 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="xor_ln779_10_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="1"/>
<pin id="1465" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_10 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="xor_ln779_11_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="1"/>
<pin id="1470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_11 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="xor_ln779_12_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="1"/>
<pin id="1475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_12 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="xor_ln779_13_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="1"/>
<pin id="1480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_13 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="xor_ln779_14_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="1"/>
<pin id="1485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_14 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="xor_ln779_15_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="1"/>
<pin id="1490" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_15 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="xor_ln779_16_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="1"/>
<pin id="1495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_16 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="xor_ln779_17_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="1"/>
<pin id="1500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_17 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="xor_ln779_18_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="1"/>
<pin id="1505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_18 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="xor_ln779_19_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="1" slack="1"/>
<pin id="1510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_19 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="xor_ln779_20_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="1"/>
<pin id="1515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_20 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="xor_ln779_21_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="1"/>
<pin id="1520" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_21 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="xor_ln779_22_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="1"/>
<pin id="1525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_22 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="xor_ln779_23_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="1" slack="1"/>
<pin id="1530" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln779_23 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="tmp_s_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="12" slack="1"/>
<pin id="1535" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="253" pin="3"/><net_sink comp="291" pin=4"/></net>

<net id="366"><net_src comp="98" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="303" pin=60"/></net>

<net id="375"><net_src comp="102" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="14" pin="0"/><net_sink comp="368" pin=4"/></net>

<net id="380"><net_src comp="228" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="228" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="222" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="394" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="394" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="394" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="394" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="16" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="420" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="456"><net_src comp="394" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="394" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="44" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="412" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="291" pin=3"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="500" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="503" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="266" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="66" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="266" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="266" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="266" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="584"><net_src comp="78" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="503" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="80" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="503" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="48" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="78" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="503" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="82" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="503" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="84" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="78" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="503" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="86" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="624"><net_src comp="78" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="503" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="88" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="78" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="503" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="46" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="503" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="16" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="78" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="500" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="656"><net_src comp="78" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="500" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="48" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="664"><net_src comp="78" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="500" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="82" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="78" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="500" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="84" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="78" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="500" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="78" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="500" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="696"><net_src comp="78" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="500" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="46" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="704"><net_src comp="78" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="500" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="16" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="712"><net_src comp="78" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="497" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="80" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="720"><net_src comp="78" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="497" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="48" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="728"><net_src comp="78" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="497" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="82" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="78" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="497" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="84" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="78" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="497" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="86" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="78" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="497" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="88" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="760"><net_src comp="78" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="497" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="46" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="78" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="497" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="16" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="785"><net_src comp="90" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="771" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="16" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="80" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="793"><net_src comp="497" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="500" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="503" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="813"><net_src comp="92" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="275" pin="8"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="94" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="816"><net_src comp="808" pin="3"/><net_sink comp="303" pin=40"/></net>

<net id="821"><net_src comp="96" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="822"><net_src comp="817" pin="2"/><net_sink comp="303" pin=13"/></net>

<net id="827"><net_src comp="96" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="828"><net_src comp="823" pin="2"/><net_sink comp="303" pin=14"/></net>

<net id="833"><net_src comp="96" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="834"><net_src comp="829" pin="2"/><net_sink comp="303" pin=15"/></net>

<net id="839"><net_src comp="96" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="840"><net_src comp="835" pin="2"/><net_sink comp="303" pin=16"/></net>

<net id="845"><net_src comp="96" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="846"><net_src comp="841" pin="2"/><net_sink comp="303" pin=17"/></net>

<net id="851"><net_src comp="96" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="852"><net_src comp="847" pin="2"/><net_sink comp="303" pin=18"/></net>

<net id="857"><net_src comp="96" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="858"><net_src comp="853" pin="2"/><net_sink comp="303" pin=19"/></net>

<net id="863"><net_src comp="96" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="864"><net_src comp="859" pin="2"/><net_sink comp="303" pin=20"/></net>

<net id="869"><net_src comp="96" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="870"><net_src comp="865" pin="2"/><net_sink comp="303" pin=22"/></net>

<net id="875"><net_src comp="96" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="876"><net_src comp="871" pin="2"/><net_sink comp="303" pin=23"/></net>

<net id="881"><net_src comp="96" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="882"><net_src comp="877" pin="2"/><net_sink comp="303" pin=24"/></net>

<net id="887"><net_src comp="96" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="888"><net_src comp="883" pin="2"/><net_sink comp="303" pin=25"/></net>

<net id="893"><net_src comp="96" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="894"><net_src comp="889" pin="2"/><net_sink comp="303" pin=26"/></net>

<net id="899"><net_src comp="96" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="900"><net_src comp="895" pin="2"/><net_sink comp="303" pin=27"/></net>

<net id="905"><net_src comp="96" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="906"><net_src comp="901" pin="2"/><net_sink comp="303" pin=28"/></net>

<net id="911"><net_src comp="96" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="912"><net_src comp="907" pin="2"/><net_sink comp="303" pin=29"/></net>

<net id="917"><net_src comp="96" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="918"><net_src comp="913" pin="2"/><net_sink comp="303" pin=31"/></net>

<net id="923"><net_src comp="96" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="924"><net_src comp="919" pin="2"/><net_sink comp="303" pin=32"/></net>

<net id="929"><net_src comp="96" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="930"><net_src comp="925" pin="2"/><net_sink comp="303" pin=33"/></net>

<net id="935"><net_src comp="96" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="936"><net_src comp="931" pin="2"/><net_sink comp="303" pin=34"/></net>

<net id="941"><net_src comp="96" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="942"><net_src comp="937" pin="2"/><net_sink comp="303" pin=35"/></net>

<net id="947"><net_src comp="96" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="948"><net_src comp="943" pin="2"/><net_sink comp="303" pin=36"/></net>

<net id="953"><net_src comp="96" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="954"><net_src comp="949" pin="2"/><net_sink comp="303" pin=37"/></net>

<net id="959"><net_src comp="96" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="960"><net_src comp="955" pin="2"/><net_sink comp="303" pin=38"/></net>

<net id="967"><net_src comp="100" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="26" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="969"><net_src comp="961" pin="4"/><net_sink comp="368" pin=3"/></net>

<net id="973"><net_src comp="104" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="980"><net_src comp="108" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="303" pin=59"/></net>

<net id="985"><net_src comp="112" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="303" pin=58"/></net>

<net id="991"><net_src comp="116" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="303" pin=57"/></net>

<net id="996"><net_src comp="120" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="303" pin=56"/></net>

<net id="1002"><net_src comp="124" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="303" pin=55"/></net>

<net id="1007"><net_src comp="128" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="303" pin=54"/></net>

<net id="1013"><net_src comp="132" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="303" pin=53"/></net>

<net id="1018"><net_src comp="136" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="303" pin=52"/></net>

<net id="1024"><net_src comp="140" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="303" pin=51"/></net>

<net id="1029"><net_src comp="144" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="303" pin=50"/></net>

<net id="1035"><net_src comp="148" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="303" pin=49"/></net>

<net id="1040"><net_src comp="152" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="303" pin=48"/></net>

<net id="1046"><net_src comp="156" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="303" pin=47"/></net>

<net id="1051"><net_src comp="160" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="303" pin=46"/></net>

<net id="1057"><net_src comp="164" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="303" pin=45"/></net>

<net id="1062"><net_src comp="168" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="303" pin=44"/></net>

<net id="1068"><net_src comp="172" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="303" pin=43"/></net>

<net id="1073"><net_src comp="176" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="303" pin=42"/></net>

<net id="1079"><net_src comp="180" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1085"><net_src comp="184" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="1091"><net_src comp="188" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1097"><net_src comp="216" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1102"><net_src comp="222" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1107"><net_src comp="234" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1112"><net_src comp="240" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="303" pin=12"/></net>

<net id="1117"><net_src comp="192" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="291" pin=7"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1123"><net_src comp="196" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="291" pin=6"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1129"><net_src comp="200" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="291" pin=5"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1135"><net_src comp="377" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1140"><net_src comp="381" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1145"><net_src comp="385" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1153"><net_src comp="406" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1158"><net_src comp="416" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1163"><net_src comp="246" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1168"><net_src comp="453" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1173"><net_src comp="466" pin="4"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1178"><net_src comp="476" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1191"><net_src comp="253" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="1196"><net_src comp="259" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1201"><net_src comp="506" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="303" pin=39"/></net>

<net id="1206"><net_src comp="510" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="303" pin=30"/></net>

<net id="1211"><net_src comp="514" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="303" pin=21"/></net>

<net id="1216"><net_src comp="518" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="275" pin=6"/></net>

<net id="1221"><net_src comp="528" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1226"><net_src comp="538" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1231"><net_src comp="542" pin="4"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="1236"><net_src comp="552" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="303" pin=9"/></net>

<net id="1241"><net_src comp="555" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="303" pin=8"/></net>

<net id="1246"><net_src comp="558" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="303" pin=7"/></net>

<net id="1251"><net_src comp="561" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="303" pin=6"/></net>

<net id="1256"><net_src comp="564" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="303" pin=5"/></net>

<net id="1261"><net_src comp="567" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="1266"><net_src comp="570" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="303" pin=3"/></net>

<net id="1271"><net_src comp="573" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1276"><net_src comp="576" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1281"><net_src comp="579" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1286"><net_src comp="587" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1291"><net_src comp="595" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1296"><net_src comp="603" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1301"><net_src comp="611" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1306"><net_src comp="619" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1311"><net_src comp="627" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1316"><net_src comp="635" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1321"><net_src comp="643" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1326"><net_src comp="651" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1331"><net_src comp="659" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1336"><net_src comp="667" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1341"><net_src comp="675" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1346"><net_src comp="683" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1351"><net_src comp="691" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1356"><net_src comp="699" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1361"><net_src comp="707" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1366"><net_src comp="715" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1371"><net_src comp="723" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1376"><net_src comp="731" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1381"><net_src comp="739" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1386"><net_src comp="747" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1391"><net_src comp="755" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1396"><net_src comp="763" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1401"><net_src comp="775" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="961" pin=2"/></net>

<net id="1406"><net_src comp="779" pin="4"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1411"><net_src comp="808" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="303" pin=40"/></net>

<net id="1416"><net_src comp="817" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="303" pin=13"/></net>

<net id="1421"><net_src comp="823" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="303" pin=14"/></net>

<net id="1426"><net_src comp="829" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="303" pin=15"/></net>

<net id="1431"><net_src comp="835" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="303" pin=16"/></net>

<net id="1436"><net_src comp="841" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="303" pin=17"/></net>

<net id="1441"><net_src comp="847" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="303" pin=18"/></net>

<net id="1446"><net_src comp="853" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="303" pin=19"/></net>

<net id="1451"><net_src comp="859" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="303" pin=20"/></net>

<net id="1456"><net_src comp="865" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="303" pin=22"/></net>

<net id="1461"><net_src comp="871" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="303" pin=23"/></net>

<net id="1466"><net_src comp="877" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="303" pin=24"/></net>

<net id="1471"><net_src comp="883" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="303" pin=25"/></net>

<net id="1476"><net_src comp="889" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="303" pin=26"/></net>

<net id="1481"><net_src comp="895" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="303" pin=27"/></net>

<net id="1486"><net_src comp="901" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="303" pin=28"/></net>

<net id="1491"><net_src comp="907" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="303" pin=29"/></net>

<net id="1496"><net_src comp="913" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="303" pin=31"/></net>

<net id="1501"><net_src comp="919" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="303" pin=32"/></net>

<net id="1506"><net_src comp="925" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="303" pin=33"/></net>

<net id="1511"><net_src comp="931" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="303" pin=34"/></net>

<net id="1516"><net_src comp="937" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="303" pin=35"/></net>

<net id="1521"><net_src comp="943" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="303" pin=36"/></net>

<net id="1526"><net_src comp="949" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="303" pin=37"/></net>

<net id="1531"><net_src comp="955" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="303" pin=38"/></net>

<net id="1536"><net_src comp="961" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="368" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_V | {8 9 }
 - Input state : 
	Port: fp_conv : d_i_idx | {1 }
	Port: fp_conv : d_o_idx | {1 }
	Port: fp_conv : kh_index | {1 }
	Port: fp_conv : o_index | {1 }
	Port: fp_conv : N | {1 }
	Port: fp_conv : wt_mem_V | {2 3 }
	Port: fp_conv : kh_mem_V | {4 5 }
	Port: fp_conv : dmem_V | {6 7 }
  - Chain level:
	State 1
		store_ln482 : 1
	State 2
		zext_ln1027 : 1
		icmp_ln1027 : 2
		n_V_2 : 1
		br_ln482 : 3
		trunc_ln1027 : 1
		ret_V : 1
		select_ln499 : 2
		ret_V_s : 1
		zext_ln499 : 2
		add_ln499 : 3
		zext_ln499_1 : 4
		wt_mem_V_addr : 5
		wt_word_V : 6
		trunc_ln186 : 1
		trunc_ln186_1 : 1
		idx_V : 2
		ret_V_8 : 3
		off : 2
	State 3
		call_ln499 : 1
	State 4
		kh_mem_V_addr : 1
		kh_word_V : 2
	State 5
		empty_81 : 1
		empty_82 : 1
		empty_83 : 1
		nc_V_7 : 1
		nc_V_6 : 1
		nc_V_5 : 1
		nc_V : 1
		tmp : 1
		tmp_31 : 1
		tmp_32 : 1
		tmp_33 : 1
		tmp_34 : 1
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 1
		tmp_38 : 1
		tmp_39 : 1
		tmp_40 : 1
		tmp_41 : 1
		tmp_42 : 1
		tmp_43 : 1
		tmp_44 : 1
		tmp_45 : 1
		tmp_46 : 1
		tmp_47 : 1
		tmp_48 : 1
		tmp_49 : 1
		tmp_50 : 1
		tmp_51 : 1
		tmp_52 : 1
		tmp_53 : 1
		ret_V_9 : 1
		store_ln482 : 1
		store_ln482 : 1
		store_ln482 : 1
	State 6
		shl_i_i_i : 1
		call_ln779 : 2
	State 7
	State 8
		call_ln186 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          | grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285 |  0.387  |    86   |    87   |
|   call   |            grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291           |    0    |    29   |   407   |
|          |    grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303   | 3.35886 |   813   |   2516  |
|          |             grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368            |  0.387  |    33   |    49   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                          n_V_2_fu_406                          |    0    |    0    |    17   |
|          |                        add_ln499_fu_442                        |    0    |    0    |    19   |
|    add   |                          idx_V_fu_461                          |    0    |    0    |    15   |
|          |                           off_fu_476                           |    0    |    0    |    9    |
|          |                        img_idx_V_fu_771                        |    0    |    0    |    16   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                         ret_V_22_fu_775                        |    0    |    0    |    2    |
|          |                        xor_ln779_fu_817                        |    0    |    0    |    2    |
|          |                       xor_ln779_1_fu_823                       |    0    |    0    |    2    |
|          |                       xor_ln779_2_fu_829                       |    0    |    0    |    2    |
|          |                       xor_ln779_3_fu_835                       |    0    |    0    |    2    |
|          |                       xor_ln779_4_fu_841                       |    0    |    0    |    2    |
|          |                       xor_ln779_5_fu_847                       |    0    |    0    |    2    |
|          |                       xor_ln779_6_fu_853                       |    0    |    0    |    2    |
|          |                       xor_ln779_7_fu_859                       |    0    |    0    |    2    |
|          |                       xor_ln779_8_fu_865                       |    0    |    0    |    2    |
|          |                       xor_ln779_9_fu_871                       |    0    |    0    |    2    |
|          |                       xor_ln779_10_fu_877                      |    0    |    0    |    2    |
|    xor   |                       xor_ln779_11_fu_883                      |    0    |    0    |    2    |
|          |                       xor_ln779_12_fu_889                      |    0    |    0    |    2    |
|          |                       xor_ln779_13_fu_895                      |    0    |    0    |    2    |
|          |                       xor_ln779_14_fu_901                      |    0    |    0    |    2    |
|          |                       xor_ln779_15_fu_907                      |    0    |    0    |    2    |
|          |                       xor_ln779_16_fu_913                      |    0    |    0    |    2    |
|          |                       xor_ln779_17_fu_919                      |    0    |    0    |    2    |
|          |                       xor_ln779_18_fu_925                      |    0    |    0    |    2    |
|          |                       xor_ln779_19_fu_931                      |    0    |    0    |    2    |
|          |                       xor_ln779_20_fu_937                      |    0    |    0    |    2    |
|          |                       xor_ln779_21_fu_943                      |    0    |    0    |    2    |
|          |                       xor_ln779_22_fu_949                      |    0    |    0    |    2    |
|          |                       xor_ln779_23_fu_955                      |    0    |    0    |    2    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   icmp   |                       icmp_ln1027_fu_401                       |    0    |    0    |    13   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|  select  |                       select_ln499_fu_420                      |    0    |    0    |    12   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                       N_read_read_fu_216                       |    0    |    0    |    0    |
|          |                    o_index_read_read_fu_222                    |    0    |    0    |    0    |
|   read   |                    kh_index_read_read_fu_228                   |    0    |    0    |    0    |
|          |                    d_o_idx_read_read_fu_234                    |    0    |    0    |    0    |
|          |                    d_i_idx_read_read_fu_240                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                      kh_index_cast_fu_377                      |    0    |    0    |    0    |
|          |                        zext_ln482_fu_381                       |    0    |    0    |    0    |
|   zext   |                       zext_ln1027_fu_397                       |    0    |    0    |    0    |
|          |                        zext_ln499_fu_438                       |    0    |    0    |    0    |
|          |                       zext_ln499_1_fu_448                      |    0    |    0    |    0    |
|          |                        zext_ln541_fu_493                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                          empty_fu_385                          |    0    |    0    |    0    |
|          |                       trunc_ln1027_fu_412                      |    0    |    0    |    0    |
|          |                          ret_V_fu_416                          |    0    |    0    |    0    |
|          |                       trunc_ln186_fu_453                       |    0    |    0    |    0    |
|   trunc  |                      trunc_ln186_1_fu_457                      |    0    |    0    |    0    |
|          |                         empty_81_fu_506                        |    0    |    0    |    0    |
|          |                         empty_82_fu_510                        |    0    |    0    |    0    |
|          |                         empty_83_fu_514                        |    0    |    0    |    0    |
|          |                          nc_V_5_fu_538                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                         ret_V_s_fu_428                         |    0    |    0    |    0    |
|          |                         ret_V_8_fu_466                         |    0    |    0    |    0    |
|partselect|                          nc_V_7_fu_518                         |    0    |    0    |    0    |
|          |                          nc_V_6_fu_528                         |    0    |    0    |    0    |
|          |                           nc_V_fu_542                          |    0    |    0    |    0    |
|          |                         ret_V_9_fu_779                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|          |                           tmp_fu_579                           |    0    |    0    |    0    |
|          |                          tmp_31_fu_587                         |    0    |    0    |    0    |
|          |                          tmp_32_fu_595                         |    0    |    0    |    0    |
|          |                          tmp_33_fu_603                         |    0    |    0    |    0    |
|          |                          tmp_34_fu_611                         |    0    |    0    |    0    |
|          |                          tmp_35_fu_619                         |    0    |    0    |    0    |
|          |                          tmp_36_fu_627                         |    0    |    0    |    0    |
|          |                          tmp_37_fu_635                         |    0    |    0    |    0    |
|          |                          tmp_38_fu_643                         |    0    |    0    |    0    |
|          |                          tmp_39_fu_651                         |    0    |    0    |    0    |
|          |                          tmp_40_fu_659                         |    0    |    0    |    0    |
| bitselect|                          tmp_41_fu_667                         |    0    |    0    |    0    |
|          |                          tmp_42_fu_675                         |    0    |    0    |    0    |
|          |                          tmp_43_fu_683                         |    0    |    0    |    0    |
|          |                          tmp_44_fu_691                         |    0    |    0    |    0    |
|          |                          tmp_45_fu_699                         |    0    |    0    |    0    |
|          |                          tmp_46_fu_707                         |    0    |    0    |    0    |
|          |                          tmp_47_fu_715                         |    0    |    0    |    0    |
|          |                          tmp_48_fu_723                         |    0    |    0    |    0    |
|          |                          tmp_49_fu_731                         |    0    |    0    |    0    |
|          |                          tmp_50_fu_739                         |    0    |    0    |    0    |
|          |                          tmp_51_fu_747                         |    0    |    0    |    0    |
|          |                          tmp_52_fu_755                         |    0    |    0    |    0    |
|          |                          tmp_53_fu_763                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                        shl_i_i_i_fu_808                        |    0    |    0    |    0    |
|          |                          tmp_s_fu_961                          |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                | 4.13286 |   961   |   3210  |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| lbuf_V_0 |    0   |   32   |   65   |    0   |
| lbuf_V_1 |    0   |   32   |   65   |    0   |
|outwords_V|    0   |   64   |   65   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   128  |   195  |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        N_read_reg_1094       |   16   |
|     d_i_idx_read_reg_1109    |    1   |
|     d_o_idx_read_reg_1104    |    1   |
|       empty_81_reg_1198      |    1   |
|       empty_82_reg_1203      |    1   |
|       empty_83_reg_1208      |    1   |
|        empty_reg_1142        |    1   |
|    kh_index_cast_reg_1132    |    8   |
|    kh_mem_V_addr_reg_1193    |    6   |
|        n_V_2_reg_1150        |   10   |
|          n_V_reg_970         |   10   |
|        nc_V_5_reg_1223       |   16   |
|        nc_V_6_reg_1218       |   16   |
|        nc_V_7_reg_1213       |   16   |
|        nc_V_8_reg_272        |   16   |
|         nc_V_reg_1228        |   16   |
|     o_index_read_reg_1099    |    9   |
|         off_reg_1175         |    2   |
|       ret_V_22_reg_1398      |    1   |
|       ret_V_8_reg_1170       |    6   |
|       ret_V_9_reg_1403       |    8   |
|        ret_V_reg_1155        |    1   |
|      shl_i_i_i_reg_1408      |   22   |
|        tmp_31_reg_1283       |    1   |
|        tmp_32_reg_1288       |    1   |
|        tmp_33_reg_1293       |    1   |
|        tmp_34_reg_1298       |    1   |
|        tmp_35_reg_1303       |    1   |
|        tmp_36_reg_1308       |    1   |
|        tmp_37_reg_1313       |    1   |
|        tmp_38_reg_1318       |    1   |
|        tmp_39_reg_1323       |    1   |
|        tmp_40_reg_1328       |    1   |
|        tmp_41_reg_1333       |    1   |
|        tmp_42_reg_1338       |    1   |
|        tmp_43_reg_1343       |    1   |
|        tmp_44_reg_1348       |    1   |
|        tmp_45_reg_1353       |    1   |
|        tmp_46_reg_1358       |    1   |
|        tmp_47_reg_1363       |    1   |
|        tmp_48_reg_1368       |    1   |
|        tmp_49_reg_1373       |    1   |
|        tmp_50_reg_1378       |    1   |
|        tmp_51_reg_1383       |    1   |
|        tmp_52_reg_1388       |    1   |
|        tmp_53_reg_1393       |    1   |
|         tmp_reg_1278         |    1   |
|        tmp_s_reg_1533        |   12   |
|     trunc_ln186_reg_1165     |    9   |
|   win_V_0_0_1_0113_reg_977   |   20   |
|  win_V_0_0_2_0_load_reg_1233 |   20   |
|     win_V_0_0_2_0_reg_982    |   20   |
|   win_V_0_1_1_0114_reg_988   |   20   |
|win_V_0_1_2_0115_load_reg_1238|   20   |
|   win_V_0_1_2_0115_reg_993   |   20   |
|   win_V_0_2_1_0116_reg_999   |   20   |
|win_V_0_2_2_0117_load_reg_1243|   20   |
|   win_V_0_2_2_0117_reg_1004  |   20   |
|   win_V_1_0_1_0118_reg_1010  |   20   |
|  win_V_1_0_2_0_load_reg_1248 |   20   |
|    win_V_1_0_2_0_reg_1015    |   20   |
|   win_V_1_1_1_0119_reg_1021  |   20   |
|win_V_1_1_2_0120_load_reg_1253|   20   |
|   win_V_1_1_2_0120_reg_1026  |   20   |
|   win_V_1_2_1_0121_reg_1032  |   20   |
|win_V_1_2_2_0122_load_reg_1258|   20   |
|   win_V_1_2_2_0122_reg_1037  |   20   |
|   win_V_2_0_1_0123_reg_1043  |   20   |
|  win_V_2_0_2_0_load_reg_1263 |   20   |
|    win_V_2_0_2_0_reg_1048    |   20   |
|   win_V_2_1_1_0124_reg_1054  |   20   |
|win_V_2_1_2_0125_load_reg_1268|   20   |
|   win_V_2_1_2_0125_reg_1059  |   20   |
|   win_V_2_2_1_0126_reg_1065  |   20   |
|win_V_2_2_2_0127_load_reg_1273|   20   |
|   win_V_2_2_2_0127_reg_1070  |   20   |
|    wt_mem_V_addr_reg_1160    |   13   |
|      wt_word_V_reg_1188      |   64   |
|    wtbuf_V_0_0143_reg_1076   |    9   |
|   wtbuf_V_0_1_loc_reg_1114   |    9   |
|    wtbuf_V_1_0144_reg_1082   |    9   |
|   wtbuf_V_1_1_loc_reg_1120   |    9   |
|    wtbuf_V_2_0145_reg_1088   |    9   |
|   wtbuf_V_2_1_loc_reg_1126   |    9   |
|     xor_ln779_10_reg_1463    |    1   |
|     xor_ln779_11_reg_1468    |    1   |
|     xor_ln779_12_reg_1473    |    1   |
|     xor_ln779_13_reg_1478    |    1   |
|     xor_ln779_14_reg_1483    |    1   |
|     xor_ln779_15_reg_1488    |    1   |
|     xor_ln779_16_reg_1493    |    1   |
|     xor_ln779_17_reg_1498    |    1   |
|     xor_ln779_18_reg_1503    |    1   |
|     xor_ln779_19_reg_1508    |    1   |
|     xor_ln779_1_reg_1418     |    1   |
|     xor_ln779_20_reg_1513    |    1   |
|     xor_ln779_21_reg_1518    |    1   |
|     xor_ln779_22_reg_1523    |    1   |
|     xor_ln779_23_reg_1528    |    1   |
|     xor_ln779_2_reg_1423     |    1   |
|     xor_ln779_3_reg_1428     |    1   |
|     xor_ln779_4_reg_1433     |    1   |
|     xor_ln779_5_reg_1438     |    1   |
|     xor_ln779_6_reg_1443     |    1   |
|     xor_ln779_7_reg_1448     |    1   |
|     xor_ln779_8_reg_1453     |    1   |
|     xor_ln779_9_reg_1458     |    1   |
|      xor_ln779_reg_1413      |    1   |
|      zext_ln482_reg_1137     |    2   |
+------------------------------+--------+
|             Total            |   927  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_253                     |  p0  |   2  |  13  |   26   ||    9    |
|                     grp_access_fu_266                     |  p0  |   2  |   6  |   12   ||    9    |
|         grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291         |  p4  |   2  |  64  |   128  ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p13 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p14 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p15 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p16 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p17 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p18 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p19 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p20 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p22 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p23 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p24 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p25 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p26 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p27 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p28 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p29 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p31 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p32 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p33 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p34 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p35 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p36 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p37 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p38 |   2  |   1  |    2   ||    9    |
| grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 |  p40 |   2  |  22  |   44   ||    9    |
|          grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368          |  p3  |   2  |  12  |   24   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   282  ||  11.223 ||   261   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   961  |  3210  |    -   |
|   Memory  |    0   |    -   |   128  |   195  |    0   |
|Multiplexer|    -   |   11   |    -   |   261  |    -   |
|  Register |    -   |    -   |   927  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |  2016  |  3666  |    0   |
+-----------+--------+--------+--------+--------+--------+
