#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Feb 20 17:50:48 2022
# Process ID: 38360
# Current directory: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29448 C:\Users\digig\OneDrive - Università di Napoli Federico II\Desktop\ARC\ProgettoASD_2021-22-main\Esercizio 10\Switch_con_handshaking\Switch_con_handshaking\Switch_con_handshaking.xpr
# Log file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/vivado.log
# Journal file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking'
INFO: [Project 1-313] Project file moved from '/home/giuseppericcio/Documenti/ASD/Progetti tesina/Switch_con_handshaking' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARCexit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 17:51:25 2022...
handshaking/Switch_con_handshaking.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Switch_Handshaking' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Switch_Handshaking_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Cell.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cell'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Demux1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Demux1_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Demux1_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Demux1_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Mux2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Mux4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/Switch_Handshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Switch_Handshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/nodo_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nodo_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sources_1/new/nodo_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nodo_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sim_1/new/Switch_MultistadioTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Switch_Handshaking'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.sim/sim_1/behav/xsim'
"xelab -wto 1ac8550e629f4d96acbf5fe1fafc35ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Switch_Handshaking_behav xil_defaultlib.tb_Switch_Handshaking -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1ac8550e629f4d96acbf5fe1fafc35ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Switch_Handshaking_behav xil_defaultlib.tb_Switch_Handshaking -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.Mux2_1 [mux2_1_default]
Compiling architecture dataflow of entity xil_defaultlib.Demux1_2 [demux1_2_default]
Compiling architecture structural of entity xil_defaultlib.Cell [cell_default]
Compiling architecture structural of entity xil_defaultlib.Datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.nodo_A [nodo_a_default]
Compiling architecture behavioral of entity xil_defaultlib.nodo_B [nodo_b_default]
Compiling architecture dataflow of entity xil_defaultlib.Mux4_1 [mux4_1_default]
Compiling architecture dataflow of entity xil_defaultlib.Demux1_4 [demux1_4_default]
Compiling architecture structural of entity xil_defaultlib.Switch_Handshaking [switch_handshaking_default]
Compiling architecture tb of entity xil_defaultlib.tb_switch_handshaking
Built simulation snapshot tb_Switch_Handshaking_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Switch_Handshaking_behav -key {Behavioral:sim_1:Functional:tb_Switch_Handshaking} -tclbatch {tb_Switch_Handshaking.tcl} -view {{C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sim_1/imports/Switch_Multistadio/Switch_MultistadioTB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 10/Switch_con_handshaking/Switch_con_handshaking/Switch_con_handshaking.srcs/sim_1/imports/Switch_Multistadio/Switch_MultistadioTB_behav.wcfg}
WARNING: Simulation object /Switch_MultistadioTB/enable00 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/enable01 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/enable10 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/enable11 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/dut/inst_UC/src was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/dst was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/data0 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/data1 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/data2 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/data3 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/out0 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/out1 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/out2 was not found in the design.
WARNING: Simulation object /Switch_MultistadioTB/out3 was not found in the design.
source tb_Switch_Handshaking.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Switch_Handshaking_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 866.590 ; gain = 13.246
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 20 17:51:22 2022...
