#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 18 18:39:16 2019
# Process ID: 25500
# Current directory: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1
# Command line: vivado.exe -log CPU_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_wrapper.tcl
# Log file: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/CPU_wrapper.vds
# Journal file: C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.ipdefs/AXI4_DEV_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top CPU_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40088 
WARNING: [Synth 8-2306] macro FIRMWARE_COMPILE_DATE redefined [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:5]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_run is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:24]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_sample_intv is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_sample_index_addr is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:26]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_move_pulse is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:27]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_move_dir is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_sample_read is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port o_reg_usm_sample_depth_count is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port o_reg_usm_sample_data is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port i_reg_usm_sample_limit_val is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port o_reg_usm_sample_vald is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port s_rd_delay is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:102]
WARNING: [Synth 8-2611] redeclaration of ansi port o_usm_sample_small_pulse is not allowed [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 469.887 ; gain = 114.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_wrapper' [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:13]
INFO: [Synth 8-6157] synthesizing module 'CPU_AXI4_DEV_0_1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_AXI4_DEV_0_1/synth/CPU_AXI4_DEV_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'AXI4_DEV_v1_0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/hdl/AXI4_DEV_v1_0.v:5]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'AXI4_DEV_v1_0_S00_AXI' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/hdl/AXI4_DEV_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4_REG' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:30]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter CNT_10K_IN_100M bound to: 2500 - type: integer 
	Parameter CNT_100K_IN_100M bound to: 250 - type: integer 
	Parameter STATE_STEADY bound to: 2'b00 
	Parameter STATE_48V_OFF bound to: 2'b01 
	Parameter STATE_48V_ON bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
	Parameter RD_ONLY bound to: 0 - type: integer 
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 100000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 1 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 7 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 68 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 7 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 64 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster' (2#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
WARNING: [Synth 8-689] width (536) of port connection 'wrBuf' does not match port width (544) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1248]
WARNING: [Synth 8-689] width (32) of port connection 'wrLen' does not match port width (7) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1249]
WARNING: [Synth 8-689] width (536) of port connection 'wrBuf' does not match port width (544) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1278]
WARNING: [Synth 8-689] width (32) of port connection 'wrLen' does not match port width (7) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1279]
WARNING: [Synth 8-689] width (536) of port connection 'wrBuf' does not match port width (544) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1248]
WARNING: [Synth 8-689] width (32) of port connection 'wrLen' does not match port width (7) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1249]
WARNING: [Synth 8-689] width (536) of port connection 'wrBuf' does not match port width (544) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1278]
WARNING: [Synth 8-689] width (32) of port connection 'wrLen' does not match port width (7) of module 'i2cMaster' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1279]
INFO: [Synth 8-6157] synthesizing module 'usm' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm.v:4]
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_MOVING bound to: 1 - type: integer 
	Parameter ST_OVER bound to: 2 - type: integer 
	Parameter ST_WR_STOP bound to: 3 - type: integer 
	Parameter ST_LIMIT bound to: 4 - type: integer 
	Parameter ST_SAMPLE_SMALL bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wave_gen' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/wave_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'wave_gen' (3#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/wave_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'usm' (4#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm.v:4]
INFO: [Synth 8-6157] synthesizing module 'usm_sample' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:4]
	Parameter BRAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bram' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_AXI4_DEV_0_1/src/bram_2/synth/bram.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9043 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_AXI4_DEV_0_1/src/bram_2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_AXI4_DEV_0_1/src/bram_2/synth/bram.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'bram' (13#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_AXI4_DEV_0_1/src/bram_2/synth/bram.vhd:74]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (10) of module 'bram' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:143]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (10) of module 'bram' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:149]
WARNING: [Synth 8-3848] Net dinb in module/entity usm_sample does not have driver. [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:133]
INFO: [Synth 8-6155] done synthesizing module 'usm_sample' (14#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:4]
INFO: [Synth 8-6157] synthesizing module 'cur_meas' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/cur_meas.v:3]
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 10000 - type: integer 
	Parameter I2C_7BIT_DEV_ADDR bound to: 7'b0010100 
	Parameter I2C_WR bound to: 1'b0 
	Parameter I2C_RD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'i2cMaster__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
	Parameter RD_ONLY bound to: 1 - type: integer 
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 10000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 0 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 1 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 1 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 2 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 2 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster__parameterized0' (14#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cur_meas' (15#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/cur_meas.v:3]
INFO: [Synth 8-6157] synthesizing module 'input_debounce' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/input_debounce.v:1]
	Parameter CHS bound to: 2 - type: integer 
	Parameter USM bound to: 4 - type: integer 
	Parameter PWR bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'deb_cnt' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deb_cnt' (16#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
INFO: [Synth 8-6157] synthesizing module 'deb_cnt__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 2500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deb_cnt__parameterized0' (16#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
INFO: [Synth 8-6157] synthesizing module 'deb_cnt__parameterized1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deb_cnt__parameterized1' (16#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
INFO: [Synth 8-6157] synthesizing module 'deb_cnt__parameterized2' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deb_cnt__parameterized2' (16#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
INFO: [Synth 8-6157] synthesizing module 'deb_cnt__parameterized3' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deb_cnt__parameterized3' (16#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
INFO: [Synth 8-6157] synthesizing module 'deb_cnt__parameterized4' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 20000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'deb_cnt__parameterized4' (16#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/deb_cnt.v:4]
INFO: [Synth 8-6157] synthesizing module 'holdup_cnt' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/hold_up.v:4]
	Parameter RST_V bound to: 1'b0 
	Parameter CNT bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'holdup_cnt' (17#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/hold_up.v:4]
INFO: [Synth 8-6155] done synthesizing module 'input_debounce' (18#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/input_debounce.v:1]
WARNING: [Synth 8-350] instance 'indeb_inst' of module 'input_debounce' requires 38 connections, but only 35 given [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:152]
INFO: [Synth 8-6157] synthesizing module 'i2cMaster__parameterized1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
	Parameter RD_ONLY bound to: 0 - type: integer 
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 10000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 1 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 8 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 235 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 8 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 235 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster__parameterized1' (18#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
WARNING: [Synth 8-689] width (1872) of port connection 'wrBuf' does not match port width (1880) of module 'i2cMaster__parameterized1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1182]
WARNING: [Synth 8-689] width (32) of port connection 'wrLen' does not match port width (8) of module 'i2cMaster__parameterized1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1183]
INFO: [Synth 8-6157] synthesizing module 'i2cMaster__parameterized2' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
	Parameter RD_ONLY bound to: 0 - type: integer 
	Parameter SYS_FREQ bound to: 50000000 - type: integer 
	Parameter I2C_FREQ bound to: 10000 - type: integer 
	Parameter MUTEX_ENABLE bound to: 1 - type: integer 
	Parameter WR_LEN_BIT_WID bound to: 5 - type: integer 
	Parameter WR_BUF_BYTE_NUM bound to: 20 - type: integer 
	Parameter RD_LEN_BIT_WID bound to: 5 - type: integer 
	Parameter RD_BUF_BYTE_NUM bound to: 16 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter MUTEX bound to: 4'b0001 
	Parameter START1 bound to: 4'b0010 
	Parameter START2 bound to: 4'b0011 
	Parameter WR1 bound to: 4'b0100 
	Parameter WR2 bound to: 4'b0101 
	Parameter SACK1 bound to: 4'b0110 
	Parameter SACK2 bound to: 4'b0111 
	Parameter RD1 bound to: 4'b1000 
	Parameter RD2 bound to: 4'b1001 
	Parameter MACK1 bound to: 4'b1010 
	Parameter MACK2 bound to: 4'b1011 
	Parameter STOP1 bound to: 4'b1100 
	Parameter STOP2 bound to: 4'b1101 
	Parameter ERR_LINE bound to: 4'b1110 
	Parameter ERR_NACK bound to: 4'b1111 
	Parameter SDA_DELAY bound to: 4 - type: integer 
	Parameter MUTEX_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2cMaster__parameterized2' (18#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:11]
WARNING: [Synth 8-689] width (152) of port connection 'wrBuf' does not match port width (160) of module 'i2cMaster__parameterized2' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1213]
WARNING: [Synth 8-689] width (32) of port connection 'wrLen' does not match port width (5) of module 'i2cMaster__parameterized2' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1214]
INFO: [Synth 8-6157] synthesizing module 'dna' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/dna.v:3]
	Parameter DNA_PORT_START_CNT bound to: 10 - type: integer 
	Parameter DNA_PORT_BYTE_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (19#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6155] done synthesizing module 'dna' (20#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/dna.v:3]
WARNING: [Synth 8-6014] Unused sequential element chassis_reg_write[0].present_deb_r_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1025]
WARNING: [Synth 8-6014] Unused sequential element chassis_reg_write[1].present_deb_r_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1025]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_REG' (21#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_DEV_v1_0_S00_AXI' (22#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/hdl/AXI4_DEV_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_DEV_v1_0' (23#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/hdl/AXI4_DEV_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CPU_AXI4_DEV_0_1' (24#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_AXI4_DEV_0_1/synth/CPU_AXI4_DEV_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'CPU_processing_system7_0_0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/synth/CPU_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (25#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (26#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (27#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (28#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/synth/CPU_processing_system7_0_0.v:318]
INFO: [Synth 8-6155] done synthesizing module 'CPU_processing_system7_0_0' (29#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/synth/CPU_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'CPU_ps7_0_axi_periph_0' [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:497]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_YSINM6' [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:812]
INFO: [Synth 8-6157] synthesizing module 'CPU_auto_pc_0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_auto_pc_0/synth/CPU_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (30#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (31#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (32#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (33#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (34#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (35#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (35#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (36#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (37#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (38#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (38#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (38#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (39#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (40#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (40#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (40#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (40#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (41#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (42#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (43#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (44#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (45#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'CPU_auto_pc_0' (46#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_auto_pc_0/synth/CPU_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_YSINM6' (47#1) [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:812]
INFO: [Synth 8-6155] done synthesizing module 'CPU_ps7_0_axi_periph_0' (48#1) [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:497]
INFO: [Synth 8-638] synthesizing module 'CPU_rst_ps7_0_100M_0' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/synth/CPU_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/synth/CPU_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (49#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (50#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (51#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (52#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (53#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (54#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'CPU_rst_ps7_0_100M_0' (55#1) [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/synth/CPU_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'CPU_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:487]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (56#1) [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/synth/CPU.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CPU_wrapper' (57#1) [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_17_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 751.703 ; gain = 396.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[31] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[30] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[29] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[28] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[27] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[26] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[25] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[24] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[23] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[22] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[21] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[20] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[19] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[18] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[17] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[16] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[15] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[14] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[13] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[12] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[11] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[10] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[9] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[8] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[7] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[6] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[5] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[4] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[3] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[2] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[1] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
WARNING: [Synth 8-3295] tying undriven pin u_bram:dinb[0] to constant 0 [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm_sample.v:141]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 751.703 ; gain = 396.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 751.703 ; gain = 396.484
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/CPU_processing_system7_0_0.xdc] for cell 'CPU_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/CPU_processing_system7_0_0.xdc] for cell 'CPU_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_processing_system7_0_0_1/CPU_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/CPU_rst_ps7_0_100M_0_board.xdc] for cell 'CPU_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/CPU_rst_ps7_0_100M_0_board.xdc] for cell 'CPU_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/CPU_rst_ps7_0_100M_0.xdc] for cell 'CPU_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ip/CPU_rst_ps7_0_100M_0_1/CPU_rst_ps7_0_100M_0.xdc] for cell 'CPU_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/constrs_1/Core_ZYNQ.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/constrs_1/Core_ZYNQ.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/constrs_1/Core_ZYNQ.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1067.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 1067.797 ; gain = 712.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 1067.797 ; gain = 712.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CPU_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/AXI4_DEV_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/\usm_install[0].u_usm_sample /u_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/\usm_install[1].u_usm_sample /u_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/\usm_install[2].u_usm_sample /u_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/AXI4_DEV_0/inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/\usm_install[3].u_usm_sample /u_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU_i/processing_system7_0/inst. (constraint file  C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/dont_touch.xdc, line 30).
Applied set_property DONT_TOUCH = true for CPU_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/dont_touch.xdc, line 33).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 1067.797 ; gain = 712.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dna_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_phs_0_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/usm.v:128]
INFO: [Synth 8-802] inferred FSM for state register 's_cur_st_reg' in module 'usm'
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSTATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_phs_out_trig" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "reg_usm_pwr_sw" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_irq_sta_heat_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_phs_out_trig" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "reg_usm_pwr_sw" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_irq_sta_heat_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
               ST_MOVING |                              101 |                              001
              ST_WR_STOP |                              001 |                              011
                 ST_OVER |                              010 |                              010
                ST_LIMIT |                              100 |                              100
         ST_SAMPLE_SMALL |                              011 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_cur_st_reg' using encoding 'sequential' in module 'usm'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1067.797 ; gain = 712.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |AXI4_REG__GB0              |           1|     41893|
|2     |case__355__GD              |           1|      8160|
|3     |AXI4_REG__GB2              |           1|     16320|
|4     |AXI4_REG__GB3              |           1|     22249|
|5     |AXI4_REG__GB4              |           1|     24704|
|6     |AXI4_REG__GB5              |           1|     24480|
|7     |AXI4_REG__GB6              |           1|     32484|
|8     |case__165__GD              |           1|      8160|
|9     |AXI4_REG__GB8              |           1|     16320|
|10    |AXI4_REG__GB9              |           1|     16320|
|11    |AXI4_REG__GB10             |           1|     39500|
|12    |AXI4_REG__GB11             |           1|     16320|
|13    |AXI4_REG__GB12             |           1|     16320|
|14    |AXI4_REG__GB13             |           1|     16320|
|15    |AXI4_REG__GB14             |           1|     32640|
|16    |AXI4_REG__GB15             |           1|     16544|
|17    |AXI4_REG__GB16             |           1|     11697|
|18    |AXI4_REG__GB17             |           1|     25408|
|19    |AXI4_REG__GB18             |           1|     16320|
|20    |AXI4_REG__GB19             |           1|     16320|
|21    |AXI4_REG__GB20             |           1|     24480|
|22    |AXI4_REG__GB21             |           1|     17448|
|23    |AXI4_REG__GB22             |           1|     32864|
|24    |case__180__GD              |           1|      8160|
|25    |AXI4_REG__GB24             |           1|     26440|
|26    |AXI4_REG__GB25             |           1|      8924|
|27    |AXI4_REG__GB26             |           1|     30806|
|28    |AXI4_REG__GB27             |           1|     11775|
|29    |AXI4_DEV_v1_0_S00_AXI__GC0 |           1|        91|
|30    |CPU__GC0                   |           1|      2807|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register rdBuf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:197]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_clk_i2c_wr_buf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:690]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_pf_i2c_wr_buf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1148]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_cf_i2c_wr_buf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1149]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 43    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 13    
	   3 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 12    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             1880 Bit    Registers := 2     
	             1088 Bit    Registers := 2     
	              512 Bit    Registers := 4     
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 5     
	               57 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 423   
+---Muxes : 
	   2 Input   1880 Bit        Muxes := 2     
	   4 Input   1880 Bit        Muxes := 1     
	   2 Input   1088 Bit        Muxes := 2     
	   8 Input   1088 Bit        Muxes := 1     
	   9 Input   1088 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 4     
	   2 Input    160 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 3     
	   7 Input    128 Bit        Muxes := 1     
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 124   
	   3 Input     16 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     15 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 18    
	   4 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 14    
	   3 Input     11 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 8     
	  17 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 26    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 280   
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register rdBuf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:197]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_clk_i2c_wr_buf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:690]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_pf_i2c_wr_buf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1148]
INFO: [Synth 8-3538] Detected potentially large (wide) register reg_cf_i2c_wr_buf_reg [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/AXI_REG.v:1149]
Hierarchical RTL Component report 
Module i2cMaster__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	             1880 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   1880 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2cMaster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2cMaster__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2cMaster__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2cMaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module i2cMaster__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module usm_sample__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module wave_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module usm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module usm_sample__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module usm_sample__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module usm_sample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module wave_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module usm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module dna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2cMaster__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cur_meas__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module i2cMaster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cur_meas 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wave_gen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module usm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module wave_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module usm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module deb_cnt__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module deb_cnt__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module holdup_cnt__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module holdup_cnt__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module holdup_cnt__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module holdup_cnt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module AXI4_REG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 27    
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	             1880 Bit    Registers := 1     
	             1088 Bit    Registers := 2     
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 141   
+---Muxes : 
	   2 Input   1880 Bit        Muxes := 1     
	   4 Input   1880 Bit        Muxes := 1     
	   2 Input   1088 Bit        Muxes := 2     
	   8 Input   1088 Bit        Muxes := 1     
	   9 Input   1088 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 3     
	   7 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   6 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 108   
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 119   
Module AXI4_DEV_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_wave_gen/s_phs_0_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "reg_phs_out_trig" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u_dna_master/dna_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3886] merging instance 'CPU_i/AXI4_DEV_0/AXI4_DEV_v1_0_S00_AXI_insti_28/axi_rresp_reg[0]' (FDRE) to 'CPU_i/AXI4_DEV_0/AXI4_DEV_v1_0_S00_AXI_insti_28/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_i/AXI4_DEV_0/AXI4_DEV_v1_0_S00_AXI_insti_28/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'CPU_i/AXI4_DEV_0/AXI4_DEV_v1_0_S00_AXI_insti_28/axi_bresp_reg[0]' (FDRE) to 'CPU_i/AXI4_DEV_0/AXI4_DEV_v1_0_S00_AXI_insti_28/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_i/AXI4_DEV_0/AXI4_DEV_v1_0_S00_AXI_insti_28/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'CPU_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'CPU_i/i_0/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'CPU_i/i_0/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'CPU_i/i_0/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-4471] merging register 'byteCnt_reg[16:0]' into 'byteCnt_reg[16:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[16:0]' into 'byteCnt_reg[16:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module i2cMaster__parameterized1.
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module i2cMaster__1.
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module i2cMaster__2.
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[14:0]' into 'byteCnt_reg[14:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module i2cMaster__3.
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module i2cMaster.
INFO: [Synth 8-4471] merging register 'byteCnt_reg[10:0]' into 'byteCnt_reg[10:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'byteCnt_reg[10:0]' into 'byteCnt_reg[10:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'bitCnt_reg[2:0]' into 'bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port O33[4] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port O33[3] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port O33[2] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port O33[1] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB21 has port O33[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[63]' (FDRE) to 'reg_cf_i2c_wr_len_reg[62]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[62]' (FDRE) to 'reg_cf_i2c_wr_len_reg[61]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[61]' (FDRE) to 'reg_cf_i2c_wr_len_reg[60]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[60]' (FDRE) to 'reg_cf_i2c_wr_len_reg[59]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[59]' (FDRE) to 'reg_cf_i2c_wr_len_reg[58]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[58]' (FDRE) to 'reg_cf_i2c_wr_len_reg[57]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[57]' (FDRE) to 'reg_cf_i2c_wr_len_reg[56]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[56]' (FDRE) to 'reg_cf_i2c_wr_len_reg[55]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[55]' (FDRE) to 'reg_cf_i2c_wr_len_reg[54]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[54]' (FDRE) to 'reg_cf_i2c_wr_len_reg[53]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[53]' (FDRE) to 'reg_cf_i2c_wr_len_reg[52]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[52]' (FDRE) to 'reg_cf_i2c_wr_len_reg[51]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[51]' (FDRE) to 'reg_cf_i2c_wr_len_reg[50]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[50]' (FDRE) to 'reg_cf_i2c_wr_len_reg[49]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[49]' (FDRE) to 'reg_cf_i2c_wr_len_reg[48]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[48]' (FDRE) to 'reg_cf_i2c_wr_len_reg[47]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[47]' (FDRE) to 'reg_cf_i2c_wr_len_reg[46]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[46]' (FDRE) to 'reg_cf_i2c_wr_len_reg[45]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[45]' (FDRE) to 'reg_cf_i2c_wr_len_reg[44]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[44]' (FDRE) to 'reg_cf_i2c_wr_len_reg[43]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[43]' (FDRE) to 'reg_cf_i2c_wr_len_reg[42]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[42]' (FDRE) to 'reg_cf_i2c_wr_len_reg[41]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[41]' (FDRE) to 'reg_cf_i2c_wr_len_reg[40]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[40]' (FDRE) to 'reg_cf_i2c_wr_len_reg[39]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[39]' (FDRE) to 'reg_cf_i2c_wr_len_reg[31]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[31]' (FDRE) to 'reg_cf_i2c_wr_len_reg[30]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[30]' (FDRE) to 'reg_cf_i2c_wr_len_reg[29]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[29]' (FDRE) to 'reg_cf_i2c_wr_len_reg[28]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[28]' (FDRE) to 'reg_cf_i2c_wr_len_reg[27]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[27]' (FDRE) to 'reg_cf_i2c_wr_len_reg[26]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[26]' (FDRE) to 'reg_cf_i2c_wr_len_reg[25]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[25]' (FDRE) to 'reg_cf_i2c_wr_len_reg[24]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[24]' (FDRE) to 'reg_cf_i2c_wr_len_reg[23]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[23]' (FDRE) to 'reg_cf_i2c_wr_len_reg[22]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[22]' (FDRE) to 'reg_cf_i2c_wr_len_reg[21]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[21]' (FDRE) to 'reg_cf_i2c_wr_len_reg[20]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[20]' (FDRE) to 'reg_cf_i2c_wr_len_reg[19]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[19]' (FDRE) to 'reg_cf_i2c_wr_len_reg[18]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[18]' (FDRE) to 'reg_cf_i2c_wr_len_reg[17]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[17]' (FDRE) to 'reg_cf_i2c_wr_len_reg[16]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[16]' (FDRE) to 'reg_cf_i2c_wr_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[15]' (FDRE) to 'reg_cf_i2c_wr_len_reg[14]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[14]' (FDRE) to 'reg_cf_i2c_wr_len_reg[13]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[13]' (FDRE) to 'reg_cf_i2c_wr_len_reg[12]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[12]' (FDRE) to 'reg_cf_i2c_wr_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[11]' (FDRE) to 'reg_cf_i2c_wr_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[10]' (FDRE) to 'reg_cf_i2c_wr_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[9]' (FDRE) to 'reg_cf_i2c_wr_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_cf_i2c_wr_len_reg[8]' (FDRE) to 'reg_cf_i2c_wr_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_cf_i2c_wr_len_reg[7] )
INFO: [Synth 8-5546] ROM "u_wave_gen/s_phs_0_p" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design AXI4_REG__GB24 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB24 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB24 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB24 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design AXI4_REG__GB24 has port P[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[63]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[62]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[61]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[60]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[59]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[58]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[57]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[56]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[55]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[54]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[53]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[52]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[51]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[50]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[49]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[48]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[47]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[46]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[45]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[44]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[43]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[42]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[41]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[40]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[39]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[31]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[30]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[29]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[28]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[27]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[26]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[25]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[24]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[23]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[22]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[21]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[20]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[19]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[18]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[17]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_pf_i2c_wr_len_reg[16]' (FDRE) to 'reg_cf_i2c_rd_len_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_cf_i2c_rd_len_reg[7] )
WARNING: [Synth 8-3332] Sequential element (raddr_reg[15]) is unused and will be removed from module usm_sample__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[14]) is unused and will be removed from module usm_sample__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[13]) is unused and will be removed from module usm_sample__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[12]) is unused and will be removed from module usm_sample__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[11]) is unused and will be removed from module usm_sample__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[10]) is unused and will be removed from module usm_sample__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[15]) is unused and will be removed from module usm_sample__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[14]) is unused and will be removed from module usm_sample__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[13]) is unused and will be removed from module usm_sample__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[12]) is unused and will be removed from module usm_sample__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[11]) is unused and will be removed from module usm_sample__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[10]) is unused and will be removed from module usm_sample__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[15]) is unused and will be removed from module usm_sample__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[14]) is unused and will be removed from module usm_sample__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[13]) is unused and will be removed from module usm_sample__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[12]) is unused and will be removed from module usm_sample__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[11]) is unused and will be removed from module usm_sample__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[10]) is unused and will be removed from module usm_sample__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[15]) is unused and will be removed from module usm_sample.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[14]) is unused and will be removed from module usm_sample.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[13]) is unused and will be removed from module usm_sample.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[12]) is unused and will be removed from module usm_sample.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[11]) is unused and will be removed from module usm_sample.
WARNING: [Synth 8-3332] Sequential element (raddr_reg[10]) is unused and will be removed from module usm_sample.
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:236]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:75]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-4471] merging register 'u_i2cm/byteCnt_reg[3:0]' into 'u_i2cm/byteCnt_reg[3:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
INFO: [Synth 8-4471] merging register 'u_i2cm/bitCnt_reg[2:0]' into 'u_i2cm/bitCnt_reg[2:0]' [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaOri_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:236]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/mutexStaDly_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:75]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/busy_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:170]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/byteCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:191]
WARNING: [Synth 8-6014] Unused sequential element u_i2cm/bitCnt_reg was removed.  [c:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src/I2CMaster.v:185]
INFO: [Synth 8-5546] ROM "u_wave_gen/s_phs_0_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_wave_gen/s_phs_0_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "s_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_irq_sta_heat_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_usm_cfg_freq_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:26 . Memory (MB): peak = 1067.797 ; gain = 712.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |AXI4_REG__GB0              |           1|     14096|
|2     |case__355__GD              |           1|      1602|
|3     |AXI4_REG__GB2              |           1|       448|
|4     |AXI4_REG__GB3              |           1|      2630|
|5     |AXI4_REG__GB4              |           1|       896|
|6     |AXI4_REG__GB5              |           1|       672|
|7     |AXI4_REG__GB6              |           1|      6414|
|8     |case__165__GD              |           1|      1602|
|9     |AXI4_REG__GB8              |           1|       448|
|10    |AXI4_REG__GB9              |           1|      3106|
|11    |AXI4_REG__GB10             |           1|      8306|
|12    |AXI4_REG__GB11             |           1|      3106|
|13    |AXI4_REG__GB12             |           1|       448|
|14    |AXI4_REG__GB13             |           1|      3106|
|15    |AXI4_REG__GB14             |           1|      6114|
|16    |AXI4_REG__GB15             |           1|      3330|
|17    |AXI4_REG__GB16             |           1|      1573|
|18    |AXI4_REG__GB17             |           1|      1867|
|19    |AXI4_REG__GB18             |           1|      3204|
|20    |AXI4_REG__GB19             |           1|      3204|
|21    |AXI4_REG__GB20             |           1|       672|
|22    |AXI4_REG__GB21             |           1|       689|
|23    |AXI4_REG__GB22             |           1|      6632|
|24    |case__180__GD              |           1|       224|
|25    |AXI4_REG__GB24             |           1|      5345|
|26    |AXI4_REG__GB25             |           1|      1678|
|27    |AXI4_REG__GB26             |           1|      8046|
|28    |AXI4_REG__GB27             |           1|      3213|
|29    |AXI4_DEV_v1_0_S00_AXI__GC0 |           1|       101|
|30    |CPU__GC0                   |           1|      1975|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:36 . Memory (MB): peak = 1148.070 ; gain = 792.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |AXI4_REG__GB0        |           1|     12694|
|2     |case__355__GD        |           1|       224|
|3     |AXI4_REG__GB2        |           1|       448|
|4     |AXI4_REG__GB3        |           1|      2606|
|5     |AXI4_REG__GB4        |           1|       896|
|6     |AXI4_REG__GB5        |           1|       672|
|7     |AXI4_REG__GB6        |           1|      5036|
|8     |case__165__GD        |           1|       224|
|9     |AXI4_REG__GB8        |           1|       448|
|10    |AXI4_REG__GB9        |           1|       448|
|11    |AXI4_REG__GB13       |           1|       448|
|12    |AXI4_REG__GB14       |           1|       896|
|13    |AXI4_REG__GB15       |           1|       672|
|14    |AXI4_REG__GB16       |           1|      1565|
|15    |AXI4_REG__GB18       |           1|       448|
|16    |AXI4_REG__GB19       |           1|       448|
|17    |AXI4_REG__GB20       |           1|       672|
|18    |case__180__GD        |           1|       224|
|19    |AXI4_REG__GB25       |           1|      1670|
|20    |AXI4_REG__GB27       |           1|      3213|
|21    |CPU__GC0             |           1|      1975|
|22    |CPU_AXI4_DEV_0_1_GT1 |           1|       104|
|23    |logic__2512__GD      |           1|         1|
|24    |CPU_AXI4_DEV_0_1_GT0 |           1|     28186|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module CPU_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module CPU_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:16 ; elapsed = 00:03:53 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |AXI4_REG__GB0        |           1|      9675|
|2     |case__355__GD        |           1|        96|
|3     |AXI4_REG__GB2        |           1|       192|
|4     |AXI4_REG__GB3        |           1|      1582|
|5     |AXI4_REG__GB4        |           1|       384|
|6     |AXI4_REG__GB5        |           1|       224|
|7     |AXI4_REG__GB6        |           1|      3836|
|8     |case__165__GD        |           1|        96|
|9     |AXI4_REG__GB8        |           1|       192|
|10    |AXI4_REG__GB9        |           1|       192|
|11    |AXI4_REG__GB13       |           1|       192|
|12    |AXI4_REG__GB14       |           1|       384|
|13    |AXI4_REG__GB15       |           1|       224|
|14    |AXI4_REG__GB16       |           1|       903|
|15    |AXI4_REG__GB25       |           1|       951|
|16    |AXI4_REG__GB27       |           1|      2432|
|17    |CPU__GC0             |           1|      1436|
|18    |CPU_AXI4_DEV_0_1_GT1 |           1|        81|
|19    |logic__2512__GD      |           1|         1|
|20    |CPU_AXI4_DEV_0_1_GT0 |           1|     12326|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[0].u_usm_sample/u_bram:dinb[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[2].u_usm_sample/u_bram:dinb[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/u_bram:dinb[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/u_bram:dinb[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/u_bram:dinb[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/usm_install[1].u_usm_sample/u_bram:dinb[28] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:22 ; elapsed = 00:03:59 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:22 ; elapsed = 00:03:59 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:27 ; elapsed = 00:04:04 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:27 ; elapsed = 00:04:04 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:04:18 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:04:18 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/mutexStaDly_reg[5]                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/clk_i2c_master_inst/sdaOutDly_reg[3]                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/mutexStaDly_reg[5]          | 6      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/i2c_master_inst[0].pf_i2c_master_inst/sdaOutDly_reg[3]            | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/rtc_i2c_master_inst/mutexStaDly_reg[5]                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/rtc_i2c_master_inst/sdaOutDly_reg[3]                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|CPU_AXI4_DEV_0_1 | inst/AXI4_DEV_v1_0_S00_AXI_inst/AXI4_REG_inst/ac_pwr_current_measure_inst[1].u_cur_meas/u_i2cm/sdaOutDly_reg[3] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+-----------------+-----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |  1055|
|4     |DNA_PORT |     1|
|5     |LUT1     |   783|
|6     |LUT2     |  1009|
|7     |LUT3     |  2626|
|8     |LUT4     |  6069|
|9     |LUT5     |  1560|
|10    |LUT6     |  7055|
|11    |MUXF7    |  1809|
|12    |MUXF8    |   384|
|13    |PS7      |     1|
|14    |RAMB36E1 |     4|
|15    |SRL16    |     1|
|16    |SRL16E   |    32|
|17    |SRLC32E  |    47|
|18    |FDR      |     8|
|19    |FDRE     | 12808|
|20    |FDSE     |   218|
|21    |IBUF     |    34|
|22    |IOBUF    |    16|
|23    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                   |Module                                                         |Cells |
+------+-----------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                        |                                                               | 35683|
|2     |  CPU_i                                                    |CPU                                                            | 35617|
|3     |    AXI4_DEV_0                                             |CPU_AXI4_DEV_0_1                                               | 34118|
|4     |      inst                                                 |AXI4_DEV_v1_0                                                  | 34118|
|5     |        AXI4_DEV_v1_0_S00_AXI_inst                         |AXI4_DEV_v1_0_S00_AXI                                          | 34102|
|6     |          AXI4_REG_inst                                    |AXI4_REG                                                       | 33793|
|7     |            \ac_pwr_current_measure_inst[0].u_cur_meas     |cur_meas                                                       |   281|
|8     |              u_i2cm                                       |i2cMaster__parameterized0_63                                   |   227|
|9     |            \ac_pwr_current_measure_inst[1].u_cur_meas     |cur_meas_5                                                     |   270|
|10    |              u_i2cm                                       |i2cMaster__parameterized0                                      |   218|
|11    |            clk_i2c_master_inst                            |i2cMaster__parameterized1                                      |  6752|
|12    |            \i2c_master_inst[0].cf_i2c_master_inst         |i2cMaster                                                      |  1891|
|13    |            \i2c_master_inst[0].pf_i2c_master_inst         |i2cMaster_6                                                    |  2051|
|14    |            \i2c_master_inst[1].cf_i2c_master_inst         |i2cMaster_7                                                    |  1861|
|15    |            \i2c_master_inst[1].pf_i2c_master_inst         |i2cMaster_8                                                    |  2027|
|16    |            indeb_inst                                     |input_debounce                                                 |  2501|
|17    |              \u03[0].udeb03                               |deb_cnt__parameterized0                                        |   116|
|18    |              \u03[1].udeb03                               |deb_cnt__parameterized0_30                                     |    67|
|19    |              \u04[0].udeb04                               |deb_cnt                                                        |    60|
|20    |              \u04[1].udeb04                               |deb_cnt_31                                                     |    62|
|21    |              \u05[0].udeb05                               |deb_cnt__parameterized1                                        |    61|
|22    |              \u05[1].udeb05                               |deb_cnt__parameterized1_32                                     |    61|
|23    |              \u06[0].udeb06                               |deb_cnt__parameterized1_33                                     |    61|
|24    |              \u06[1].udeb06                               |deb_cnt__parameterized1_34                                     |    61|
|25    |              \u07[0].udeb07                               |deb_cnt__parameterized2                                        |    61|
|26    |              \u07[1].udeb07                               |deb_cnt__parameterized2_35                                     |    61|
|27    |              \u07[2].udeb07                               |deb_cnt__parameterized2_36                                     |    61|
|28    |              \u07[3].udeb07                               |deb_cnt__parameterized2_37                                     |    61|
|29    |              \u08[0].udeb08                               |deb_cnt__parameterized2_38                                     |    61|
|30    |              \u08[1].udeb08                               |deb_cnt__parameterized2_39                                     |    61|
|31    |              \u08[2].udeb08                               |deb_cnt__parameterized2_40                                     |    61|
|32    |              \u08[3].udeb08                               |deb_cnt__parameterized2_41                                     |    61|
|33    |              \u10[0].udeb10                               |deb_cnt__parameterized2_42                                     |    60|
|34    |              \u10[1].udeb10                               |deb_cnt__parameterized2_43                                     |    60|
|35    |              \u10[2].udeb10                               |deb_cnt__parameterized2_44                                     |    60|
|36    |              \u10[3].udeb10                               |deb_cnt__parameterized2_45                                     |    60|
|37    |              \u11[0].udeb11                               |deb_cnt__parameterized2_46                                     |    60|
|38    |              \u11[1].udeb11                               |deb_cnt__parameterized2_47                                     |    60|
|39    |              \u11[2].udeb11                               |deb_cnt__parameterized2_48                                     |    60|
|40    |              \u11[3].udeb11                               |deb_cnt__parameterized2_49                                     |    60|
|41    |              \u14[0].udeb14                               |deb_cnt__parameterized3                                        |    61|
|42    |              \u14[1].udeb14                               |deb_cnt__parameterized3_50                                     |    61|
|43    |              \u14[2].udeb14                               |deb_cnt__parameterized3_51                                     |    61|
|44    |              \u14[3].udeb14                               |deb_cnt__parameterized3_52                                     |    61|
|45    |              \u15[0].udeb15                               |deb_cnt_53                                                     |    64|
|46    |              \u15[1].udeb15                               |deb_cnt_54                                                     |    64|
|47    |              \u16[0].udeb16                               |deb_cnt_55                                                     |    60|
|48    |              \u16[1].udeb16                               |deb_cnt_56                                                     |    61|
|49    |              \u17[0].udeb17                               |deb_cnt_57                                                     |    60|
|50    |              \u17[1].udeb17                               |deb_cnt_58                                                     |    65|
|51    |              \u18[0].udeb18                               |deb_cnt__parameterized4                                        |    60|
|52    |              \u18[1].udeb18                               |deb_cnt__parameterized4_59                                     |    62|
|53    |              \u20[0].uholdup1                             |holdup_cnt                                                     |    61|
|54    |              \u20[1].uholdup1                             |holdup_cnt_60                                                  |    61|
|55    |              \u20[2].uholdup1                             |holdup_cnt_61                                                  |    61|
|56    |              \u20[3].uholdup1                             |holdup_cnt_62                                                  |    61|
|57    |            rtc_i2c_master_inst                            |i2cMaster__parameterized2                                      |   725|
|58    |            u_dna_master                                   |dna                                                            |   144|
|59    |            \usm_install[0].u_usm                          |usm                                                            |   681|
|60    |              u_wave_gen                                   |wave_gen_29                                                    |   229|
|61    |            \usm_install[0].u_usm_sample                   |usm_sample__xdcDup__1                                          |   381|
|62    |              u_bram                                       |bram                                                           |     1|
|63    |                U0                                         |blk_mem_gen_v8_4_1                                             |     1|
|64    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_24                                    |     1|
|65    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_25                                             |     1|
|66    |                      \valid.cstr                          |blk_mem_gen_generic_cstr_26                                    |     1|
|67    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width_27                                      |     1|
|68    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_28                                    |     1|
|69    |            \usm_install[1].u_usm                          |usm_9                                                          |   604|
|70    |              u_wave_gen                                   |wave_gen_23                                                    |   211|
|71    |            \usm_install[1].u_usm_sample                   |usm_sample__xdcDup__2                                          |   289|
|72    |              u_bram                                       |bram__6                                                        |     1|
|73    |                U0                                         |blk_mem_gen_v8_4_1__6                                          |     1|
|74    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_18                                    |     1|
|75    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_19                                             |     1|
|76    |                      \valid.cstr                          |blk_mem_gen_generic_cstr_20                                    |     1|
|77    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width_21                                      |     1|
|78    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_22                                    |     1|
|79    |            \usm_install[2].u_usm                          |usm_10                                                         |   595|
|80    |              u_wave_gen                                   |wave_gen_17                                                    |   211|
|81    |            \usm_install[2].u_usm_sample                   |usm_sample__xdcDup__3                                          |   282|
|82    |              u_bram                                       |bram__5                                                        |     1|
|83    |                U0                                         |blk_mem_gen_v8_4_1__5                                          |     1|
|84    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_12                                    |     1|
|85    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_13                                             |     1|
|86    |                      \valid.cstr                          |blk_mem_gen_generic_cstr_14                                    |     1|
|87    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width_15                                      |     1|
|88    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_16                                    |     1|
|89    |            \usm_install[3].u_usm                          |usm_11                                                         |   588|
|90    |              u_wave_gen                                   |wave_gen                                                       |   211|
|91    |            \usm_install[3].u_usm_sample                   |usm_sample                                                     |   285|
|92    |              u_bram                                       |bram__4                                                        |     1|
|93    |                U0                                         |blk_mem_gen_v8_4_1__4                                          |     1|
|94    |                  inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                                       |     1|
|95    |                    \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                                |     1|
|96    |                      \valid.cstr                          |blk_mem_gen_generic_cstr                                       |     1|
|97    |                        \ramloop[0].ram.r                  |blk_mem_gen_prim_width                                         |     1|
|98    |                          \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                                       |     1|
|99    |    processing_system7_0                                   |CPU_processing_system7_0_0                                     |   244|
|100   |      inst                                                 |processing_system7_v5_5_processing_system7                     |   244|
|101   |    ps7_0_axi_periph                                       |CPU_ps7_0_axi_periph_0                                         |  1189|
|102   |      s00_couplers                                         |s00_couplers_imp_YSINM6                                        |  1189|
|103   |        auto_pc                                            |CPU_auto_pc_0                                                  |  1189|
|104   |          inst                                             |axi_protocol_converter_v2_1_17_axi_protocol_converter          |  1189|
|105   |            \gen_axilite.gen_b2s_conv.axilite_b2s          |axi_protocol_converter_v2_1_17_b2s                             |  1189|
|106   |              \RD.ar_channel_0                             |axi_protocol_converter_v2_1_17_b2s_ar_channel                  |   204|
|107   |                ar_cmd_fsm_0                               |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                  |    35|
|108   |                cmd_translator_0                           |axi_protocol_converter_v2_1_17_b2s_cmd_translator_2            |   157|
|109   |                  incr_cmd_0                               |axi_protocol_converter_v2_1_17_b2s_incr_cmd_3                  |    70|
|110   |                  wrap_cmd_0                               |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_4                  |    82|
|111   |              \RD.r_channel_0                              |axi_protocol_converter_v2_1_17_b2s_r_channel                   |   125|
|112   |                rd_data_fifo_0                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 |    73|
|113   |                transaction_fifo_0                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 |    38|
|114   |              SI_REG                                       |axi_register_slice_v2_1_17_axi_register_slice                  |   586|
|115   |                \ar.ar_pipe                                |axi_register_slice_v2_1_17_axic_register_slice                 |   194|
|116   |                \aw.aw_pipe                                |axi_register_slice_v2_1_17_axic_register_slice_1               |   197|
|117   |                \b.b_pipe                                  |axi_register_slice_v2_1_17_axic_register_slice__parameterized1 |    48|
|118   |                \r.r_pipe                                  |axi_register_slice_v2_1_17_axic_register_slice__parameterized2 |   147|
|119   |              \WR.aw_channel_0                             |axi_protocol_converter_v2_1_17_b2s_aw_channel                  |   208|
|120   |                aw_cmd_fsm_0                               |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                  |    35|
|121   |                cmd_translator_0                           |axi_protocol_converter_v2_1_17_b2s_cmd_translator              |   157|
|122   |                  incr_cmd_0                               |axi_protocol_converter_v2_1_17_b2s_incr_cmd                    |    69|
|123   |                  wrap_cmd_0                               |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                    |    84|
|124   |              \WR.b_channel_0                              |axi_protocol_converter_v2_1_17_b2s_b_channel                   |    64|
|125   |                bid_fifo_0                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo                 |    33|
|126   |                bresp_fifo_0                               |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 |     7|
|127   |    rst_ps7_0_100M                                         |CPU_rst_ps7_0_100M_0                                           |    66|
|128   |      U0                                                   |proc_sys_reset                                                 |    66|
|129   |        EXT_LPF                                            |lpf                                                            |    23|
|130   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                       |cdc_sync                                                       |     6|
|131   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                       |cdc_sync_0                                                     |     6|
|132   |        SEQ                                                |sequence_psr                                                   |    38|
|133   |          SEQ_COUNTER                                      |upcnt_n                                                        |    13|
+------+-----------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:04:18 . Memory (MB): peak = 1395.285 ; gain = 1040.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:22 ; elapsed = 00:04:07 . Memory (MB): peak = 1395.285 ; gain = 723.973
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:04:21 . Memory (MB): peak = 1395.285 ; gain = 1040.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3311 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
431 Infos, 320 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:48 ; elapsed = 00:04:30 . Memory (MB): peak = 1395.285 ; gain = 1047.242
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/SDHW-CCU-FPGA-ZYNQ-I/SD_DA512_ZYNQ_FPGA.runs/synth_1/CPU_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_wrapper_utilization_synth.rpt -pb CPU_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1395.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 18:44:00 2019...
