{\rtf1\ansi\ansicpg949\deff0\nouicompat\deflang1033\deflangfe1042{\fonttbl{\f0\fnil\fcharset129 \'b8\'bc\'c0\'ba \'b0\'ed\'b5\'f1;}}
{\*\generator Riched20 10.0.17134}\viewkind4\uc1 
\pard\sa200\sl276\slmult1\f0\fs20\lang18 Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\par
--------------------------------------------------------------------------------------\par
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018\par
| Date         : Thu May 16 04:02:30 2019\par
| Host         : t620-PowerEdge-T620 running 64-bit Ubuntu 18.04.2 LTS\par
| Command      : report_utilization -hierarchical -file util_1024_v2\par
| Design       : RTAD_ML\par
| Device       : 7z045ffg900-2\par
| Design State : Routed\par
--------------------------------------------------------------------------------------\par
\par
Utilization Design Information\par
\par
Table of Contents\par
-----------------\par
1. Utilization by Hierarchy\par
\par
1. Utilization by Hierarchy\par
---------------------------\par
\par
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
|                          Instance                          |                           Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |\par
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
| RTAD_ML                                                    |                                                      (top) |      50261 |      50261 |       0 |    0 | 4616 |    117 |     21 |           12 |\par
|   (RTAD_ML)                                                |                                                      (top) |       2964 |       2964 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|   addr_fifo                                                |                                            ADDR_FIFO_13x64 |         24 |         24 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|     U0                                                     |                     fifo_generator_v13_2_2__parameterized1 |         24 |         24 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|       inst_fifo_gen                                        |               fifo_generator_v13_2_2_synth__parameterized0 |         24 |         24 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|         gconvfifo.rf                                       |                         fifo_generator_top__parameterized0 |         24 |         24 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|           grf.rf                                           |                     fifo_generator_ramfifo__parameterized0 |         24 |         24 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|             gntv_or_sync_fifo.gl0.rd                       |                                               rd_logic_253 |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|               grss.rsts                                    |                                     rd_status_flags_ss_257 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|               rpntr                                        |                                            rd_bin_cntr_258 |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|             gntv_or_sync_fifo.gl0.wr                       |                                               wr_logic_254 |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|               gwss.wsts                                    |                                     wr_status_flags_ss_255 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|               wpntr                                        |                                            wr_bin_cntr_256 |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|             gntv_or_sync_fifo.mem                          |                                     memory__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               gbm.gbmg.gbmga.ngecc.bmg                     |                         blk_mem_gen_v8_4_1__parameterized5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 inst_blk_mem_gen                           |                   blk_mem_gen_v8_4_1_synth__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   gnbram.gnativebmg.native_blk_mem_gen     |                            blk_mem_gen_top__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                     valid.cstr                             |                   blk_mem_gen_generic_cstr__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                       ramloop[0].ram.r                     |                     blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                         prim_noinit.ram                    |                   blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|   embedding                                                |                                             RTAD_EMBEDDING |        512 |        512 |       0 |    0 |    3 |     64 |      2 |            0 |\par
|     (embedding)                                            |                                             RTAD_EMBEDDING |        444 |        444 |       0 |    0 |    1 |      0 |      0 |            0 |\par
|     genblk3[0].sys_embed                                   |                                Syscall_Embedding_32x283__1 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized7__1 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized3_248 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized0_249 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized0_250 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized0_251 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized0_252 |          2 |          2 |       0 |    0 |    2 |      0 |      1 |            0 |\par
|     genblk3[1].sys_embed                                   |                                   Syscall_Embedding_32x283 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                         blk_mem_gen_v8_4_1__parameterized7 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized3 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized0_244 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized0_245 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized0_246 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized0_247 |          2 |          2 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     genblk4[0].branch_embed                                |                                Branch_Embedding_32x4096__1 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__1 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_233 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_234 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_235 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_236 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_243 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_237 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_242 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_238 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_241 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_239 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_240 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[10].branch_embed                               |                               Branch_Embedding_32x4096__11 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__11 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_123 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_124 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_125 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_126 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_133 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_127 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_132 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_128 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_131 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_129 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_130 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[11].branch_embed                               |                               Branch_Embedding_32x4096__12 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__12 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_112 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_113 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_114 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_115 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_122 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_116 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_121 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_117 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_120 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_118 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_119 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[12].branch_embed                               |                               Branch_Embedding_32x4096__13 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__13 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_101 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_102 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_103 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_104 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_111 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_105 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_110 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_106 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_109 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_107 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_108 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[13].branch_embed                               |                               Branch_Embedding_32x4096__14 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__14 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized4_90 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized3_91 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized3_92 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                  blk_mem_gen_prim_width__parameterized3_93 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_100 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                  blk_mem_gen_prim_width__parameterized4_94 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized4_99 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                  blk_mem_gen_prim_width__parameterized5_95 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized5_98 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                  blk_mem_gen_prim_width__parameterized6_96 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized6_97 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[14].branch_embed                               |                               Branch_Embedding_32x4096__15 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__15 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized4_79 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized3_80 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized3_81 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                  blk_mem_gen_prim_width__parameterized3_82 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized3_89 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                  blk_mem_gen_prim_width__parameterized4_83 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized4_88 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                  blk_mem_gen_prim_width__parameterized5_84 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized5_87 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                  blk_mem_gen_prim_width__parameterized6_85 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized6_86 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[15].branch_embed                               |                                   Branch_Embedding_32x4096 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                         blk_mem_gen_v8_4_1__parameterized9 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized4 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                     blk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                     blk_mem_gen_prim_width__parameterized4 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized4 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                     blk_mem_gen_prim_width__parameterized5 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized5 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                     blk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[1].branch_embed                                |                                Branch_Embedding_32x4096__2 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__2 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_222 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_223 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_224 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_225 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_232 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_226 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_231 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_227 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_230 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_228 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_229 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[2].branch_embed                                |                                Branch_Embedding_32x4096__3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__3 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_211 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_212 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_213 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_214 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_221 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_215 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_220 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_216 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_219 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_217 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_218 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[3].branch_embed                                |                                Branch_Embedding_32x4096__4 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__4 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_200 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_201 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_202 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_203 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_210 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_204 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_209 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_205 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_208 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_206 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_207 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[4].branch_embed                                |                                Branch_Embedding_32x4096__5 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__5 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_189 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_190 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_191 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_192 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_199 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_193 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_198 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_194 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_197 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_195 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_196 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[5].branch_embed                                |                                Branch_Embedding_32x4096__6 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__6 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_178 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_179 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_180 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_181 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_188 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_182 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_187 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_183 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_186 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_184 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_185 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[6].branch_embed                                |                                Branch_Embedding_32x4096__7 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__7 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_167 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_168 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_169 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_170 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_177 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_171 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_176 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_172 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_175 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_173 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_174 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[7].branch_embed                                |                                Branch_Embedding_32x4096__8 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__8 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_156 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_157 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_158 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_159 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_166 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_160 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_165 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_161 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_164 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_162 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_163 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[8].branch_embed                                |                                Branch_Embedding_32x4096__9 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                      blk_mem_gen_v8_4_1__parameterized9__9 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_145 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_146 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_147 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_148 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_155 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_149 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_154 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_150 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_153 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_151 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_152 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     genblk4[9].branch_embed                                |                               Branch_Embedding_32x4096__10 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized9__10 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |               blk_mem_gen_v8_4_1_synth__parameterized4_134 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                        blk_mem_gen_top__parameterized3_135 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|             valid.cstr                                     |               blk_mem_gen_generic_cstr__parameterized3_136 |          4 |          4 |       0 |    0 |    0 |      4 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                 blk_mem_gen_prim_width__parameterized3_137 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized3_144 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                 blk_mem_gen_prim_width__parameterized4_138 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized4_143 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                 blk_mem_gen_prim_width__parameterized5_139 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized5_142 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized6_140 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized6_141 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|   igm                                                      |                                                   RTAD_IGM |      12870 |      12870 |       0 |    0 | 1499 |      0 |     10 |            0 |\par
|     A_IVG                                                  |                                               RTAD_IGM_IVG |        198 |        198 |       0 |    0 |   75 |      0 |     10 |            0 |\par
|       (A_IVG)                                              |                                               RTAD_IGM_IVG |        173 |        173 |       0 |    0 |   47 |      0 |      0 |            0 |\par
|       Syscallfilter                                        |                                       SyscallFilter_32x283 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                         blk_mem_gen_v8_4_1__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                   blk_mem_gen_v8_4_1_synth__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                            blk_mem_gen_top__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                   blk_mem_gen_generic_cstr__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                     blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                   blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       addr_fifo                                            |                                            ADDR_FIFO_33x64 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|         U0                                                 |                                     fifo_generator_v13_2_2 |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|           inst_fifo_gen                                    |                               fifo_generator_v13_2_2_synth |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|             gconvfifo.rf                                   |                                         fifo_generator_top |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|               grf.rf                                       |                                     fifo_generator_ramfifo |         25 |         25 |       0 |    0 |   28 |      0 |      1 |            0 |\par
|                 gntv_or_sync_fifo.gl0.rd                   |                                                   rd_logic |         17 |         17 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|                   grss.rsts                                |                                         rd_status_flags_ss |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|                   rpntr                                    |                                                rd_bin_cntr |         15 |         15 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|                 gntv_or_sync_fifo.gl0.wr                   |                                                   wr_logic |          8 |          8 |       0 |    0 |   14 |      0 |      0 |            0 |\par
|                   gwss.wsts                                |                                         wr_status_flags_ss |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |\par
|                   wpntr                                    |                                                wr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |\par
|                 gntv_or_sync_fifo.mem                      |                                                     memory |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   gbm.gbmg.gbmga.ngecc.bmg                 |                         blk_mem_gen_v8_4_1__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                     inst_blk_mem_gen                       |                   blk_mem_gen_v8_4_1_synth__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                       gnbram.gnativebmg.native_blk_mem_gen |                            blk_mem_gen_top__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                         valid.cstr                         |                   blk_mem_gen_generic_cstr__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                           ramloop[0].ram.r                 |                     blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                             prim_noinit.ram                |                   blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[0].branch_filter                             |                                     BranchFilter_32x512__1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_75 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_76 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_77 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_78 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[1].branch_filter                             |                                     BranchFilter_32x512__2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__2 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_69 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_70 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_71 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_72 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_73 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[2].branch_filter                             |                                     BranchFilter_32x512__3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__3 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_64 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_65 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_66 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_67 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_68 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[3].branch_filter                             |                                     BranchFilter_32x512__4 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__4 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_59 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_60 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_61 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_62 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_63 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[4].branch_filter                             |                                     BranchFilter_32x512__5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__5 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_54 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_55 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_56 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_57 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_58 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[5].branch_filter                             |                                     BranchFilter_32x512__6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_49 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_50 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_51 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_52 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_53 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[6].branch_filter                             |                                     BranchFilter_32x512__7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                      blk_mem_gen_v8_4_1__7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                blk_mem_gen_v8_4_1_synth_44 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_45 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_46 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_47 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_48 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       genblk1[7].branch_filter                             |                                        BranchFilter_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         U0                                                 |                                         blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           inst_blk_mem_gen                                 |                                   blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             gnbram.gnativebmg.native_blk_mem_gen           |                                         blk_mem_gen_top_40 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               valid.cstr                                   |                                blk_mem_gen_generic_cstr_41 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 ramloop[0].ram.r                           |                                  blk_mem_gen_prim_width_42 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                   prim_noinit.ram                          |                                blk_mem_gen_prim_wrapper_43 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     A_P2S                                                  |                                               RTAD_IGM_P2S |        484 |        484 |       0 |    0 | 1107 |      0 |      0 |            0 |\par
|     A_TA                                                   |                                                RTAD_IGM_TA |      12188 |      12188 |       0 |    0 |  317 |      0 |      0 |            0 |\par
|   lstm                                                     |                                                       LSTM |      33494 |      33494 |       0 |    0 | 2434 |     42 |      7 |            8 |\par
|     (lstm)                                                 |                                                       LSTM |      11457 |      11457 |       0 |    0 | 2434 |      0 |      0 |            4 |\par
|     BIAS_BRAM                                              |                                                SRAM_32x512 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized13 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized6 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                                            blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                                   blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                                     blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                                   blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     B_BQS_1                                                |                                                      B_BQS |        135 |        135 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     B_BQS_2                                                |                                                    B_BQS_0 |        135 |        135 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     B_BQT_1                                                |                                                      B_BQT |        173 |        173 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     B_BQT_2                                                |                                                    B_BQT_1 |        177 |        177 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     B_MAQ_1                                                |                                                      B_MAQ |        116 |        116 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     B_MAQ_2                                                |                                                    B_MAQ_2 |        211 |        211 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     B_TMQ_1                                                |                                                      B_TMQ |         96 |         96 |       0 |    0 |    0 |      0 |      0 |            1 |\par
|     B_TMQ_2                                                |                                                    B_TMQ_3 |         88 |         88 |       0 |    0 |    0 |      0 |      0 |            1 |\par
|     Branch_Wbram[0].u_Branch_Wbram                         |                                               SRAM_512x128 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                            SRAM_512x128_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                      SRAM_512x128_blk_mem_gen_v8_4_1_synth |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                               SRAM_512x128_blk_mem_gen_top |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                      SRAM_512x128_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                        SRAM_512x128_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                      SRAM_512x128_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |        SRAM_512x128_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |      SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     Branch_Wbram[1].u_Branch_Wbram                         |                                           SRAM_512x128_HD4 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                        SRAM_512x128_blk_mem_gen_v8_4_1_HD5 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                  SRAM_512x128_blk_mem_gen_v8_4_1_synth_HD6 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                           SRAM_512x128_blk_mem_gen_top_HD7 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                  SRAM_512x128_blk_mem_gen_generic_cstr_HD8 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                    SRAM_512x128_blk_mem_gen_prim_width_HD9 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                 SRAM_512x128_blk_mem_gen_prim_wrapper_HD10 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized0_HD11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0_HD12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized1_HD13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1_HD14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized2_HD15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2_HD16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized3_HD17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3_HD18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized4_HD19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4_HD20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized5_HD21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5_HD22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized6_HD23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6_HD24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     Branch_Wbram[2].u_Branch_Wbram                         |                                          SRAM_512x128_HD25 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                       SRAM_512x128_blk_mem_gen_v8_4_1_HD26 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                 SRAM_512x128_blk_mem_gen_v8_4_1_synth_HD27 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          SRAM_512x128_blk_mem_gen_top_HD28 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                 SRAM_512x128_blk_mem_gen_generic_cstr_HD29 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                   SRAM_512x128_blk_mem_gen_prim_width_HD30 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                 SRAM_512x128_blk_mem_gen_prim_wrapper_HD31 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized0_HD32 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0_HD33 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized1_HD34 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1_HD35 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized2_HD36 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2_HD37 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized3_HD38 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3_HD39 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized4_HD40 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4_HD41 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized5_HD42 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5_HD43 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized6_HD44 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6_HD45 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     Branch_Wbram[3].u_Branch_Wbram                         |                                          SRAM_512x128_HD46 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                       SRAM_512x128_blk_mem_gen_v8_4_1_HD47 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                 SRAM_512x128_blk_mem_gen_v8_4_1_synth_HD48 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                          SRAM_512x128_blk_mem_gen_top_HD49 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                 SRAM_512x128_blk_mem_gen_generic_cstr_HD50 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                   SRAM_512x128_blk_mem_gen_prim_width_HD51 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                 SRAM_512x128_blk_mem_gen_prim_wrapper_HD52 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized0_HD53 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized0_HD54 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized1_HD55 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized1_HD56 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized2_HD57 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized2_HD58 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized3_HD59 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized3_HD60 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized4_HD61 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized4_HD62 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized5_HD63 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized5_HD64 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |   SRAM_512x128_blk_mem_gen_prim_width__parameterized6_HD65 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            | SRAM_512x128_blk_mem_gen_prim_wrapper__parameterized6_HD66 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     CONVERT_Ct_1                                           |                                                 CONVERT_Ct |        134 |        134 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     CONVERT_Ct_2                                           |                                               CONVERT_Ct_4 |        117 |        117 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     CONVERT_Ht_1                                           |                                                 CONVERT_Ht |        428 |        428 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     CONVERT_Ht_2                                           |                                               CONVERT_Ht_5 |         45 |         45 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[0].u_inpdt                                   |                                               inpdt_16_mid |       2055 |       2055 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[10].u_inpdt                                  |                                             inpdt_16_mid_6 |       1889 |       1889 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[11].u_inpdt                                  |                                             inpdt_16_mid_7 |       1994 |       1994 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[13].u_inpdt                                  |                                             inpdt_16_mid_8 |       1919 |       1919 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[1].u_inpdt                                   |                                             inpdt_16_mid_9 |       2034 |       2034 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[2].u_inpdt                                   |                                            inpdt_16_mid_10 |       2031 |       2031 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[3].u_inpdt                                   |                                            inpdt_16_mid_11 |       1867 |       1867 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[5].u_inpdt                                   |                                            inpdt_16_mid_12 |       1976 |       1976 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[8].u_inpdt                                   |                                            inpdt_16_mid_13 |       1787 |       1787 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     Inpdt_gen[9].u_inpdt                                   |                                            inpdt_16_mid_14 |       1753 |       1753 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_BQS_1                                                |                                                      S_BQS |        114 |        114 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_BQS_2                                                |                                                   S_BQS_15 |        112 |        112 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_BQT_1                                                |                                                      S_BQT |         95 |         95 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_BQT_2                                                |                                                   S_BQT_16 |        101 |        101 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_MAQ_1                                                |                                                      S_MAQ |        116 |        116 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_MAQ_2                                                |                                                   S_MAQ_17 |        122 |        122 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     S_TMQ_1                                                |                                                      S_TMQ |         49 |         49 |       0 |    0 |    0 |      0 |      0 |            1 |\par
|     S_TMQ_2                                                |                                                   S_TMQ_18 |         62 |         62 |       0 |    0 |    0 |      0 |      0 |            1 |\par
|     WEIGHT_BRAM1                                           |                                           SRAM_128x2048__1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                     blk_mem_gen_v8_4_1__parameterized11__1 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized5 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized4 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized4 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                     blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |                     blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                     blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                   blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                    blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                    blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                    blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                    blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                    blk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     WEIGHT_BRAM2                                           |                                              SRAM_128x2048 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized11 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                blk_mem_gen_v8_4_1_synth__parameterized5_21 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                         blk_mem_gen_top__parameterized4_22 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|             valid.cstr                                     |                blk_mem_gen_generic_cstr__parameterized4_23 |          0 |          0 |       0 |    0 |    0 |      7 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                  blk_mem_gen_prim_width__parameterized7_24 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized7_39 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[1].ram.r                             |                  blk_mem_gen_prim_width__parameterized8_25 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized8_38 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                  blk_mem_gen_prim_width__parameterized9_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                blk_mem_gen_prim_wrapper__parameterized9_37 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                 blk_mem_gen_prim_width__parameterized10_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized10_36 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                 blk_mem_gen_prim_width__parameterized11_28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized11_35 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                 blk_mem_gen_prim_width__parameterized12_29 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized12_34 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                 blk_mem_gen_prim_width__parameterized13_30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized13_33 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                 blk_mem_gen_prim_width__parameterized14_31 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |               blk_mem_gen_prim_wrapper__parameterized14_32 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     u_sig_LUT1                                             |                                                sigmoid_LUT |         26 |         26 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_sig_LUT2                                             |                                             sigmoid_LUT_19 |         26 |         26 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_tanh_LUT1                                            |                                                   tanh_LUT |         33 |         33 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|     u_tanh_LUT2                                            |                                                tanh_LUT_20 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |            0 |\par
|   ml_ctrl                                                  |                                               RTAD_ML_CTRL |          8 |          8 |       0 |    0 |    3 |      0 |      0 |            0 |\par
|   softmax                                                  |                                                    softmax |        398 |        398 |       0 |    0 |  649 |     11 |      1 |            4 |\par
|     (softmax)                                              |                                                    softmax |        398 |        398 |       0 |    0 |  649 |      0 |      0 |            4 |\par
|     BR_BIAS_BRAM                                           |                                                SRAM_8x4096 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized72 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized72 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     BR_WEIGHT_BRAM                                         |                                              SRAM_512x4096 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized15 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized7 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized5 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized5 |          0 |          0 |       0 |    0 |    0 |      9 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[1].ram.r                             |                    blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[2].ram.r                             |                    blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[3].ram.r                             |                    blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[4].ram.r                             |                    blk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[5].ram.r                             |                    blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[6].ram.r                             |                    blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[7].ram.r                             |                    blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[8].ram.r                             |                    blk_mem_gen_prim_width__parameterized23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|     SYS_BIAS_BRAM                                          |                                                 SRAM_8x243 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized21 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|         inst_blk_mem_gen                                   |                  blk_mem_gen_v8_4_1_synth__parameterized10 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized8 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized8 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized74 |          0 |          0 |       0 |    0 |    0 |      0 |      1 |            0 |\par
|     SYS_WEIGHT_BRAM                                        |                                                SRAM_64x243 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|       U0                                                   |                        blk_mem_gen_v8_4_1__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|         inst_blk_mem_gen                                   |                   blk_mem_gen_v8_4_1_synth__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|           gnbram.gnativebmg.native_blk_mem_gen             |                            blk_mem_gen_top__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|             valid.cstr                                     |                   blk_mem_gen_generic_cstr__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|               ramloop[0].ram.r                             |                    blk_mem_gen_prim_width__parameterized73 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
|                 prim_noinit.ram                            |                  blk_mem_gen_prim_wrapper__parameterized73 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |\par
+------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+\par
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining\par
\par
\par
}
 