`timescale 1ns / 1ps
module count_backward(
    input clk,
    input rst,
    output [3:0]DIGIT,
    output [6:0]DISPLAY
    );
endmodule
