{
    "gui": false,
    "name": "Xilinx Convert Csc Csr Test",
    "description": "ConvertCSCCSR is an algorithm used to transform CSC format input to CSR format input or CSR format input to CSC format input. The algorithm is quite easy, but due to DDR limits, we cannot get one data per clock, so in our design, we use several caches with depth ajustable to get much better performance.",
    "flow": "system",
    "platform_allowlist": [
        "u250",
        "vck190",
        "aws-vu9p-f1"
    ],
    "platform_blocklist": [
        "zc"
    ],
    "platform_properties": {
        "aws-vu9p-f1": {
            "v++": {
                "compiler": {
                    "clflags": [
                        "--config PROJECT/conn_u200_u250.cfg"
                    ]
                }
            }
        },
        "u250": {
            "v++": {
                "compiler": {
                    "clflags": [
                        "--config PROJECT/conn_u200_u250.cfg"
                    ]
                }
            }
        },
        "vck190": {
            "v++": {
                "compiler": {
                    "clflags": [
                        "--config PROJECT/conn_vck190.cfg"
                    ]
                }
            },
            "containers": [
                {
                    "frequency": 150.0,
                    "name": "convertCsrCsc_kernel"
                }
            ]
        }
    },
    "data": [
        "PROJECT/data/csr_offsets.txt",
        "PROJECT/data/csr_columns.txt",
        "PROJECT/data/csc_offsets.txt",
        "PROJECT/data/csc_rows.txt"
    ],
    "launch": [
        {
            "cmd_args": " -xclbin BUILD/convertCsrCsc_kernel.xclbin -o PROJECT/data/csr_offsets.txt -i PROJECT/data/csr_columns.txt -o2 PROJECT/data/csc_offsets.txt -i2 PROJECT/data/csc_rows.txt",
            "name": "generic launch for all flows"
        },
        {
            "cmd_args": " -xclbin convertCsrCsc_kernel.xclbin -o csr_offsets.txt -i csr_columns.txt -o2 csc_offsets.txt -i2 csc_rows.txt",
            "platform": "vck190",
            "name": "vck 190 launch"
        }
    ],
    "host": {
        "host_exe": "host.exe",
        "compiler": {
            "sources": [
                "LIB_DIR/L2/tests/convert_csc_csr/host/main.cpp",
                "LIB_DIR/ext/xcl2/xcl2.cpp"
            ],
            "includepaths": [
                "LIB_DIR/L2/include",
                "LIB_DIR/L2/tests/convert_csc_csr/host",
                "LIB_DIR/L2/tests/convert_csc_csr/kernel",
                "LIB_DIR/ext/xcl2"
            ],
            "options": "-O3 "
        }
    },
    "v++": {
        "compiler": {
            "includepaths": [
                "LIB_DIR/L2/include",
                "LIB_DIR/L2/tests/convert_csc_csr/kernel"
            ]
        }
    },
    "containers": [
        {
            "accelerators": [
                {
                    "location": "LIB_DIR/L2/tests/convert_csc_csr/kernel/convertCsrCsc_kernel.cpp",
                    "frequency": 300.0,
                    "clflags": " -D KERNEL_NAME=convertCsrCsc_kernel",
                    "name": "convertCsrCsc_kernel",
                    "num_compute_units": 1,
                    "compute_units": [
                        {
                            "name": "convertCsrCsc_kernel",
                            "slr": "SLR0",
                            "arguments": [
                                {
                                    "name": "offsetG1",
                                    "memory": "DDR[0]"
                                },
                                {
                                    "name": "indexG1",
                                    "memory": "DDR[0]"
                                },
                                {
                                    "name": "offsetG2",
                                    "memory": "DDR[0]"
                                },
                                {
                                    "name": "indexG2",
                                    "memory": "DDR[0]"
                                },
                                {
                                    "name": "offsetG2Tmp1",
                                    "memory": "DDR[0]"
                                },
                                {
                                    "name": "offsetG2Tmp2",
                                    "memory": "DDR[0]"
                                }
                            ]
                        }
                    ]
                }
            ],
            "frequency": 300.0,
            "name": "convertCsrCsc_kernel"
        }
    ],
    "testinfo": {
        "disable": false,
        "jobs": [
            {
                "index": 0,
                "dependency": [],
                "env": "",
                "cmd": "",
                "max_memory_MB": {
                    "vitis_hw_build": 49152,
                    "vitis_hw_emu": 32768,
                    "vitis_hw_run": 32768
                },
                "max_time_min": {
                    "vitis_hw_build": 470,
                    "vitis_hw_emu": 300,
                    "vitis_hw_run": 10
                }
            }
        ],
        "targets": [
            "vitis_hw_emu",
            "vitis_hw_build",
            "vitis_hw_run"
        ],
        "category": "canary"
    }
}
