0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.sim/sim_1/impl/timing/xsim/tb_ISA_decode_time_impl.v,1617006973,verilog,,C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sim_1/new/tb_ISA_decode.v,,ALU;ALU_and16_0_0;ALU_and16_0_0_and16;ALU_c_addsub_0_0;ALU_c_addsub_0_0_c_addsub_v12_0_14;ALU_c_addsub_0_0_c_addsub_v12_0_14_fabric_legacy;ALU_c_addsub_0_0_c_addsub_v12_0_14_legacy;ALU_c_addsub_0_0_c_addsub_v12_0_14_lut6_legacy;ALU_c_addsub_0_0_c_addsub_v12_0_14_viv;ALU_c_addsub_0_0_c_reg_fd_v12_0_6_viv;ALU_c_addsub_1_0;ALU_c_addsub_1_0_c_addsub_v12_0_14;ALU_c_addsub_1_0_c_addsub_v12_0_14_fabric_legacy;ALU_c_addsub_1_0_c_addsub_v12_0_14_legacy;ALU_c_addsub_1_0_c_addsub_v12_0_14_lut6_legacy;ALU_c_addsub_1_0_c_addsub_v12_0_14_viv;ALU_c_addsub_1_0_c_reg_fd_v12_0_6_viv;ALU_div_gen_0_2;ALU_div_gen_0_2_addsubreg_v;ALU_div_gen_0_2_addsubreg_v_10;ALU_div_gen_0_2_addsubreg_v_12;ALU_div_gen_0_2_addsubreg_v_15;ALU_div_gen_0_2_addsubreg_v_17;ALU_div_gen_0_2_addsubreg_v_19;ALU_div_gen_0_2_addsubreg_v_2;ALU_div_gen_0_2_addsubreg_v_21;ALU_div_gen_0_2_addsubreg_v_23;ALU_div_gen_0_2_addsubreg_v_25;ALU_div_gen_0_2_addsubreg_v_27;ALU_div_gen_0_2_addsubreg_v_29;ALU_div_gen_0_2_addsubreg_v_31;ALU_div_gen_0_2_addsubreg_v_4;ALU_div_gen_0_2_addsubreg_v_6;ALU_div_gen_0_2_addsubreg_v_8;ALU_div_gen_0_2_addsubreg_v__parameterized0;ALU_div_gen_0_2_bip_sdivider_synth;ALU_div_gen_0_2_c_addsub_lut6;ALU_div_gen_0_2_c_addsub_lut6_100;ALU_div_gen_0_2_c_addsub_lut6_105;ALU_div_gen_0_2_c_addsub_lut6_110;ALU_div_gen_0_2_c_addsub_lut6_40;ALU_div_gen_0_2_c_addsub_lut6_45;ALU_div_gen_0_2_c_addsub_lut6_50;ALU_div_gen_0_2_c_addsub_lut6_55;ALU_div_gen_0_2_c_addsub_lut6_60;ALU_div_gen_0_2_c_addsub_lut6_65;ALU_div_gen_0_2_c_addsub_lut6_70;ALU_div_gen_0_2_c_addsub_lut6_75;ALU_div_gen_0_2_c_addsub_lut6_80;ALU_div_gen_0_2_c_addsub_lut6_85;ALU_div_gen_0_2_c_addsub_lut6_90;ALU_div_gen_0_2_c_addsub_lut6_95;ALU_div_gen_0_2_c_addsub_lut6__parameterized1;ALU_div_gen_0_2_c_addsub_viv;ALU_div_gen_0_2_c_addsub_viv_104;ALU_div_gen_0_2_c_addsub_viv_109;ALU_div_gen_0_2_c_addsub_viv_39;ALU_div_gen_0_2_c_addsub_viv_44;ALU_div_gen_0_2_c_addsub_viv_49;ALU_div_gen_0_2_c_addsub_viv_54;ALU_div_gen_0_2_c_addsub_viv_59;ALU_div_gen_0_2_c_addsub_viv_64;ALU_div_gen_0_2_c_addsub_viv_69;ALU_div_gen_0_2_c_addsub_viv_74;ALU_div_gen_0_2_c_addsub_viv_79;ALU_div_gen_0_2_c_addsub_viv_84;ALU_div_gen_0_2_c_addsub_viv_89;ALU_div_gen_0_2_c_addsub_viv_94;ALU_div_gen_0_2_c_addsub_viv_99;ALU_div_gen_0_2_c_addsub_viv__parameterized0;ALU_div_gen_0_2_c_twos_comp_viv;ALU_div_gen_0_2_c_twos_comp_viv__parameterized0;ALU_div_gen_0_2_c_twos_comp_viv__parameterized1;ALU_div_gen_0_2_cmp2s_v;ALU_div_gen_0_2_cmp2s_v__parameterized0;ALU_div_gen_0_2_cmp2s_v__parameterized1_0;ALU_div_gen_0_2_div_gen_synth;ALU_div_gen_0_2_div_gen_v5_1_16;ALU_div_gen_0_2_div_gen_v5_1_16_viv;ALU_div_gen_0_2_dividervdc_v;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized1;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized11;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized15;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized19;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized23;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized27;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized3;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized31;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized35;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized39;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized43;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized47;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized51;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized55;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized59;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_11;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_13;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_16;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_18;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_20;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_22;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_24;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_26;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_28;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_3;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_30;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_32;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_33;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_5;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_7;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized5_9;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized63;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized70;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized7_14;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_102;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_107;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_112;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_42;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_47;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_52;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_57;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_62;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_67;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_72;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_77;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_82;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_87;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_92;ALU_div_gen_0_2_xbip_pipe_v3_0_6_viv__parameterized9_97;ALU_mod16_0_0;ALU_mod16_0_0_mod16;ALU_mult_gen_0_0;ALU_mult_gen_0_0_luts;ALU_mult_gen_0_0_mult_gen_v12_0_16;ALU_mult_gen_0_0_mult_gen_v12_0_16_viv;ALU_or16_0_0;ALU_or16_0_0_or16;ALU_xor16_0_0;ALU_xor16_0_0_xor16;Debounce_cb;Filter;ISA_decode;MUX;SSD;clk_divider;glbl;refresh_clk;register_file,,,,,,,,
C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sim_1/new/tb_ISA_decode.v,1617006858,verilog,,,,tb_ISA_decode,,,,,,,,
