

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 00:48:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col_Product  |       30|       30|         5|          1|          1|    27|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 8 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:48]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln55 = store i5 0, i5 %indvar_flatten15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 21 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 22 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln55 = store i4 0, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 23 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 24 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %k" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 25 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln55 = store i16 3, i16 %empty" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 26 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 27 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i5 %indvar_flatten15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 28 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp_eq  i5 %indvar_flatten15_load, i5 27" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 29 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%add_ln55_1 = add i5 %indvar_flatten15_load, i5 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 30 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc29, void %for.end31" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 31 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 32 'load' 'k_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 34 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 35 'load' 'i_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.62ns)   --->   "%add_ln55 = add i2 %i_load, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 36 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln57 = icmp_eq  i4 %indvar_flatten_load_1, i4 9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 37 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.34ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i2 0, i2 %j_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 38 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i2 %add_ln55, i2 %i_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 39 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i2 %select_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 40 'zext' 'zext_ln62' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln55_1, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.80ns)   --->   "%sub_ln62 = sub i4 %tmp, i4 %zext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 42 'sub' 'sub_ln62' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln55)   --->   "%xor_ln55 = xor i1 %icmp_ln57, i1 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 43 'xor' 'xor_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.39ns)   --->   "%icmp_ln61 = icmp_eq  i2 %k_load, i2 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 44 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln55 = and i1 %icmp_ln61, i1 %xor_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 45 'and' 'and_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.62ns)   --->   "%add_ln57 = add i2 %select_ln55, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 46 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.14ns)   --->   "%or_ln57 = or i1 %and_ln55, i1 %icmp_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 47 'or' 'or_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.34ns)   --->   "%select_ln57 = select i1 %or_ln57, i2 0, i2 %k_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 48 'select' 'select_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.34ns)   --->   "%select_ln57_2 = select i1 %and_ln55, i2 %add_ln57, i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 49 'select' 'select_ln57_2' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i2 %select_ln57_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59]   --->   Operation 50 'zext' 'zext_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.80ns)   --->   "%add_ln59 = add i4 %sub_ln62, i4 %zext_ln59" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59]   --->   Operation 51 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %select_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 52 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.80ns)   --->   "%add_ln62_1 = add i4 %sub_ln62, i4 %zext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 53 'add' 'add_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i4 %add_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 54 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 55 'getelementptr' 'a_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln57, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 56 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62_1 = sub i4 %tmp_1, i4 %zext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 57 'sub' 'sub_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln62_2 = add i4 %sub_ln62_1, i4 %zext_ln59" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 58 'add' 'add_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i4 %add_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 59 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 60 'getelementptr' 'b_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.73ns)   --->   "%a_load = load i4 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 61 'load' 'a_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 62 [2/2] (0.73ns)   --->   "%b_load = load i4 %b_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 62 'load' 'b_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 63 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %select_ln57, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 63 'add' 'add_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.39ns)   --->   "%icmp_ln61_1 = icmp_eq  i2 %add_ln61, i2 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 64 'icmp' 'icmp_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %ifFalse, void %ifTrue" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 65 'br' 'br_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 66 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "%add_ln57_1 = add i4 %indvar_flatten_load, i4 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 67 'add' 'add_ln57_1' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.18ns)   --->   "%select_ln57_3 = select i1 %icmp_ln57, i4 1, i4 %add_ln57_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 68 'select' 'select_ln57_3' <Predicate = (!icmp_ln55)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln55 = store i5 %add_ln55_1, i5 %indvar_flatten15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 69 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 %select_ln55_1, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 70 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln57 = store i4 %select_ln57_3, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 71 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %select_ln57_2, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 72 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln61 = store i2 %add_ln61, i2 %k" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 73 'store' 'store_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 74 [1/2] (0.73ns)   --->   "%a_load = load i4 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 74 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i8 %a_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 75 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (0.73ns)   --->   "%b_load = load i4 %b_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 76 'load' 'b_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i8 %b_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 77 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [3/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i16 %sext_ln62_1, i16 %sext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 78 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 79 [2/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i16 %sext_ln62_1, i16 %sext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 79 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.12>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 80 'load' 'p_load' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.29ns)   --->   "%select_ln57_1 = select i1 %or_ln57, i16 3, i16 %p_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 81 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62 = mul i16 %sext_ln62_1, i16 %sext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 82 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %select_ln57_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 83 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:68]   --->   Operation 96 'ret' 'ret_ln68' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.56>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_Product_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Col_Product_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i4 %add_ln59" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59]   --->   Operation 87 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln59_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:59]   --->   Operation 88 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution2/directives.tcl:7]   --->   Operation 89 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:61]   --->   Operation 90 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %select_ln57_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 91 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62, i4 %res_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 92 'store' 'store_ln62' <Predicate = (icmp_ln61_1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.46ns)   --->   "%store_ln62 = store i16 %add_ln62, i16 %empty" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 94 'store' 'store_ln62' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 011111]
k                     (alloca           ) [ 010000]
j                     (alloca           ) [ 010000]
indvar_flatten        (alloca           ) [ 010000]
i                     (alloca           ) [ 010000]
indvar_flatten15      (alloca           ) [ 010000]
spectopmodule_ln48    (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln55            (store            ) [ 000000]
br_ln55               (br               ) [ 000000]
indvar_flatten15_load (load             ) [ 000000]
icmp_ln55             (icmp             ) [ 011110]
add_ln55_1            (add              ) [ 000000]
br_ln55               (br               ) [ 000000]
k_load                (load             ) [ 000000]
j_load                (load             ) [ 000000]
indvar_flatten_load_1 (load             ) [ 000000]
i_load                (load             ) [ 000000]
add_ln55              (add              ) [ 000000]
icmp_ln57             (icmp             ) [ 000000]
select_ln55           (select           ) [ 000000]
select_ln55_1         (select           ) [ 000000]
zext_ln62             (zext             ) [ 000000]
tmp                   (bitconcatenate   ) [ 000000]
sub_ln62              (sub              ) [ 000000]
xor_ln55              (xor              ) [ 000000]
icmp_ln61             (icmp             ) [ 000000]
and_ln55              (and              ) [ 000000]
add_ln57              (add              ) [ 000000]
or_ln57               (or               ) [ 011110]
select_ln57           (select           ) [ 000000]
select_ln57_2         (select           ) [ 000000]
zext_ln59             (zext             ) [ 000000]
add_ln59              (add              ) [ 011111]
zext_ln62_1           (zext             ) [ 000000]
add_ln62_1            (add              ) [ 000000]
zext_ln62_2           (zext             ) [ 000000]
a_addr                (getelementptr    ) [ 011000]
tmp_1                 (bitconcatenate   ) [ 000000]
sub_ln62_1            (sub              ) [ 000000]
add_ln62_2            (add              ) [ 000000]
zext_ln62_3           (zext             ) [ 000000]
b_addr                (getelementptr    ) [ 011000]
add_ln61              (add              ) [ 000000]
icmp_ln61_1           (icmp             ) [ 011111]
br_ln61               (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
add_ln57_1            (add              ) [ 000000]
select_ln57_3         (select           ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln55            (store            ) [ 000000]
store_ln57            (store            ) [ 000000]
store_ln57            (store            ) [ 000000]
store_ln61            (store            ) [ 000000]
a_load                (load             ) [ 000000]
sext_ln62             (sext             ) [ 010110]
b_load                (load             ) [ 000000]
sext_ln62_1           (sext             ) [ 010110]
p_load                (load             ) [ 000000]
select_ln57_1         (select           ) [ 010001]
mul_ln62              (mul              ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
empty_6               (speclooptripcount) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
zext_ln59_1           (zext             ) [ 000000]
res_addr              (getelementptr    ) [ 000000]
specpipeline_ln7      (specpipeline     ) [ 000000]
specloopname_ln61     (specloopname     ) [ 000000]
add_ln62              (add              ) [ 000000]
store_ln62            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
store_ln62            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
ret_ln68              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_Product_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Product_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="empty_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="k_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten15_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="b_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="res_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln62_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln55_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="5" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln55_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln55_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln55_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln55_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln55_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten15_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln55_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln55_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_load_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln55_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln57_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln55_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln55_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln62_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln62_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xor_ln55_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln55/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln61_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln55_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln57_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln57_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln57_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln57_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln59_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln59_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln62_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln62_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln62_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln62_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln62_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln62_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln61_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln61_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="indvar_flatten_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln57_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln57_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_3/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln55_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln55_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln57_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln57_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="2" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln61_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln62_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln62_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="3"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln57_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="3"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="0" index="2" bw="16" slack="0"/>
<pin id="395" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln59_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="4"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln62_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="4"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="406" class="1007" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="16" slack="0"/>
<pin id="410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/2 add_ln62/4 "/>
</bind>
</comp>

<comp id="416" class="1005" name="empty_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="423" class="1005" name="k_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="430" class="1005" name="j_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="437" class="1005" name="indvar_flatten_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="445" class="1005" name="i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="452" class="1005" name="indvar_flatten15_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln55_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="3"/>
<pin id="461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="463" class="1005" name="or_ln57_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="3"/>
<pin id="465" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln57 "/>
</bind>
</comp>

<comp id="468" class="1005" name="add_ln59_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="4"/>
<pin id="470" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="473" class="1005" name="a_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="1"/>
<pin id="475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="b_addr_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="1"/>
<pin id="480" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln61_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="4"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="sext_ln62_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62 "/>
</bind>
</comp>

<comp id="492" class="1005" name="sext_ln62_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="select_ln57_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="175" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="190" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="204" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="190" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="172" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="196" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="242" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="190" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="172" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="242" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="248" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="196" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="224" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="260" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="224" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="260" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="286" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="276" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="330"><net_src comp="260" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="190" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="166" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="204" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="347" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="268" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="326" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="102" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="108" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="411"><net_src comp="384" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="380" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="391" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="406" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="415"><net_src comp="406" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="419"><net_src comp="64" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="426"><net_src comp="68" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="433"><net_src comp="72" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="440"><net_src comp="76" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="448"><net_src comp="80" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="455"><net_src comp="84" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="462"><net_src comp="160" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="254" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="471"><net_src comp="280" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="476"><net_src comp="88" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="481"><net_src comp="95" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="486"><net_src comp="332" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="380" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="495"><net_src comp="384" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="500"><net_src comp="391" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="406" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {1 2 }
	Port: matrixmul : b | {1 2 }
  - Chain level:
	State 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		indvar_flatten15_load : 1
		icmp_ln55 : 2
		add_ln55_1 : 2
		br_ln55 : 3
		k_load : 1
		j_load : 1
		indvar_flatten_load_1 : 1
		i_load : 1
		add_ln55 : 2
		icmp_ln57 : 2
		select_ln55 : 3
		select_ln55_1 : 3
		zext_ln62 : 4
		tmp : 4
		sub_ln62 : 5
		xor_ln55 : 3
		icmp_ln61 : 2
		and_ln55 : 3
		add_ln57 : 4
		or_ln57 : 3
		select_ln57 : 3
		select_ln57_2 : 3
		zext_ln59 : 4
		add_ln59 : 5
		zext_ln62_1 : 4
		add_ln62_1 : 5
		zext_ln62_2 : 6
		a_addr : 7
		tmp_1 : 4
		sub_ln62_1 : 5
		add_ln62_2 : 6
		zext_ln62_3 : 7
		b_addr : 8
		a_load : 8
		b_load : 9
		add_ln61 : 4
		icmp_ln61_1 : 5
		br_ln61 : 6
		indvar_flatten_load : 1
		add_ln57_1 : 2
		select_ln57_3 : 3
		store_ln55 : 3
		store_ln55 : 4
		store_ln57 : 4
		store_ln57 : 4
		store_ln61 : 5
	State 2
		sext_ln62 : 1
		sext_ln62_1 : 1
		mul_ln62 : 2
	State 3
	State 4
		select_ln57_1 : 1
		add_ln62 : 2
	State 5
		res_addr : 1
		store_ln62 : 2
		store_ln62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln55_1_fu_166  |    0    |    0    |    12   |
|          |    add_ln55_fu_184   |    0    |    0    |    9    |
|          |    add_ln57_fu_248   |    0    |    0    |    9    |
|    add   |    add_ln59_fu_280   |    0    |    0    |    12   |
|          |   add_ln62_1_fu_290  |    0    |    0    |    12   |
|          |   add_ln62_2_fu_315  |    0    |    0    |    7    |
|          |    add_ln61_fu_326   |    0    |    0    |    9    |
|          |   add_ln57_1_fu_341  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln55_fu_160   |    0    |    0    |    9    |
|   icmp   |   icmp_ln57_fu_190   |    0    |    0    |    9    |
|          |   icmp_ln61_fu_236   |    0    |    0    |    8    |
|          |  icmp_ln61_1_fu_332  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln55_fu_196  |    0    |    0    |    2    |
|          | select_ln55_1_fu_204 |    0    |    0    |    2    |
|  select  |  select_ln57_fu_260  |    0    |    0    |    2    |
|          | select_ln57_2_fu_268 |    0    |    0    |    2    |
|          | select_ln57_3_fu_347 |    0    |    0    |    4    |
|          | select_ln57_1_fu_391 |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln62_fu_224   |    0    |    0    |    12   |
|          |   sub_ln62_1_fu_309  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln55_fu_230   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln55_fu_242   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln57_fu_254    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_406      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln62_fu_212   |    0    |    0    |    0    |
|          |   zext_ln59_fu_276   |    0    |    0    |    0    |
|   zext   |  zext_ln62_1_fu_286  |    0    |    0    |    0    |
|          |  zext_ln62_2_fu_296  |    0    |    0    |    0    |
|          |  zext_ln62_3_fu_321  |    0    |    0    |    0    |
|          |  zext_ln59_1_fu_398  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_216      |    0    |    0    |    0    |
|          |     tmp_1_fu_301     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln62_fu_380   |    0    |    0    |    0    |
|          |  sext_ln62_1_fu_384  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   169   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     a_addr_reg_473     |    4   |
|    add_ln59_reg_468    |    4   |
|     b_addr_reg_478     |    4   |
|      empty_reg_416     |   16   |
|        i_reg_445       |    2   |
|    icmp_ln55_reg_459   |    1   |
|   icmp_ln61_1_reg_483  |    1   |
|indvar_flatten15_reg_452|    5   |
| indvar_flatten_reg_437 |    4   |
|        j_reg_430       |    2   |
|        k_reg_423       |    2   |
|     or_ln57_reg_463    |    1   |
|  select_ln57_1_reg_497 |   16   |
|   sext_ln62_1_reg_492  |   16   |
|    sext_ln62_reg_487   |   16   |
+------------------------+--------+
|          Total         |   94   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_406    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_406    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   || 1.88214 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   94   |   210  |
+-----------+--------+--------+--------+--------+
