// Seed: 3848673118
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_13 = 0;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output wire id_8,
    input tri id_9,
    output supply0 id_10,
    input wor id_11,
    input wor id_12,
    output supply1 id_13,
    input tri1 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
