// Seed: 2571416093
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2
);
  wire id_4 = id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd96
) (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    input wire _id_4,
    input tri id_5
);
  bit id_7;
  assign id_3 = id_5;
  logic [1 : id_4] id_8;
  always @(posedge 1 or posedge id_7) begin : LABEL_0
    id_7 <= 1;
  end
  assign id_8 = 1 ? 1'b0 : 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
  task id_9;
    begin : LABEL_1
      $clog2(24);
      ;
    end
  endtask
endmodule
