<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Vector Convert</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 0px;}.level3{margin-left: 15px;}.level4{margin-left: 15px;}h4 {color:#c06838;}.level5{margin-left: 15px;}.level6{margin-left: 15px;}table {border-spacing: 2px;display: block;font-size: 14px;overflow: auto;width: 100%;margin-bottom: 16px;border-spacing: 0;border-collapse: collapse;}td {padding: 6px 13px;border: 1px solid #dfe2e5;}th {font-weight: 600;padding: 6px 13px;border: 1px solid #dfe2e5;}tr {background-color: #fff;border-top: 1px solid #c6cbd1;}table tr:nth-child(2n) {background-color: #f6f8fa;}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">Vector Convert</h1>
</header>
<section id="vector-convert" class="level1">
<h1>Vector Convert</h1>
<p>The Vector Convert block supports Data Type Conversion feature for
vector type inputs.</p>
<p>Hardware notes: Rounding and saturating require hardware resources;
truncating and wrapping do not.</p>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAGgAAABLCAYAAACcJMI5AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAGjElEQVR4nO2cfWxT1RuAn3YtDsRI5tYNFWP0F020kcTPREFlC37gR6IxihqXTTGoJBCBEVFnMDoQJhKUKSr8IBiTYYwfUaNGConfaFCBTUVUGMvY1m7r6Lr29t72Xv+YXcb6Ybfe9Z5u5/mz9+b0ve/Tc+655749NsMwDCTCYrc6AEl6HOkO2my2XMUx4Uk1kKUVBPD1/g7Tg5GczKyZZSmP/aeg/2pAMnoy+fFnJCjTxiSZk+mPXk4SBEcKEpyMh7ixwm63UVY0GS2qWx1KAr1B1fK4LBc0qcDO6VMnWR1GSny9iqXfb/kQp2gx2nwh5HpGciwXBBDoV+n0h9GlpQSEEATgD0TwByJS0jCEEQTg9Sv09Wvo4s0XLEMoQQDt3SHCipZybWqiIZwgw4BWXwhF1TGQkoQTBAMru8c6gwPPIBO8JwkpCEDXDVo6gkR1mMgdSVhBANGoQUtH34Se2QktCEDVdFo6+tEnqCPLl3oyQVGjHOvoY+pkZ1btFE8rNCmi3JEXggB0A7oDEfQsu1K+SRJ+iAOYUujgvDNPo6xoitWh5Bw7QFdXF/X19fh8PqvjSWBKoYMZpVMB0KIxi6MZO1Ll3g6wbds2VqxYQXl5OV6vN6eBpSMuxz4BiotS5d4OUFVVhdvtpqmpiYqKCiEkZSvnu688PFJ5Kwd+3mtuYFny1Z7Pkn6eKvd2gJKSEjwejzCSzOg555x7PrOuv9G8oEygu6uTXZ++n/RYqtwPzuJcLhcej4eKiorBE63ArGHtrBnnmhLPcA7+8gMb19Viw8bV182leuEyvv3yC3Zs2YjTOYliVxm1dZvwdbZTV7uYAoeDiKLw9PMv82bDWvb/tJfGHa8ltDs89x6PB5fLdfIsLi4pbjPXZCvn80/e5aU1Kzl8aOxif7HuCZ5fv5U33v6Uw783c6LXT6+/h+defJNXtr5HRFFoPrCPPbs+4tqKeWzYvJPHV9bR0+3jrnsfYualVzG/8tGEdofnPt6TEp6DXC4XjY2NuN3uMbvIZIxUzvvvbMfz+YcAtB79m/uqHuOeBxZy4y13AbBjy0b2frObPw81c8Lfw+zym7OOUdM0+k74KZt+NgCrN/wfAFfpdF5YtQyn08lff/xKX6CXy6+czdPLF9Dedow5c2/DPfNymg/sS9v+0Nw3NTWxaNGiREFer5f58+dnfTEjYTQ95467q7jj7io629t4cmk1t915/0nHKxcsoXLBElPjTFWq/sKqpWx+62OKS8qoq10MwP8uvJhtO3fx/Td72LR+FfNuv4fzL7gobftDc+92u2loaDh5iPN6vYPjYK56UDbDmq7rrH5mCUtXrmHKqVPND24YDoeTaUXFHP37MIZh8OTjD9Le1ko4HKLoDBe9/m5+/vFbNE1l12cf0NZ6lDlzb6V64VIO/XYQm92OqqlJ2x6e+/g9yJHuhNLS0jG94MmnFGR1z3lry0YuveIaLr7kMnMDS8Pyp9ayunYx0ViU2XNuYvpZM7hh3p08VnU7ZdPPpnLBErY0rKOmtp51z9VQWDgZ3dBZ/tRazigu5fBvB9m0/tmEdpPJAbAZhmH4fD7Ky8sTTrDZbHy9v4NZM8vGpDa7ZFrhiNbGunqVwTq15gP7eOOVNWx4fSd2e8GYf5/ZDM1pvE57uBz4d5q9ffv2pPZEZuur9fR0+1j88MCk4LIrZ1G9cJnFUY2eVLl3AFRXVwMDKwolJSW5j24UvLS50eoQTGX37t1Jc+8AKC4upqamJudBjZTRvipwOgro6AmZHI25pOoYefM+KM5oJXUH7ATDGkWnF+bV4mtevA/KBt2Alo4gETVGOBKjpT2Irht5Uyw0rgXpBrR2Bgkp0cHPFDXKkfY+YrqRFyVd41ZQMjlxVE3nSHsANSZ+ceS4FJROTpxo1ODI8SBKRBe6zHjcCcpEzuC5/xZHhsJRYQv2x5WgkciJYxgGrb5++kKqkAWS40bQaOTEMQw43hUS8v9J40JQNnKG4vUreP2KUJO7vBdklpw4/kCE410Dqw5Oh/XpybuVhKGYLSdOoF9FVWOoMetnDpYK6g0mf3mVKcGwRjgyNsWMiiZGkaSlgrSobvk+BKJj/SArSYsUJDhSkOBkfA+Sm/pZQ0aC5GZ+1iGHOMGxpds3W+76mztGteuvyO9JJgpyiBMcKUhwpCDBkYIERwoSHClIcKQgwZGCBEcKEhwpSHCkIMGRggRHChIcKUhwpCDBkYIERwoSnH8AhZr6FLolARMAAAAASUVORK5CYII=" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>The Vector Convert block converts each input sample to a number of a
desired arithmetic type. For example, a number can be converted to a
signed (two&#39;s complement) or unsigned value.</p>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="basic-tab" class="level3">
<h3>Basic tab</h3>
<p>Parameters specific to the Basic tab are as follows:</p>
<section id="output-type" class="level4">
<h4>Output Type</h4>
<p>Specify the output data type.</p>
<ul>
<li>Boolean</li>
<li>Fixed-point</li>
<li>Floating-point</li>
</ul>
</section>
<section id="arithmetic-type" class="level4">
<h4>Arithmetic Type</h4>
<p>If the Output Type is specified as fixed-point, you can select Signed
(twoâ€™s comp) or Unsigned.</p>
</section>
<section id="fixed-point-precision" class="level4">
<h4>Fixed-point Precision</h4>
<section id="number-of-bits" class="level5">
<h5>Number of bits</h5>
<p>Specifies the bit location of the binary point, where bit zero is the
least significant bit</p>
</section>
<section id="binary-point" class="level5">
<h5>Binary point</h5>
<p>Specifies the bit location of the binary point, where bit zero is the
least significant bit.</p>
</section>
</section>
<section id="floating-point-precision" class="level4">
<h4>Floating-point Precision</h4>
<section id="single" class="level5">
<h5>Single</h5>
<p>Specifies single precision (32 bits).</p>
</section>
<section id="double" class="level5">
<h5>Double</h5>
<p>Specifies double precision (64 bits).</p>
</section>
<section id="custom" class="level5">
<h5>Custom</h5>
<p>Activates the field below so you can specify the Exponent width and
the Fraction width.</p>
</section>
</section>
<section id="exponent-width" class="level4">
<h4>Exponent width</h4>
<p>Specify the exponent width.</p>
</section>
<section id="fraction-width" class="level4">
<h4>Fraction width</h4>
<p>Specify the fraction width.</p>
</section>
<section id="quantization" class="level4">
<h4>Quantization</h4>
<p>Quantization errors occur when the number of fractional bits is
insufficient to represent the fractional portion of a value. The options
are to Truncate (for example, to discard bits to the right of the least
significant representable bit), or to Round(unbiased: +/- inf) or Round
(unbiased: even values).</p>
<p>Round (unbiased: +/- inf) also known as &quot;Symmetric Round (towards +/-
inf)&quot; or &quot;Symmetric Round (away from zero)&quot;. This is similar to the
MATLAB round() function. This method rounds the value to the nearest
desired bit away from zero and when there is a value at the midpoint
between two possible rounded values, the one with the larger magnitude
is selected. For example, to round 01.0110 to a Fix_4_2, this yields
01.10, since 01.0110 is exactly between 01.01 and 01.10 and the latter
is further from zero.</p>
<p>Round (unbiased: even values) also known as &quot;Convergent Round (toward
even)&quot; or &quot;Unbiased Rounding&quot;. Symmetric rounding is biased because it
rounds all ambiguous midpoints away from zero which means the average
magnitude of the rounded results is larger than the average magnitude of
the raw results. Convergent rounding removes this by alternating between
a symmetric round toward zero and symmetric round away from zero. That
is, midpoints are rounded toward the nearest even number. For example,
to round 01.0110 to a Fix_4_2, this yields 01.10, since 01.0110 is
exactly between 01.01 and 01.10 and the latter is even. To round 01.1010
to a Fix_4_2, this yields 01.10, since 01.1010 is exactly between 01.10
and 01.11 and the former is even.</p>
</section>
<section id="overflow" class="level4">
<h4>Overflow</h4>
<p>Overflow errors occur when a value lies outside the representable
range. For overflow the options are to Saturate to the largest
positive/smallest negative value, to Wrap (for example, to discard bits
to the left of the most significant representable bit), or to Flag as
error (an overflow as a Simulink error) during simulation. Flag as error
is a simulation only feature. The hardware generated is the same as when
Wrap is selected.</p>
</section>
<section id="optional-ports" class="level4">
<h4>Optional Ports</h4>
<section id="provide-enable-port" class="level5">
<h5>Provide enable port</h5>
<p>Activates an optional enable (en) pin on the block. When the enable
signal is not asserted the block holds its current state until the
enable signal is asserted again or the reset signal is asserted.</p>
</section>
</section>
<section id="latency" class="level4">
<h4>Latency</h4>
<p>The Latency value defines the number of sample periods by which the
block&#39;s output is delayed. One sample period might correspond to
multiple clock cycles in the corresponding FPGA implementation (for
example, when the hardware is over-clocked with respect to the Simulink
model). Model Composer will not perform extensive pipelining unless you
select the Pipeline for maximum performance option (described below);
additional latency is usually implemented as a shift register on the
output of the block.</p>
</section>
<section id="super-sample-rate-ssr" class="level4">
<h4>Super Sample Rate (SSR)</h4>
<p>This configurable GUI parameter is primarily used to control
processing of multiple data samples on every sample period. This blocks
enable 1-D vector data support for the primary block operation.</p>
</section>
</section>
<section id="implementation-tab" class="level3">
<h3>Implementation tab</h3>
<p>Parameters specific to the Implementation tab are as follows:</p>
<section id="performance-parameters" class="level4">
<h4>Performance Parameters</h4>
<section id="pipeline-for-maximum-performance" class="level5">
<h5>Pipeline for maximum performance</h5>
<p>The LogiCOREâ„¢ can be internally pipelined to optimize for speed
instead of area. Selecting this option puts all user defined latency
into the core until the maximum allowable latency is reached. If the
Pipeline for maximum performance option is not selected and latency is
greater than zero, a single output register is put in the core and
additional latency is added on the output of the core.</p>
<p>The Pipeline for maximum performance option adds the pipeline
registers throughout the block, so that the latency is distributed,
instead of adding it only at the end. This helps to meet tight timing
constraints in the design.</p>
<p>Other parameters used by this block are explained in the topic <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;GEN&#39;))">Common
Options in Block Parameter Dialog Boxes</a>.</p>
</section>
</section>
</section>
</section>
<section id="logicore-documentation" class="level2">
<h2>LogiCOREâ„¢ Documentation</h2>
<p>Floating-Point Operator LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/ud/document?isLatest=true&amp;url=pg060-floating-point&amp;ft:locale=en-US">PG060</a>)</p>
</section>
</section>
</body>
</html>
