$date
  Mon Aug  1 17:17:11 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_control_llenado $end
$var reg 1 ! rst $end
$var reg 1 " clk $end
$var reg 1 # b $end
$var reg 1 $ t $end
$var reg 1 % m $end
$scope module simblk00 $end
$var reg 1 & rst $end
$var reg 1 ' clk $end
$var reg 1 ( b $end
$var reg 1 ) t $end
$var reg 1 * m $end
$var reg 1 + qn $end
$var reg 1 , qp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
0+
0,
#50000000
1"
1'
#100000000
0"
0'
#110000000
1!
1&
#150000000
1"
1'
#200000000
0"
0'
#250000000
1"
1'
#300000000
0"
0'
#350000000
1"
1'
#400000000
0"
0'
#425000000
0$
0)
#450000000
1"
1'
#500000000
0"
0'
#550000000
1"
1'
#600000000
0"
0'
#650000000
1"
1'
#700000000
0"
0'
#725000000
0#
0(
1+
#750000000
1"
1%
1'
1*
1,
#800000000
0"
0'
#850000000
1"
1'
#900000000
0"
0'
#950000000
1"
1'
#1000000000
0"
0'
#1025000000
1#
1(
#1050000000
1"
1'
#1100000000
0"
0'
#1150000000
1"
1'
#1200000000
0"
0'
#1250000000
1"
1'
#1300000000
0"
0'
#1325000000
1$
1)
0+
#1350000000
1"
0%
1'
0*
0,
#1400000000
0"
0'
#1450000000
1"
1'
#1500000000
0"
0'
#1550000000
1"
1'
#1600000000
0"
0'
