Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 14 20:31:34 2023
| Host         : DESKTOP-E5CO6PB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rca_16bit_timing_summary_routed.rpt -pb rca_16bit_timing_summary_routed.pb -rpx rca_16bit_timing_summary_routed.rpx -warn_on_violation
| Design       : rca_16bit
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 4.417ns (38.084%)  route 7.181ns (61.916%))
  Logic Levels:           10  (IBUF=1 LUT5=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.067     5.891 r  Sum_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.709     6.600    Carry_11
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.170     6.770 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.466     7.235    Carry_13
    SLICE_X0Y31          LUT5 (Prop_lut5_I2_O)        0.067     7.302 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.758     9.060    Cout_OBUF
    N16                  OBUF (Prop_obuf_I_O)         2.539    11.599 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    11.599    Cout
    N16                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.507ns  (logic 4.367ns (37.948%)  route 7.140ns (62.052%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.067     5.891 r  Sum_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.709     6.600    Carry_11
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.170     6.770 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.466     7.235    Carry_13
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.053     7.288 r  Sum_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.717     9.005    Sum_OBUF[14]
    K26                  OBUF (Prop_obuf_I_O)         2.502    11.507 r  Sum_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.507    Sum[14]
    K26                                                               r  Sum[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.496ns  (logic 4.364ns (37.963%)  route 7.132ns (62.037%))
  Logic Levels:           10  (IBUF=1 LUT5=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.067     5.891 r  Sum_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.709     6.600    Carry_11
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.170     6.770 r  Cout_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.466     7.235    Carry_13
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     7.288 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.708     8.996    Sum_OBUF[15]
    K25                  OBUF (Prop_obuf_I_O)         2.500    11.496 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.496    Sum[15]
    K25                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 4.416ns (40.220%)  route 6.563ns (59.780%))
  Logic Levels:           9  (IBUF=1 LUT5=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.067     5.891 r  Sum_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.709     6.600    Carry_11
    SLICE_X0Y29          LUT5 (Prop_lut5_I3_O)        0.181     6.781 r  Sum_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.605     8.386    Sum_OBUF[13]
    R26                  OBUF (Prop_obuf_I_O)         2.593    10.979 r  Sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.979    Sum[13]
    R26                                                               r  Sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.513ns  (logic 4.294ns (40.847%)  route 6.219ns (59.153%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.067     5.891 r  Sum_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.253     6.144    Carry_11
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.170     6.314 r  Sum_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.031    Sum_OBUF[12]
    P26                  OBUF (Prop_obuf_I_O)         2.483    10.513 r  Sum_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.513    Sum[12]
    P26                                                               r  Sum[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.091ns  (logic 4.125ns (40.882%)  route 5.966ns (59.119%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT3 (Prop_lut3_I2_O)        0.053     5.877 r  Sum_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.717     7.593    Sum_OBUF[10]
    L25                  OBUF (Prop_obuf_I_O)         2.498    10.091 r  Sum_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.091    Sum[10]
    L25                                                               r  Sum[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 4.129ns (40.939%)  route 5.957ns (59.061%))
  Logic Levels:           8  (IBUF=1 LUT5=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.170     5.358 r  Sum_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.466     5.824    Carry_9
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.053     5.877 r  Sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.708     7.585    Sum_OBUF[11]
    M25                  OBUF (Prop_obuf_I_O)         2.502    10.086 r  Sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.086    Sum[11]
    M25                                                               r  Sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 4.171ns (43.629%)  route 5.389ns (56.371%))
  Logic Levels:           7  (IBUF=1 LUT5=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.722     5.188    Carry_7
    SLICE_X0Y25          LUT5 (Prop_lut5_I3_O)        0.181     5.369 r  Sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.606     6.975    Sum_OBUF[9]
    P24                  OBUF (Prop_obuf_I_O)         2.585     9.560 r  Sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.560    Sum[9]
    P24                                                               r  Sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 4.054ns (44.558%)  route 5.044ns (55.442%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.182     4.466 r  Sum_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.266     4.732    Carry_7
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.170     4.902 r  Sum_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.716     6.619    Sum_OBUF[8]
    N24                  OBUF (Prop_obuf_I_O)         2.479     9.098 r  Sum_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.098    Sum[8]
    N24                                                               r  Sum[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 3.882ns (44.790%)  route 4.786ns (55.210%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.590     2.392    A_IBUF[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.063     2.455 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.317     2.771    Carry_1
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.179     2.950 r  Sum_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.582     3.533    Carry_3
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.179     3.712 r  Sum_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.573     4.284    Carry_5
    SLICE_X0Y23          LUT5 (Prop_lut5_I3_O)        0.170     4.454 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.724     6.178    Sum_OBUF[7]
    N26                  OBUF (Prop_obuf_I_O)         2.490     8.668 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.668    Sum[7]
    N26                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[9]
                            (input port)
  Destination:            Sum[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.481ns (65.063%)  route 0.795ns (34.937%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  B[9] (IN)
                         net (fo=0)                   0.000     0.000    B[9]
    N22                  IBUF (Prop_ibuf_I_O)         0.113     0.113 r  B_IBUF[9]_inst/O
                         net (fo=2, routed)           0.301     0.414    B_IBUF[9]
    SLICE_X0Y25          LUT5 (Prop_lut5_I0_O)        0.030     0.444 r  Sum_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.495     0.938    Sum_OBUF[9]
    P24                  OBUF (Prop_obuf_I_O)         1.338     2.277 r  Sum_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.277    Sum[9]
    P24                                                               r  Sum[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[13]
                            (input port)
  Destination:            Sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.492ns (65.224%)  route 0.795ns (34.776%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  B[13] (IN)
                         net (fo=0)                   0.000     0.000    B[13]
    M22                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  B_IBUF[13]_inst/O
                         net (fo=2, routed)           0.301     0.416    B_IBUF[13]
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.030     0.446 r  Sum_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.494     0.941    Sum_OBUF[13]
    R26                  OBUF (Prop_obuf_I_O)         1.346     2.287 r  Sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.287    Sum[13]
    R26                                                               r  Sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.419ns (61.589%)  route 0.885ns (38.411%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T25                  IBUF (Prop_ibuf_I_O)         0.104     0.104 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.379     0.483    B_IBUF[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.028     0.511 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.017    Sum_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.287     2.305 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.305    Sum[3]
    N19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[11]
                            (input port)
  Destination:            Sum[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.468ns (63.663%)  route 0.838ns (36.337%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N23                                               0.000     0.000 r  B[11] (IN)
                         net (fo=0)                   0.000     0.000    B[11]
    N23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  B_IBUF[11]_inst/O
                         net (fo=2, routed)           0.301     0.410    B_IBUF[11]
    SLICE_X0Y27          LUT5 (Prop_lut5_I0_O)        0.028     0.438 r  Sum_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.537     0.975    Sum_OBUF[11]
    M25                  OBUF (Prop_obuf_I_O)         1.330     2.305 r  Sum_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.305    Sum[11]
    M25                                                               r  Sum[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.435ns (62.151%)  route 0.874ns (37.849%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           0.353     0.443    B_IBUF[1]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.028     0.471 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.521     0.992    Sum_OBUF[1]
    M24                  OBUF (Prop_obuf_I_O)         1.317     2.309 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.309    Sum[1]
    M24                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[15]
                            (input port)
  Destination:            Sum[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.472ns (63.731%)  route 0.838ns (36.269%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  B[15] (IN)
                         net (fo=0)                   0.000     0.000    B[15]
    P20                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  B_IBUF[15]_inst/O
                         net (fo=2, routed)           0.301     0.417    B_IBUF[15]
    SLICE_X0Y31          LUT5 (Prop_lut5_I0_O)        0.028     0.445 r  Sum_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.537     0.981    Sum_OBUF[15]
    K25                  OBUF (Prop_obuf_I_O)         1.328     2.310 r  Sum_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.310    Sum[15]
    K25                                                               r  Sum[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[15]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.438ns (61.887%)  route 0.885ns (38.113%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  B[15] (IN)
                         net (fo=0)                   0.000     0.000    B[15]
    P20                  IBUF (Prop_ibuf_I_O)         0.116     0.116 r  B_IBUF[15]_inst/O
                         net (fo=2, routed)           0.301     0.417    B_IBUF[15]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.030     0.447 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.585     1.031    Cout_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.292     2.323 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.323    Cout
    N16                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.430ns (61.253%)  route 0.905ns (38.747%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    R23                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  B_IBUF[5]_inst/O
                         net (fo=2, routed)           0.352     0.453    B_IBUF[5]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.028     0.481 r  Sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.553     1.034    Sum_OBUF[5]
    R25                  OBUF (Prop_obuf_I_O)         1.301     2.335 r  Sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.335    Sum[5]
    R25                                                               r  Sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[7]
                            (input port)
  Destination:            Sum[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.436ns (61.352%)  route 0.905ns (38.648%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    P21                  IBUF (Prop_ibuf_I_O)         0.089     0.089 r  B_IBUF[7]_inst/O
                         net (fo=2, routed)           0.352     0.441    B_IBUF[7]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.028     0.469 r  Sum_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.553     1.022    Sum_OBUF[7]
    N26                  OBUF (Prop_obuf_I_O)         1.319     2.341 r  Sum_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.341    Sum[7]
    N26                                                               r  Sum[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.408ns (59.442%)  route 0.961ns (40.558%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.450     0.537    B_IBUF[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.028     0.565 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.510     1.075    Sum_OBUF[2]
    M20                  OBUF (Prop_obuf_I_O)         1.293     2.369 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.369    Sum[2]
    M20                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------





