#include <stdio.h>
#include <string.h>
#include <stdlib.h>

#include "kit_assert.h"
#include <stdint.h>

/* FreeRTOS includes */
#include "FreeRTOS.h"
#include "task.h"
#include "semphr.h"

#include "i2c_if.h"
#include "uartstdio.h"
#include "i2c_cmd.h"

#include "hw_ver.h"

#include "stdbool.h"

#define MAX_MEASURE_TIME		10

#define FAILURE                 -1
#define SUCCESS                 0

#define RETERR_IF_TRUE(condition) {if(condition) return FAILURE;}
#define RET_IF_ERR(Func)          {int iRetVal = (Func); \
                                   if (SUCCESS != iRetVal) \
                                     return  iRetVal;}
#define BUF_SIZE 2

extern volatile bool booted;
#define TRY_OR_GOTOFAIL(a) do { if( booted ) { assert(a==SUCCESS) } else { a; } } while(0)

#define Codec_addr 0x1A
#define DELAY_CODEC 5
#include "stdbool.h"
static bool old_light_sensor;
//*****************************************************************************
//
//! Display the buffer contents over I2C
//!
//! \param  pucDataBuf is the pointer to the data store to be displayed
//! \param  ucLen is the length of the data to be displayed
//!
//! \return none
//!
//*****************************************************************************
static void DisplayBuffer(unsigned char *pucDataBuf, unsigned char ucLen) {
	unsigned char ucBufIndx = 0;
	LOGI("Read contents");
	LOGI("\n\r");
	while (ucBufIndx < ucLen) {
		LOGI(" 0x%x, ", pucDataBuf[ucBufIndx]);
		ucBufIndx++;
		if ((ucBufIndx % 8) == 0) {
			LOGI("\n\r");
		}
	}
	LOGI("\n\r");
}

int Cmd_i2c_read(int argc, char *argv[]) {
	unsigned char ucDevAddr, ucLen;
	unsigned char aucDataBuf[256];
	char *pcErrPtr;
	int iRetVal;

	if (argc != 3) {
		LOGI(
				"read  <dev_addr> <rdlen> \n\r\t - Read data frpm the specified i2c device\n\r");
		return FAILURE;
	}

	// Get the device address
	//
	ucDevAddr = (unsigned char) strtoul(argv[2], &pcErrPtr, 16);
	//
	// Get the length of data to be read
	//
	ucLen = (unsigned char) strtoul(argv[3], &pcErrPtr, 10);

	// Read the specified length of data
	//
	iRetVal = I2C_IF_Read(ucDevAddr, aucDataBuf, ucLen);

	if (iRetVal == SUCCESS) {
		LOGI("I2C_IF_ Read complete\n\r");
		//
		// Display the buffer over UART on successful write
		//
		DisplayBuffer(aucDataBuf, ucLen);
	} else {
		LOGI("I2C_IF_ Read failed\n\r");
		return FAILURE;
	}

	return SUCCESS;
}

int Cmd_i2c_writereg(int argc, char *argv[]) {
	unsigned char ucDevAddr, ucRegOffset, ucWrLen;
	unsigned char aucDataBuf[256];
	char *pcErrPtr;
	int iLoopCnt = 0;

	if (argc != 5) {
		LOGI(
				"writereg <dev_addr> <reg_offset> <wrlen> <<byte0> [<byte1> ... ]> \n\r");
		return FAILURE;
	}
	// Get the device address
	//
	ucDevAddr = (unsigned char) strtoul(argv[2], &pcErrPtr, 16);

	//get the register offset
	ucRegOffset = (unsigned char) strtoul(argv[3], &pcErrPtr, 10);
	aucDataBuf[iLoopCnt] = ucRegOffset;
	iLoopCnt++;
	//
	// Get the length of data to be written
	//
	ucWrLen = (unsigned char) strtoul(argv[4], &pcErrPtr, 10);
	//
	// Get the bytes to be written
	//
	for (; iLoopCnt < ucWrLen + 1; iLoopCnt++) {
		//
		// Store the data to be written
		//
		aucDataBuf[iLoopCnt] = (unsigned char) strtoul(argv[4], &pcErrPtr, 16);

		++argv[4];
	}
	//
	// Write the data values.
	//
	RET_IF_ERR(I2C_IF_Write(ucDevAddr, &aucDataBuf[0], ucWrLen + 1, 1));

	LOGI("I2C_IF_ Write To address complete\n\r");

	return SUCCESS;
}
int Cmd_i2c_readreg(int argc, char *argv[]) {
	unsigned char ucDevAddr, ucRegOffset, ucRdLen;
	unsigned char aucRdDataBuf[256];
	char *pcErrPtr;

	if (argc != 4) {
		LOGI("readreg <dev_addr> <reg_offset> <rdlen> \n\r");
		return FAILURE;
	}
	//
	// Get the device address
	//
	ucDevAddr = (unsigned char) strtoul(argv[1], &pcErrPtr, 16);
	//
	// Get the register offset address
	//
	ucRegOffset = (unsigned char) strtoul(argv[2], &pcErrPtr, 16);

	//
	// Get the length of data to be read
	//
	ucRdLen = (unsigned char) strtoul(argv[3], &pcErrPtr, 10);

	//
	// Write the register address to be read from.
	// Stop bit implicitly assumed to be 0.
	//
	RET_IF_ERR(I2C_IF_Write(ucDevAddr, &ucRegOffset, 1, 0));

	vTaskDelay(0);
	//
	// Read the specified length of data
	//
	RET_IF_ERR(I2C_IF_Read(ucDevAddr, &aucRdDataBuf[0], ucRdLen));

	LOGI("I2C_IF_ Read From address complete\n");
	//
	// Display the buffer over UART on successful readreg
	//
	DisplayBuffer(aucRdDataBuf, ucRdLen);

	return SUCCESS;
}
int Cmd_i2c_write(int argc, char *argv[]) {
	unsigned char ucDevAddr, ucStopBit, ucLen;
	unsigned char aucDataBuf[256];
	char *pcErrPtr;
	int iRetVal, iLoopCnt;

	if (argc != 4) {
		LOGI("write <dev_addr> <wrlen> <<byte0>[<byte1> ... ]>\n\r");
		return FAILURE;
	}

	//
	// Get the device address
	//
	ucDevAddr = (unsigned char) strtoul(argv[1], &pcErrPtr, 16);
	//
	// Get the length of data to be written
	//
	ucLen = (unsigned char) strtoul(argv[2], &pcErrPtr, 10);
	//RETERR_IF_TRUE(ucLen > sizeof(aucDataBuf));

	for (iLoopCnt = 0; iLoopCnt < ucLen; iLoopCnt++) {
		//
		// Store the data to be written
		//
		aucDataBuf[iLoopCnt] = (unsigned char) strtoul(argv[3], &pcErrPtr, 16);
		++argv[3];
	}
	//
	// Get the stop bit
	//
	ucStopBit = (unsigned char) strtoul(argv[3], &pcErrPtr, 10);
	//
	// Write the data to the specified address
	//
	iRetVal = I2C_IF_Write(ucDevAddr, aucDataBuf, ucLen, ucStopBit);
	if (iRetVal == SUCCESS) {
		LOGI("I2C_IF_ Write complete\n\r");
	} else {
		LOGI("I2C_IF_ Write failed\n\r");
		return FAILURE;
	}

	return SUCCESS;

}

static int get_temp() {
	unsigned char cmd = 0xe3;
	int temp_raw;
	int temp;

	unsigned char aucDataBuf[2];
	vTaskDelay(10);
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x40, &cmd, 1, 1));

	vTaskDelay(50);
	TRY_OR_GOTOFAIL(I2C_IF_Read(0x40, aucDataBuf, 2));
	temp_raw = (aucDataBuf[0] << 8) | ((aucDataBuf[1] & 0xfc));
	
	temp = 17572 * temp_raw / 65536 - 4685;

	return temp;
}

int init_temp_sensor()
{
	unsigned char cmd = 0xfe;
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x40, &cmd, 1, 1));    // reset

	get_temp();

	return SUCCESS;
}

static int get_humid() {
	unsigned char aucDataBuf[2];
	unsigned char cmd = 0xe5;
	int humid_raw;
	int humid;

	vTaskDelay(10);
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x40, &cmd, 1, 1));

	vTaskDelay(50);
	TRY_OR_GOTOFAIL(I2C_IF_Read(0x40, aucDataBuf, 2));
	humid_raw = (aucDataBuf[0] << 8) | ((aucDataBuf[1] & 0xfc));
	

	humid = 12500 * humid_raw / 65536 - 600;
	return humid;
}

int init_humid_sensor()
{
	unsigned char cmd = 0xfe;
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x40, &cmd, 1, 1));    // reset

	// Dummy read the 1st value.
	get_humid();

	return SUCCESS;
}


void get_temp_humid( int * temp, int * humid ) {
	*temp = get_temp();
	*humid = get_humid();
	*humid += (2500-*temp)*-15/100;
}

int Cmd_readhumid(int argc, char *argv[]) {
	int temp,humid;
	get_temp_humid(&temp, &humid);
	LOGF("%d\n", humid);
	return SUCCESS;
}

int Cmd_readtemp(int argc, char *argv[]) {
	int temp,humid;
	get_temp_humid(&temp, &humid);
	LOGF("%d\n", temp);
	return SUCCESS;
}

int init_light_sensor()
{
	old_light_sensor = get_hw_ver()==EVT2;

	if (old_light_sensor) {
		unsigned char cmd_init[2];

		cmd_init[0] = 0x80; // Command register - 8'b1000_0000
		cmd_init[1] = 0x03; // Control register - 8'b0000_0011
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x29, cmd_init, 2, 1)); // setup normal mode

		cmd_init[0] = 0x81; // Command register - 8'b1000_0000
		cmd_init[1] = 0x02; // Control register - 8'b0000_0010 // 100ms due to page 9 of http://media.digikey.com/pdf/Data%20Sheets/Austriamicrosystems%20PDFs/TSL4531.pdf
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x29, cmd_init, 2, 1)); //  );// change integration
	} else {
		unsigned char aucDataBuf[2] = { 0, 0 };
		aucDataBuf[0] = 0;
		aucDataBuf[1] = 0xA0;
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x44, aucDataBuf, 2, 1));
	}

	return SUCCESS;
}

static int _read_als(){
	unsigned char cmd;
	unsigned char aucDataBuf[2] = { 0, 0 };

	cmd = 0x2;
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x44, &cmd, 1, 1));
	vTaskDelay(0);
	TRY_OR_GOTOFAIL(I2C_IF_Read(0x44, aucDataBuf, 2));
	return aucDataBuf[0] | (aucDataBuf[1] << 8);
}

int get_light() {
	unsigned char cmd;
	unsigned char aucDataBuf[2] = { 0, 0 };

	if (old_light_sensor) {
		unsigned char aucDataBuf_LOW[2];
		unsigned char aucDataBuf_HIGH[2];
		int light_lux;

		cmd = 0x84; // Command register - 0x04
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x29, &cmd, 1, 1));
		TRY_OR_GOTOFAIL(I2C_IF_Read(0x29, aucDataBuf_LOW, 1)); //could read 2 here, but we don't use the other one...

		cmd = 0x85; // Command register - 0x05
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x29, &cmd, 1, 1));
		TRY_OR_GOTOFAIL(I2C_IF_Read(0x29, aucDataBuf_HIGH, 1));

		// We are using 100ms mode, multipler is 4
		// formula based on page 6 of http://media.digikey.com/pdf/Data%20Sheets/Austriamicrosystems%20PDFs/TSL4531.pdf
		light_lux = ((aucDataBuf_HIGH[0] << 8) | aucDataBuf_LOW[0]) << 2;

		return light_lux;
	} else {
		int light = 0;
		static int scaling = 0;

		for(;;) {
			#define MAX_RETRIES 10
			int switch_cnt = 0;
			light = _read_als();
			if( light == 65535 ) {
				if( scaling < 3 ) {
					LOGI("increase scaling %d\r\n", scaling);
					aucDataBuf[0] = 1;
					aucDataBuf[1] = ++scaling;
					TRY_OR_GOTOFAIL(I2C_IF_Write(0x44, aucDataBuf, 2, 1));
					while (_read_als() == 65535 && ++switch_cnt < MAX_RETRIES) {
						vTaskDelay(100);
					}
					continue;
				} else {
					break;
				}
			}
			if( light < 16384 ) {
				if( scaling != 0 ) {
					LOGI("decrease scaling %d\r\n", scaling);
					aucDataBuf[0] = 1;
					aucDataBuf[1] = --scaling;
					TRY_OR_GOTOFAIL(I2C_IF_Write(0x44, aucDataBuf, 2, 1));
					while( _read_als() < 16384 && ++switch_cnt < MAX_RETRIES ) {
						vTaskDelay(100);
					}
					continue;
				} else {
					break;
				}
			}
			break;
		}

		light *= (1<<(scaling*2));

		aucDataBuf[0] = 1;
		aucDataBuf[1] = scaling;
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x44, aucDataBuf, 2, 1));

		return light;
	}
}

int Cmd_readlight(int argc, char *argv[]) {
	LOGF("%d\n", get_light());
	if (argc > 1) {
		int rate = atoi(argv[1]);
		int delay = atoi(argv[2]);
		int freq = atoi(argv[3]);
		int dead = atoi(argv[4]);
		int power = atoi(argv[5]);

		unsigned char prx_cmd_init[2];

		prx_cmd_init[0] = 0x82;
		prx_cmd_init[1] = rate;	//0b011; // 15hz
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x13, prx_cmd_init, 2, 1));

		prx_cmd_init[0] = 0x8f;
		//                    ---++--- delay, frequency, dead time
        //prx_cmd_init[1] = 0b01100001; // 15hz
		prx_cmd_init[1] = (delay << 5) | (freq << 3) | (dead); // 15hz
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x13, prx_cmd_init, 2, 1));

		prx_cmd_init[0] = 0x83; // Current setting register
		prx_cmd_init[1] = power; // Value * 10mA
		TRY_OR_GOTOFAIL(I2C_IF_Write(0x13, prx_cmd_init, 2, 1));
	}

	return SUCCESS;
}

int init_prox_sensor()
{
	unsigned char prx_cmd_init[2];

	prx_cmd_init[0] = 0x8f;
	//                  ---++--- delay, frequency, dead time
	prx_cmd_init[1] = 0b10000001;
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x13, prx_cmd_init, 2, 1) );

	prx_cmd_init[0] = 0x83; // Current setting register
	prx_cmd_init[1] = 14; // Value * 10mA
	TRY_OR_GOTOFAIL( I2C_IF_Write(0x13, prx_cmd_init, 2, 1) );


	return SUCCESS;
}

uint32_t get_prox() {
	unsigned char prx_aucDataBuf_LOW[2];
	unsigned char prx_aucDataBuf_HIGH[2];
	uint64_t proximity_raw = 0;
	unsigned char prx_cmd;
	unsigned char prx_cmd_init[2];
	unsigned char cmd_reg = 0;

	prx_cmd_init[0] = 0x80; // Command register - 8'b1000_0000
	prx_cmd_init[1] = 0x08; // one shot measurements
	TRY_OR_GOTOFAIL(I2C_IF_Write(0x13, prx_cmd_init, 2, 1) );

	while( ! ( cmd_reg & 0b00100000 ) ) {
		TRY_OR_GOTOFAIL(I2C_IF_Read(0x13, &cmd_reg,  1 ) );
		vTaskDelay(1);
	}

	prx_cmd = 0x88; // Command register - 0x87
	TRY_OR_GOTOFAIL( I2C_IF_Write(0x13, &prx_cmd, 1, 1) );
	TRY_OR_GOTOFAIL( I2C_IF_Read(0x13, prx_aucDataBuf_LOW, 1) );  //only using top byte...

	prx_cmd = 0x87; // Command register - 0x87
	TRY_OR_GOTOFAIL( I2C_IF_Write(0x13, &prx_cmd, 1, 1) );
	TRY_OR_GOTOFAIL( I2C_IF_Read(0x13, prx_aucDataBuf_HIGH, 1) );   //only using top byte...

	proximity_raw = (prx_aucDataBuf_HIGH[0] << 8) | prx_aucDataBuf_LOW[0];

	return 200000 - proximity_raw * 200000 / 65536;

}

int Cmd_readproximity(int argc, char *argv[]) {
	LOGF("%u\n", get_prox());

	return SUCCESS;
}
extern xSemaphoreHandle i2c_smphr;

void set_volume(int v, unsigned int dly) {
	unsigned char cmd_init[2];

	cmd_init[0] = 0x6c;
	cmd_init[1] = v;

	if( xSemaphoreTakeRecursive(i2c_smphr, dly) ) {
		I2C_IF_Write(Codec_addr, cmd_init, 2, 1);
		xSemaphoreGiveRecursive(i2c_smphr);
	}
}
int get_codec_mic_NAU(int argc, char *argv[]) {
	unsigned char cmd_init[2];
	int i;

	static const char reg[52][2] = {
			{0x00,0x00},
			{0x03,0x3d},
			// Addr D8 		D7 D6    D5    D4        D3      D2     D1,D0
			// 0x01 DCBUFEN 0  AUXEN PLLEN MICBIASEN ABIASEN IOBUFEN REFIMP[1:0]
			// set  1       0  0     1     1         1       0      1  1
			{0x04,0x15},
			// Addr D8  D7 D6    D5    D4      D3   D2     D1 D0
			// 0x02 0   0  0     0     BSTEN   0    PGAEN  0  ADCEN
			// set  0   0  0     0     1       0    1      0  1
			{0x06,0x00},
			// Addr D8 D7     D6     D5     D4      D3       D2      D1 D0
			// 0x03 0  MOUTEN NSPKEN PSPKEN BIASGEN MOUTMXEN SPKMXEN 0  DACEN
			// set  0  0      0      0      0       0        0       0  0
			{0x09,0x90}, // Can be BCLKP or BCLKP_BAR {0x09 0x90}
			// Addr D8    D7   D6    D5    D4 D3         D2      D1      D0  Default
			// 0x04 BCLKP FSP  WLEN[1:0]   AIFMT[1:0]    DACPHS  ADCPHS  0   0x050
			// set  1     1    0     0     1  0           0       0       0
			{0x0a,0x00},
			// Addr D8    D7   D6    D5    D4 D3         D2   D1      D0     Default
			// 0x05 0     0    0     CMB8  DACCM[1:0]    ADCCM[1:0]   ADDA
			// set  0     0    0     1     1  0           0    0      0
			{0x0d,0x08},
			//Addr D8   D7 D6 D5     D4 D3 D2     D1 D0
			//0x06 CLKM MCLKSEL[2:0] BCLKSEL[2:0] 0  CLKIOEN
			//set  1    0  0  0       0  1 0      0  0
			{0x0e,0x00},
			// Addr D8    D7 D6 D5 D4 D3 D2 D1   D0
			// 0x07 SPIEN 0  0  0  0  SMPLR[2:0] SCLKEN
			// set  0     0  0  0  0  0  1  1    0
			{0x10,0x04},
			// Addr D8    D7 D6 D5 D4 			D3     D2 D1  D0
			//0x08  0     0  0  GPIOPLL[4:5]    GPIOPL GPIOSEL[2:0]
			//      0     0  0  0  0            0      1  0   0
			// General Purpose I/O Selection
			// GPIOSEL [2]  GPIOSEL [1]  GPIOSEL [0]   Mode (Hz)
			//	 0             0             0         CSb Input
			//   0     		   0   			 1         Jack Insert Detect
			//   0   		   1   			 0  	   Temperature OK
			//   0			   1		     1		   AMUTE Active
			//   1  		   0  			 0	       PLL CLK Output
			//   1			   0			 1         PLL Lock
			//   1             1             0         1
			//   1             1             1         0
			{0x12,0x00},
			{0x14,0x08},
			// Addr D8 D7  D6                  D5,D4      D3     D2      D1 D0
			// 0x0A 0  0   DACMT/0: Disable    DEEMP[1:0] DACOS  AUTOMT  0  DACPL
			// set  0  0   0                   0  0       1      0       0  0
			{0x17,0xff},
			{0x18,0x00},
			{0x1a,0x00},
			{0x1d,0xf8},
			//Addr D8    D7    D6 D5 D4 D3    D2 D1 D0      Default
			//0x0E HPFEN HPFAM HPF[2:0] ADCOS 0  0  ADCPL   0x100
			//     1     1     0  0  0  1     0  0  0
			{0x1e,0xff},
			{0x25,0x2c},
			{0x26,0x2c},
			{0x28,0x2c},
			{0x2a,0x2c},
			{0x2c,0x2c},
			{0x30,0x32},
			{0x32,0x00},
			{0x37,0x40},//{0x37,0xc0} Notch filter is on; {0x37,0x40} Notch filter is off
			{0x39,0x15},//Notch 2
			{0x3b,0x3f},//Notch 3
			{0x3d,0x75},//Notch 4
			{0x40,0x38},
			{0x42,0x0b},
			{0x44,0x32},
			{0x46,0x00},
			{0x48,0x18},
			// Addr D8    D7 D6 D5 D4       D3 D2 D1 D0 Default
			// 0x24 0     0  0  0  PLLMCLK  PLLN[3:0]
			//  set 0     0  0  0  1        1  0  0  0
			{0x4a,0x0c},
			{0x4c,0x93},
			{0x4e,0xe9},
			{0x50,0x00},
			{0x59,0x82},
			// Addr       D8    D7 D6  D5 D4   D3     D2       D1       D0      Default
			// 0x2C       MICBIASV 0   0  0    AUXM   AUXPGA   NMICPGA  PMICPGA
			// set        1     1  0   0  0    0      0        1        0
			{0x5a,0x08},
			{0x5c,0x00},
			{0x5e,0x50},
			{0x60,0x00},
			{0x62,0x02},
			{0x64,0x00},
			// Address D8    D7  D6   D5     D4 D3 D2 D1       D0
			// 0x32    0     0   0    AUXSPK 0  0  0  BYPSPK   DACSPK
			// set     0     0   0    0      0  0  0  0        0
			{0x66,0x00},
			{0x68,0x40},
			{0x6a,0x40},
			{0x6c,0x79},
			// Address D8    D7      D6       D5 D4 D3 D2 D1 D0
			// 0x36    0     SPKZC   SPKMT    SPKGAIN[5:0]
			// set     0     0       1        1  1  1  1  1  1
			// 								  1  1  1  0  0  1  0dB
			// 								  1  1  1  0  1  0 +1.0
			// 								  1  1  1  1  1  1 +6.0
			{0x6e,0x40},
			{0x70,0x40},
			// Address D8    D7      D6       D5 D4 D3 D2      D1      D0
			// 0x38    0     0       MOUTMXMT 0  0  0  AUXMOUT BYPMOUT DACMOUT
			// set     0     0       1        0  0  0  0       0       0
			{0x72,0x40},
			{0x74,0x10}, //Power Management 4
			//Addr  D8      D7    D6     D5    D4        D3   D2     D1 D0
			// 0x3A LPIPBST LPADC LPSPKD LPDAC MICBIASM TRIMREG[3:2] IBADJ[1:0]
			// set  0       0     0      0     1         0    0      0  0
			{0x78,0xa8}, // 0xa8
			//Addr  D8      D7    D6     D5    D4        D3   D2     D1     D0
			// 0x3C PCMTSEN TRI PCM8BIT PUDOEN PUDPE    PUDPS LOUTR  PCMB TSLOT
			// set  0       1     0      1     0         1    0      0      0
	};
	if( xSemaphoreTakeRecursive(i2c_smphr, portMAX_DELAY) ) {
		for( i=0;i<50;++i) {
			cmd_init[0] = reg[i][0];
			cmd_init[1] = reg[i][1];
			I2C_IF_Write(Codec_addr, cmd_init, 2, 1);
			vTaskDelay(DELAY_CODEC);
		}
		xSemaphoreGiveRecursive(i2c_smphr);
	}
	return SUCCESS;
}


int get_codec_NAU(int vol_codec) {
	unsigned char cmd_init[2];
	int i;

	static const char reg[48][2] = {
			{0x00,0x00},
			{0x62,0x00},
			{0x02,0x0b},
			{0x04,0x00},
			{0x06,0x10},
			{0x0d,0x0c},
			{0x0e,0x00},
			{0x0E,0x00},
			{0x02,0x2b},
			{0x06,0x11},
			{0x06,0x15},
			{0x06,0x75},
			{0x14,0x0c},
			{0x17,0xff},
			{0x09,0x10},
			{0x09,0x10},
			{0x0a,0x00},
			{0x10,0x04},
			{0x1c,0x00},
			{0x1e,0xff},
			{0x25,0x0a}, // 0x25 -> EQ on/ 0x24 -> EQ off
			{0x27,0x4a},
			{0x29,0x6c},
			{0x2b,0x6c},
			{0x2c,0x6c},
			{0x30,0x32},
			{0x32,0x00},
			{0x36,0xC0},
			{0x38,0x6B},
			{0x3a,0x3F},
			{0x3d,0x05},
			{0x40,0x38},
			{0x42,0x0b},
			{0x44,0x32},
			{0x46,0x00},
			{0x48,0x18},
			{0x4a,0x0c},
			{0x4c,0x93},
			{0x4e,0xe9},
			{0x50,0x02},
			{0x58,0x00},
			{0x5a,0x50},
			{0x5f,0x00},
			{0x64,0x01},
			{0x6c,60},
			{0x70,0x40},
			{0x74,0x00},
			{0x92,0xc1},
	};
	if (xSemaphoreTakeRecursive(i2c_smphr, portMAX_DELAY)) {
		for (i = 0; i < 48; ++i) {
			cmd_init[0] = reg[i][0];
			cmd_init[1] = reg[i][1];
			if (cmd_init[0] == 0x6c) {
				cmd_init[1] = vol_codec;
			}
			I2C_IF_Write(Codec_addr, cmd_init, 2, 1);
			vTaskDelay(DELAY_CODEC);
		}
		xSemaphoreGiveRecursive(i2c_smphr);
	}
#if 0
	cmd_init[0] = 0x00 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Do sequencing for avoid pop and click sounds
	/////////////// 1. Power supplies VDDA, VDDB, VDDC, and VDDSPK /////////////////////
	/////////////// 2. Mode SPKBST and MOUTBST /////////////////////////////////////////
	cmd_init[0] = 0x62 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Output Register
	//Addr D8 D7 D6 D5 D4 D3      D2     D1   D0
	//0x31 0  0  0  0  0  MOUTBST SPKBST TSEN AOUTIMP
	//set  0  0  0  0  0  0       0      0    0
	//////////////// 3. Power management ///////////////////////////////////////////////
	cmd_init[0] = 0x02 ; cmd_init[1] = 0x0b ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 1
	// Addr D8 		D7 D6    D5    D4        D3      D2     D1,D0
	// 0x01 DCBUFEN 0  AUXEN PLLEN MICBIASEN ABIASEN IOBUFEN REFIMP[1:0]
	// set  0       0  0     0     0         1       0      1  1
	cmd_init[0] = 0x04 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 2
	// Addr D8  D7 D6    D5    D4      D3   D2     D1 D0
	// 0x02 0   0  0     0     BSTEN   0    PGAEN  0  ADCEN
	// set  0   0  0     0     0       0    0      0  0
	cmd_init[0] = 0x06 ; cmd_init[1] = 0x10 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 3
		// Addr D8 D7     D6     D5     D4      D3       D2      D1 D0
		// 0x03 0  MOUTEN NSPKEN PSPKEN BIASGEN MOUTMXEN SPKMXEN 0  DACEN
		// set  0  0      0      0      1       0        0       0  0
	//////////////// 4. Clock divider //////////////////////////////////////////////////
	cmd_init[0] = 0x0d ; cmd_init[1] = 0x0c ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Clock Control Register
	//Addr D8   D7 D6 D5     D4 D3 D2     D1 D0
	//0x06 CLKM MCLKSEL[2:0] BCLKSEL[2:0] 0  CLKIOEN
	//set  1    0  0  0       0  1  1      0  0
	//cmd_init[0] = 0x0e ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	cmd_init[0] = 0x0E ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Audio Sample Rate Control Register 00 0x06:16kHz
	// Addr D8    D7 D6 D5 D4 D3 D2 D1   D0
	// 0x07 SPIEN 0  0  0  0  SMPLR[2:0] SCLKEN
	// set  0     0  0  0  0  0  1  1    0
	//////////////// 5. PLL ////////////////////////////////////////////////////////////
	cmd_init[0] = 0x02 ; cmd_init[1] = 0x2b ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 1 DCBUFEN = 1 (Louder)
	// Addr D8 		D7 D6    D5    D4        D3      D2     D1,D0
	// 0x01 DCBUFEN 0  AUXEN PLLEN MICBIASEN ABIASEN IOBUFEN REFIMP[1:0]
	// set  0       0  0     1     0         1       0      1  1
	// pre  1       0  0     1     0         1       1      1  1
	//////////////// 6. DAC, ADC ////////////////////////////////////////////////////////
	cmd_init[0] = 0x06 ; cmd_init[1] = 0x11 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 3
		// Addr D8 D7     D6     D5     D4      D3       D2      D1 D0
		// 0x03 0  MOUTEN NSPKEN PSPKEN BIASGEN MOUTMXEN SPKMXEN 0  DACEN
		// set  0  0      0      0      1       0        0       0  1
	//////////////// 7. SPK MIXER ENABLED ////////////////////////////////////////////////////////
	cmd_init[0] = 0x06 ; cmd_init[1] = 0x15 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 3
	// Addr D8 D7     D6     D5     D4      D3       D2      D1 D0
	// 0x03 0  MOUTEN NSPKEN PSPKEN BIASGEN MOUTMXEN SPKMXEN 0  DACEN
	// set  0  0      0      0      1       0        1       0  1
	//////////////// 8. Output stages ////////////////////////////////////////////////////////
	cmd_init[0] = 0x06 ; cmd_init[1] = 0x75 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Power Management 3
	// Addr D8 D7     D6     D5     D4      D3       D2      D1 D0
	// 0x03 0  MOUTEN NSPKEN PSPKEN BIASGEN MOUTMXEN SPKMXEN 0  DACEN
	// set  0  0      1      1      1       0        1       0  1
	//////////////// 9. Un-mute DAC ////////////////////////////////////////////////////////
	cmd_init[0] = 0x14 ; cmd_init[1] = 0x0c ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // DAC control
	// Addr D8 D7  D6                  D5,D4      D3     D2      D1 D0
	// 0x0A 0  0   DACMT/0: Disable    DEEMP[1:0] DACOS  AUTOMT  0  DACPL
	// set  0  0   0                   0  0       1      1       0  0
	cmd_init[0] = 0x17 ; cmd_init[1] = 0xff ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // DAC Vol.
	// Addr D8 D7 D6 D5 D4 D3 D2 D1 D0
	// 0x0B 0  DACGAIN
	// set  0  1  1  1  1  1  1  1  1
	//
	//      0  0  0  0  0  0  0  1  1   -126 dB
	//
	//      0  1  1  1  1  1  0  0  1   -3.0 dB
	//      0  1  1  1  1  1  0  1  0   -2.5 dB
	//      0  1  1  1  1  1  0  1  1   -2.0 dB
	// 	    0  1  1  1  1  1  1  0  0   -1.5 dB
	// 		0  1  1  1  1  1  1  1  1      0 dB


	cmd_init[0] = 0x09 ; cmd_init[1] = 0x10 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
//	cmd_init[0] = 0x09 ; cmd_init[1] = 0x10 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Addr D8    D7   D6    D5    D4 D3         D2      D1      D0  Default
	// 0x04 BCLKP FSP  WLEN[1:0]   AIFMT[1:0]    DACPHS  ADCPHS  0   0x050
	// set  0     0    0     0     1  0          0       0       0
	cmd_init[0] = 0x0a ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Companding register -- can make 8 bit simple sounds
	// Addr D8    D7   D6    D5    D4 D3         D2   D1      D0     Default
	// 0x05 0     0    0     CMB8  DACCM[1:0]    ADCCM[1:0]   ADDA
	// set  0     0    0     1     1  0           0    0      0

	cmd_init[0] = 0x10 ; cmd_init[1] = 0x04 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // GPIO Control Register
	// Addr D8    D7 D6 D5 D4 			D3     D2 D1  D0
	//0x08  0     0  0  GPIOPLL[4:5]    GPIOPL GPIOSEL[2:0]
	//      0     0  0  0  0            0      1  0   0
	// General Purpose I/O Selection
	// GPIOSEL [2]  GPIOSEL [1]  GPIOSEL [0]   Mode (Hz)
	//	 0             0             0         CSb Input
	//   0     		   0   			 1         Jack Insert Detect
	//   0   		   1   			 0  	   Temperature OK
	//   0			   1		     1		   AMUTE Active
	//   1  		   0  			 0	       PLL CLK Output
	//   1			   0			 1         PLL Lock
	//   1             1             0         1
	//   1             1             1         0

	cmd_init[0] = 0x1c ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // ADC   Control Register
	//Addr D8    D7    D6 D5 D4 D3    D2 D1 D0      Default
	//0x0E HPFEN HPFAM HPF[2:0] ADCOS 0  0  ADCPL   0x100
	//     0     0     0  0  0  1     0  0  0
	cmd_init[0] = 0x1e ; cmd_init[1] = 0xff ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // ADC Gain control reg

	cmd_init[0] = 0x24 ; cmd_init[1] = 0x6C ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // EQ1
	// Address D8  D7 D6   D5     D4 D3 D2 D1 D0
	// 0x12    EQM 0  EQ1CF[1:0]  EQ1GC[4:0]
	// set     1   0  1    1      0  0  0  0  1
	cmd_init[0] = 0x27 ; cmd_init[1] = 0x42 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // EQ2
	// Address D8    D7 D6   D5     D4 D3 D2 D1 D0
	// 0x13    EQ2BW 0  EQ2CF[1:0]  EQ2GC[4:0]
	// set     1     0  1    0      0  0  0  1  0
	cmd_init[0] = 0x29 ; cmd_init[1] = 0x48 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // EQ3
	// Address D8    D7 D6   D5     D4 D3 D2 D1 D0
	// 0x14    EQ3BW 0  EQ3CF[1:0]  EQ3GC[4:0]
	// set     1     0  1    0      0  1  0  0  0
	cmd_init[0] = 0x2b ; cmd_init[1] = 0x45 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // EQ4
	// Address D8    D7 D6   D5     D4 D3 D2 D1 D0
	// 0x15    EQ4BW 0  EQ4CF[1:0]  EQ4GC[4:0]
	// set     1     0  1    0      0  0  1  0  1
	cmd_init[0] = 0x2c ; cmd_init[1] = 0x18 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // EQ5
	// Address D8    D7  D6   D5     D4 D3 D2 D1 D0
	// 0x16    0     0   EQ5CF[1:0]  EQ5GC[4:0]
	// set     0     0   0    0      1  1  0  0  0
	cmd_init[0] = 0x30 ; cmd_init[1] = 0x32 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // DIGITAL TO ANALOG CONVERTER (DAC) LIMITER REGISTERS
	//Addr D8          D7 D6 D5 D4    D3 D2 D1 D0
	//0x18 DACLIMEN    DACLIMDCY[3:0] DACLIMATK[3:0]
	//set  0           0  0  1  1     0  0  1  0
	cmd_init[0] = 0x32 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	//0x19 0    0 DACLIMTHL[2:0] DACLIMBST[3:0]
	// set 0    0   0  0  0      0 0 0 0
	cmd_init[0] = 0x36 ; cmd_init[1] = 0xC0 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Notch
	cmd_init[0] = 0x38 ; cmd_init[1] = 0x6B ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Notch
	cmd_init[0] = 0x3a ; cmd_init[1] = 0x3F ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Notch
	cmd_init[0] = 0x3d ; cmd_init[1] = 0x05 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Notch
	cmd_init[0] = 0x40 ; cmd_init[1] = 0x38 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Addr D8    D7 D6 D5 D4 D3        D2 D1 D0 Default
	// 0x20 ALCEN 0  0  ALCMXGAIN[2:0]  ALCMNGAIN[2:0]
	//      0     0  0  1  1  1         0  0  0
	cmd_init[0] = 0x42 ; cmd_init[1] = 0x0b ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // ALC2 REGISTER
	// Addr D8    D7 D6 D5 D4   D3 D2 D1 D0 Default
	// 0x21 ALCZC ALCHT[3:0]    ALCSL[3:0]
	//      0     0  0  0  0    1  0  1  1
	cmd_init[0] = 0x44 ; cmd_init[1] = 0x32 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // ALC3 REGISTER
	// Addr D8    D7 D6 D5 D4   D3 D2 D1 D0 Default
	//0x22  ALCM  ALCDCY[3:0]   ALCATK[3:0]
	// set  0     0  0  1  1    0  0  1  0
	cmd_init[0] = 0x46 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Addr D8    D7 D6 D5 D4   D3      D2 D1 D0 Default
	// 0x23	0     0  0  0  0    ALCNEN  ALCNTH[2:0]
	//      0     0  0  0  0    0       0  0  0
	cmd_init[0] = 0x48 ; cmd_init[1] = 0x18 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); //  PHASE LOCK LOOP (PLL) REGISTERS
	// Addr D8    D7 D6 D5 D4       D3 D2 D1 D0 Default
	// 0x24 0     0  0  0  PLLMCLK  PLLN[3:0]
	//  set 0     0  0  0  1        1  0  0  0
	cmd_init[0] = 0x4a ; cmd_init[1] = 0x0c ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Addr D8    D7 D6  D5 D4 D3 D2 D1 D0 Default
	// 0x25 0     0  0   PLLK[23:18]
	// set  0     0  0   0  0  1  1  0  0
	cmd_init[0] = 0x4c ; cmd_init[1] = 0x93 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Addr       D8    D7 D6  D5 D4 D3 D2 D1 D0 Default
	// 0x26       PLLK[17:9]
	// set        0     1  0   0  1  0  0  1  1
	cmd_init[0] = 0x4e ; cmd_init[1] = 0xe9 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC);
	// Addr       D8    D7 D6  D5 D4 D3 D2 D1 D0 Default
	// 0x27       PLLK[8:0]
	// set        0     1  1   1  0  1  0  0  1
	cmd_init[0] = 0x50 ; cmd_init[1] = 0x02 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Attenuation Control Register
	// Addr       D8    D7 D6  D5 D4 D3 D2       D1      D0 Default
	// 0x28       0     0  0   0  0  0  MOUTATT  SPKATT  0
	//
	cmd_init[0] = 0x58 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Input Signal Control Register
	// Addr       D8    D7 D6  D5 D4   D3     D2       D1       D0      Default
	// 0x2C       MICBIASV 0   0  0    AUXM   AUXPGA   NMICPGA  PMICPGA
	// set
	cmd_init[0] = 0x5a ; cmd_init[1] = 0x50 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // PGA Gain Control Register
	// Addr       D8    D7    D6     D5 D4 D3 D2 D1 D0      Default
	// 0x2D       0     PGAZC PGAMT  PGAGAIN[5:0]
	// set        0     0     1      0  1  0  0  0  0
	cmd_init[0] = 0x5f ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // ADC Boost Control Registers
	// Addr       D8     D7    D6   D5 D4  D3 D2 D1 D0      Default
	// 0x2F       PGABST 0     PMICBSTGAIN 0  AUXBSTGAIN
	//
	cmd_init[0] = 0x64 ; cmd_init[1] = 0x01 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // Speaker Mixer Control Register
	// Address D8    D7  D6   D5     D4 D3 D2 D1       D0
	// 0x32    0     0   0    AUXSPK 0  0  0  BYPSPK   DACSPK
	// set     0     0   0    0      0  0  0  0        1
	cmd_init[0] = 0x6c ; cmd_init[1] = vol_codec ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); LOGI(" vol. is %d dB\n\r", vol_codec);
	// Address D8    D7      D6       D5 D4 D3 D2 D1 D0
	// 0x36    0     SPKZC   SPKMT    SPKGAIN[5:0]
	// set     0     1       0        1  1  1  1  1  1
	// 								  1  1  1  0  0  1  0dB
	// 								  1  1  1  0  1  0 +1.0
	// 								  1  1  1  1  1  1 +6.0

	cmd_init[0] = 0x70 ; cmd_init[1] = 0x40 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); // MONO Mixer Control Register
	// Address D8    D7      D6       D5 D4 D3 D2      D1      D0
	// 0x38    0     0       MOUTMXMT 0  0  0  AUXMOUT BYPMOUT DACMOUT
	// set     0     0       1        0  0  0  0       0       0
	cmd_init[0] = 0x74 ; cmd_init[1] = 0x00 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); //Power Management 4
	//Addr  D8      D7    D6     D5    D4        D3   D2     D1 D0
	// 0x3A LPIPBST LPADC LPSPKD LPDAC MICBIASM TRIMREG[3:2] IBADJ[1:0]
	// set  0       0     0      0     0         0    0      0  0
	cmd_init[0] = 0x92 ; cmd_init[1] = 0xc1 ; I2C_IF_Write(Codec_addr, cmd_init, 2, 1); vTaskDelay(DELAY_CODEC); //MISC CONTROL reg
	//Addr D8     D7 D6            D5    D4      D3    D2      D1       D0
	//0x49 SPIEN FSERRVAL[1:0] FSERFLSH FSERRENA NFDLY DACINMT PLLLOCKP DACOS256
	//     0      1  1             0     0       0     0       0        1
#endif
	LOGI(" codec is testing \n\r");
	return SUCCESS;
}


int close_codec_NAU(int argc, char *argv[]) {
	unsigned char cmd_init[2];

	if (xSemaphoreTakeRecursive(i2c_smphr, portMAX_DELAY)) {
		//////// 1.  Un-mute DAC DACMT[6] = 1
		cmd_init[0] = 0x14;
		cmd_init[1] = 0x4C;
		I2C_IF_Write(Codec_addr, cmd_init, 2, 1);
		vTaskDelay(DELAY_CODEC); // DAC control
		// Addr D8 D7  D6                  D5,D4      D3     D2      D1 D0
		// 0x0A 0  0   DACMT/0: Disable    DEEMP[1:0] DACOS  AUTOMT  0  DACPL
		// set  0  0   1                   0  0       1      1       0  0
		//////// 2.  Power Management PWRM1 = 0x000
		cmd_init[0] = 0x02;
		cmd_init[1] = 0x00;
		I2C_IF_Write(Codec_addr, cmd_init, 2, 1);
		vTaskDelay(DELAY_CODEC); // Power Management 1
		// Addr D8 		D7 D6    D5    D4        D3      D2     D1,D0
		// 0x01 DCBUFEN 0  AUXEN PLLEN MICBIASEN ABIASEN IOBUFEN REFIMP[1:0]
		// set  0       0  0     0     0         0       0      0  0
		//////// 3.  Output stages MOUTEN[7] NSPKEN PSPKEN
		cmd_init[0] = 0x06;
		cmd_init[1] = 0x15;
		I2C_IF_Write(Codec_addr, cmd_init, 2, 1);
		vTaskDelay(DELAY_CODEC); // Power Management 3
		// Addr D8 D7     D6     D5     D4      D3       D2      D1 D0
		// 0x03 0  MOUTEN NSPKEN PSPKEN BIASGEN MOUTMXEN SPKMXEN 0  DACEN
		// set  0  0      0      0      1       0        1       0  1
		//////// 4.  Power supplies Analog VDDA VDDB VDDC VDDSPK

		xSemaphoreGiveRecursive(i2c_smphr);
	}
	return 0;
}
