{
  "2209-01894": {
    "title": "Write Me and I’ll Tell You Secrets – Write-After-Write Effects On Intel CPUs",
    "authors": [
      "Jan Philipp Thoma",
      "Tim Güneysu"
    ],
    "submission_date": "2022-09-05",
    "semantic_scholar_id": "25547d7ab6e7bf17fa4bc21c498c8e1fcf4ce779"
  },
  "2103-03443": {
    "title": "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical",
    "authors": [
      "Riccardo Paccagnella",
      "Licheng Luo",
      "Christopher W. Fletcher"
    ],
    "submission_date": "2021-03-05",
    "semantic_scholar_id": "b455870ae376073245601d07d76d186021a7f278"
  },
  "2011-09642": {
    "title": "Leaky Buddies: Cross-Component Covert Channels on Integrated CPU-GPU Systems",
    "authors": [
      "S. B. Dutta",
      "Hoda Naghibijouybari",
      "N. Abu-Ghazaleh",
      "A. Márquez",
      "K. Barker"
    ],
    "submission_date": "2020-11-19",
    "semantic_scholar_id": "bd3d446b9cffb7942c5afeb66a39bf9637f1dddc"
  },
  "1903-01843": {
    "title": "SMoTherSpectre: Exploiting Speculative Execution through Port Contention",
    "authors": [
      "Atri Bhattacharyya",
      "A. Sandulescu",
      "M. Neugschwandtner",
      "A. Sorniotti",
      "B. Falsafi",
      "Mathias Payer",
      "Anil Kurmus"
    ],
    "submission_date": "2019-03-05",
    "semantic_scholar_id": "b772395f652db1a4947f5d5efa56c91ec718aa88"
  },
  "1511-08756": {
    "title": "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks",
    "authors": [
      "P. Pessl",
      "D. Gruss",
      "Clémentine Maurice",
      "Michael Schwarz",
      "S. Mangard"
    ],
    "submission_date": "2015-11-27",
    "semantic_scholar_id": "f64be08ad745701791f99bba6b28b3e5dc2d7362"
  },
  "1511-04594": {
    "title": "Flush+Flush: A Fast and Stealthy Cache Attack",
    "authors": [
      "D. Gruss",
      "Clémentine Maurice",
      "Klaus Wagner",
      "S. Mangard"
    ],
    "submission_date": "2015-11-14",
    "semantic_scholar_id": "976e60b1fa5c68e603e65bde88f9fa9623e6b5bc"
  }
}