#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 16:19:50 2020
# Process ID: 9508
# Current directory: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10548 E:\Exercise\FPGA\v3edu\14_tx_crc_oddr\vivado2\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.xpr
INFO: [Project 1-313] Project file moved from 'E:/Material/FPGA/v3edu/net11/net11/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 921.066 ; gain = 206.098
update_compile_order -fileset sources_1
add_files -norecurse {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/new/checksum_ctrl.v E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/new/gen_frame_ctrl.v E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/new/timer.v E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/new/crc32_d8_send_02.v E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/new/oddr_ctrl.v}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT4_REQUESTED_PHASE {0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.MMCM_CLKOUT3_DIVIDE {8} CONFIG.MMCM_CLKOUT3_PHASE {0.000} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT3_JITTER {154.207} CONFIG.CLKOUT3_PHASE_ERROR {164.985} CONFIG.CLKOUT4_JITTER {154.207} CONFIG.CLKOUT4_PHASE_ERROR {164.985}] [get_ips ddr3_clk_gen]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ddr3_clk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ddr3_clk_gen'...
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xci] -directory E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/edatools/sim_lab1073} {questa=E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 16:43:57 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/synth_1/runme.log
[Wed Feb 12 16:43:57 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/runme.log
add_files -norecurse E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci
export_ip_user_files -of_objects  [get_files  E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.srcs/sources_1/ip/blk_wr8x4096/blk_wr8x4096.xci] -lib_map_path [list {modelsim=C:/edatools/sim_lab1073} {questa=E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 16:45:32 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/synth_1/runme.log
[Wed Feb 12 16:45:32 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 12 16:47:21 2020] Launched synth_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/synth_1/runme.log
[Wed Feb 12 16:47:21 2020] Launched impl_1...
Run output will be captured here: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
WARNING: Simulation object wr_en was not found in the design.
WARNING: Simulation object pixels was not found in the design.
WARNING: Simulation object pixels_vld was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {dout} {timer_pulse} {dsout} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-12 17:04:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-12 17:04:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes timer_pulse -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-12 17:04:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-12 17:04:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-12 18:15:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-12 18:15:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 18:16:24 2020...
