{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490792786309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490792786309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 10:06:26 2017 " "Processing started: Wed Mar 29 10:06:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490792786309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490792786309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490792786309 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490792786637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_project-comportamento " "Found design unit 1: final_project-comportamento" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_1_read-SYN " "Found design unit 1: ram_1_read-SYN" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_1_read " "Found entity 1: ram_1_read" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2_write-SYN " "Found design unit 1: ram_2_write-SYN" {  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_2_write " "Found entity 1: ram_2_write" {  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792787213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490792787264 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q final_project.vhd(19) " "VHDL Signal Declaration warning at final_project.vhd(19): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787264 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_1 final_project.vhd(26) " "VHDL Signal Declaration warning at final_project.vhd(26): used implicit default value for signal \"address_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_1 final_project.vhd(27) " "VHDL Signal Declaration warning at final_project.vhd(27): used implicit default value for signal \"clock_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_2 final_project.vhd(27) " "VHDL Signal Declaration warning at final_project.vhd(27): used implicit default value for signal \"clock_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_1 final_project.vhd(28) " "VHDL Signal Declaration warning at final_project.vhd(28): used implicit default value for signal \"data_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_2 final_project.vhd(28) " "VHDL Signal Declaration warning at final_project.vhd(28): used implicit default value for signal \"data_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_1 final_project.vhd(29) " "VHDL Signal Declaration warning at final_project.vhd(29): used implicit default value for signal \"wren_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_2 final_project.vhd(29) " "VHDL Signal Declaration warning at final_project.vhd(29): used implicit default value for signal \"wren_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1490792787311 "|final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_1 final_project.vhd(30) " "Verilog HDL or VHDL warning at final_project.vhd(30): object \"q_1\" assigned a value but never read" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490792787342 "|final_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_2 final_project.vhd(30) " "Verilog HDL or VHDL warning at final_project.vhd(30): object \"q_2\" assigned a value but never read" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1490792787342 "|final_project"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "address_2 final_project.vhd(26) " "Using initial value X (don't care) for net \"address_2\" at final_project.vhd(26)" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490792787380 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1_read ram_1_read:ram_1 " "Elaborating entity \"ram_1_read\" for hierarchy \"ram_1_read:ram_1\"" {  } { { "final_project.vhd" "ram_1" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792787575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_1_read:ram_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\"" {  } { { "ram_1_read.vhd" "altsyncram_component" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792788900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1_read:ram_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_1_read:ram_1\|altsyncram:altsyncram_component\"" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792788994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1_read:ram_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_1_read:ram_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file crash_mif.mif " "Parameter \"init_file\" = \"crash_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0001 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789015 ""}  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792789015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03f1 " "Found entity 1: altsyncram_03f1" {  } { { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792789390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792789390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03f1 ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated " "Elaborating entity \"altsyncram_03f1\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tna2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tna2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tna2 " "Found entity 1: altsyncram_tna2" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792789503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792789503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tna2 ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1 " "Elaborating entity \"altsyncram_tna2\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\"" {  } { { "db/altsyncram_03f1.tdf" "altsyncram1" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792789503 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "2048 175987 D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/crash_mif.mif " "Memory depth (2048) in the design file differs from memory depth (175987) in the Memory Initialization File \"D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/crash_mif.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1490792791405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_03f1.tdf" "mgl_prim2" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792791859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 808464433 " "Parameter \"NODE_NAME\" = \"808464433\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792021 ""}  } { { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792792021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2_write ram_2_write:ram_2 " "Elaborating entity \"ram_2_write\" for hierarchy \"ram_2_write:ram_2\"" {  } { { "final_project.vhd" "ram_2" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_2_write:ram_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\"" {  } { { "ram_2_write.vhd" "altsyncram_component" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2_write:ram_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_2_write:ram_2\|altsyncram:altsyncram_component\"" {  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2_write:ram_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_2_write:ram_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0002 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0002\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792449 ""}  } { { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792792449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnc1 " "Found entity 1: altsyncram_nnc1" {  } { { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792792548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792792548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnc1 ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated " "Elaborating entity \"altsyncram_nnc1\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc82 " "Found entity 1: altsyncram_jc82" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490792792649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490792792649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc82 ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1 " "Elaborating entity \"altsyncram_jc82\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\"" {  } { { "db/altsyncram_nnc1.tdf" "altsyncram1" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnc1.tdf" "mgl_prim2" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792792680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 808464434 " "Parameter \"NODE_NAME\" = \"808464434\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490792793329 ""}  } { { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1490792793329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[0\] GND " "Pin \"q\[0\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792797515 "|final_project|q[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1490792797515 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1490792798484 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1490792798484 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490792798611 "|final_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1490792798611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490792799941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792799941 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800625 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800634 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800635 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800636 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800637 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800639 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800640 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800640 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800641 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800642 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800643 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800644 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800644 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800645 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800646 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1490792800647 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[2\] " "No output dependent on input pin \"address\[2\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren " "No output dependent on input pin \"wren\"" {  } { { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490792800997 "|final_project|wren"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1490792800997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490792801006 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490792801006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Implemented 319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490792801006 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1490792801006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490792801006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490792801067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 10:06:41 2017 " "Processing ended: Wed Mar 29 10:06:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490792801067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490792801067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490792801067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490792801067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490792804340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490792804342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 10:06:43 2017 " "Processing started: Wed Mar 29 10:06:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490792804342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1490792804342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1490792804342 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1490792804497 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1490792804498 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1490792804498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1490792804811 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1490792804830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490792804901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1490792804901 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806372 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806378 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806380 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806384 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806384 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806385 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806386 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806386 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806387 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806388 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806388 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806389 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806390 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806390 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|altsyncram_tna2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_tna2.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_tna2.tdf" 35 2 0 } } { "db/altsyncram_03f1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_03f1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_1_read.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_1_read.vhd" 89 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 61 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806391 "|final_project|ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|altsyncram_tna2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|altsyncram_jc82:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_jc82.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_jc82.tdf" 35 2 0 } } { "db/altsyncram_nnc1.tdf" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/db/altsyncram_nnc1.tdf" 36 0 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "ram_2_write.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/ram_2_write.vhd" 88 0 0 } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 62 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1490792806391 "|final_project|ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|altsyncram_jc82:altsyncram1|ram_block3a7"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1490792806412 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1490792806439 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1490792807820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1490792807820 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1490792807820 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1490792807833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1490792807833 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1490792807833 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1490792807833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1490792807888 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[0] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[1] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[2] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[3] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[4] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[5] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[6] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[7] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[8] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[9] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[10] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Pin wren not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wren } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[0] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[1] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[2] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[3] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[4] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[5] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[6] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { q[7] } } } { "final_project.vhd" "" { Text "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/final_project.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1490792808122 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1490792808122 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1490792808746 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1490792808746 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1490792808746 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1490792808746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1490792808789 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1490792808833 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490792808834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490792808834 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1490792808834 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1490792808834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 925 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1490792809003 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0  " "Automatically promoted node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~5" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1169 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[4\]~1 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[4\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]~13 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]~13" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node ram_1_read:ram_1\|altsyncram:altsyncram_component\|altsyncram_03f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_1_read:ram_1|altsyncram:altsyncram_component|altsyncram_03f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1490792809019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1490792809019 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 922 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~12" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 378 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[3\]~1 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[3\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]~13 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]~13" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node ram_2_write:ram_2\|altsyncram:altsyncram_component\|altsyncram_nnc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_2_write:ram_2|altsyncram:altsyncram_component|altsyncram_nnc1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1490792809019 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1490792809019 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1490792809019 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 912 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1490792809019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1490792809341 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1490792809341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1490792809341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490792809356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1490792809356 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1490792809356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1490792809356 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1490792809356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1490792809372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1490792809372 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1490792809372 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 21 8 0 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 21 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1490792809372 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1490792809372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1490792809372 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1490792809372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1490792809372 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1490792809372 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490792809425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1490792812086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490792812853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1490792813028 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1490792813686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490792813686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1490792813878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1490792815184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1490792815184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490792815422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1490792815422 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1490792815422 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1490792815422 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1490792815671 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490792815688 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1490792815712 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1490792815712 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490792816191 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1490792816237 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1490792816523 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1490792817117 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1490792817117 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1490792817469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/output_files/final_project.fit.smsg " "Generated suppressed messages file D:/Biblioteca/Documentos/GitHub/trabalho_final_sda/quartusii_project/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1490792817765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490792818697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 10:06:58 2017 " "Processing ended: Wed Mar 29 10:06:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490792818697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490792818697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490792818697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1490792818697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1490792821917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490792821918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 10:07:01 2017 " "Processing started: Wed Mar 29 10:07:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490792821918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1490792821918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1490792821918 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1490792823907 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1490792823988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490792824877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 10:07:04 2017 " "Processing ended: Wed Mar 29 10:07:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490792824877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490792824877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490792824877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1490792824877 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1490792825698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1490792826603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490792826603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 10:07:06 2017 " "Processing started: Wed Mar 29 10:07:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490792826603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490792826603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490792826603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1490792826714 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490792826886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1490792826938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1490792826938 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1490792827182 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1490792827182 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1490792827182 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1490792827198 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1490792827213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1490792827274 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1490792827337 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1490792827337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1490792827405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1490792827405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1490792827405 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1490792827420 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1490792827472 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1490792827472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490792827550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 29 10:07:07 2017 " "Processing ended: Wed Mar 29 10:07:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490792827550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490792827550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490792827550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490792827550 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490792828228 ""}
