<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>px_axis_decfir32_xclk</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>in_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.IN_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>out_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.OUT_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.OUT_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.OUT_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.OUT_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.OUT_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.OUT_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlinstantiationtemplate</spirit:name>
        <spirit:displayName>VHDL Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 14:27:29 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77749e7f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>px_axis_decfir32_xclk.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>px_axis_decfir32_xclk.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Pass Level Transitions Across Clock Domains (Interrupt pulses, reset pulses, etc.)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_axis_decfir32_xclk</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>px_lvl_trans_xclk_v1_0</xilinx:displayName>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:px_lvl_trans_xclk:1.0_ARCHIVE_LOCATION">E:/px_ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_lvl_trans_xclk:0.01_ARCHIVE_LOCATION">C:/Xilinx/Vivado/2015.4/data/ip/pentek/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_lvl_trans_xclk:1.0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507e2bbd_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89788f8_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d639c8_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48443f9f_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af19059_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d74a0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cae8449_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcbef80_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@115561ee_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3039da6a_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c371971_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728a50f2_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa2c44d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498a5f2_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57086c29_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e27ee7d_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1341_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d075240_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_lvl_trans_xclk/px_lvl_trans_xclk.srcs</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a08e1f6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="be5fba30"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5c98dfb1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="146cc8ca"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
