Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Dec 17 17:19:35 2017
| Host         : HKS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_logic_timing_summary_routed.rpt -rpx game_logic_timing_summary_routed.rpx
| Design       : game_logic
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.739        0.000                      0                  259        0.152        0.000                      0                  259        4.020        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.739        0.000                      0                  259        0.152        0.000                      0                  259        4.020        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.883ns (38.056%)  route 3.065ns (61.944%))
  Logic Levels:           6  (CARRY4=3 LUT3=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.623     5.144    steppermotor_wrapper_inst0/clk
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  steppermotor_wrapper_inst0/count_reg[3]/Q
                         net (fo=4, routed)           0.992     6.592    steppermotor_wrapper_inst0/sel0[3]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.716 r  steppermotor_wrapper_inst0/count[28]_i_32/O
                         net (fo=1, routed)           0.000     6.716    steppermotor_wrapper_inst0/count[28]_i_32_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.266 r  steppermotor_wrapper_inst0/count_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.266    steppermotor_wrapper_inst0/count_reg[28]_i_20_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  steppermotor_wrapper_inst0/count_reg[28]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.380    steppermotor_wrapper_inst0/count_reg[28]_i_11_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.537 r  steppermotor_wrapper_inst0/count_reg[28]_i_4/CO[1]
                         net (fo=2, routed)           0.671     8.208    steppermotor_wrapper_inst0/data1
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.329     8.537 r  steppermotor_wrapper_inst0/state[1]_i_2/O
                         net (fo=2, routed)           0.831     9.368    steppermotor_wrapper_inst0/state[1]_i_2_n_0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.153     9.521 r  steppermotor_wrapper_inst0/state[1]_i_1/O
                         net (fo=1, routed)           0.572    10.092    steppermotor_wrapper_inst0/state[1]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  steppermotor_wrapper_inst0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.502    14.843    steppermotor_wrapper_inst0/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor_wrapper_inst0/state_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)       -0.237    14.831    steppermotor_wrapper_inst0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.828ns (17.516%)  route 3.899ns (82.484%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.054     9.873    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.828ns (17.516%)  route 3.899ns (82.484%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.054     9.873    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.828ns (17.516%)  route 3.899ns (82.484%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.054     9.873    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.828ns (17.516%)  route 3.899ns (82.484%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.054     9.873    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.536%)  route 3.894ns (82.464%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.049     9.868    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[5]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.536%)  route 3.894ns (82.464%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.049     9.868    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[6]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.536%)  route 3.894ns (82.464%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.049     9.868    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[7]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.828ns (17.536%)  route 3.894ns (82.464%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          1.049     9.868    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    steppermotor_wrapper_inst0/clk
    SLICE_X4Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[8]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.429    14.643    steppermotor_wrapper_inst0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.828ns (18.067%)  route 3.755ns (81.933%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[0]/Q
                         net (fo=5, routed)           1.135     6.737    steppermotor_wrapper_inst0/sel0[0]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  steppermotor_wrapper_inst0/count[28]_i_10/O
                         net (fo=1, routed)           0.727     7.589    steppermotor_wrapper_inst0/count[28]_i_10_n_0
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.713 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           0.982     8.695    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I0_O)        0.124     8.819 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.910     9.729    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.505    14.846    steppermotor_wrapper_inst0/clk
    SLICE_X4Y21          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.642    steppermotor_wrapper_inst0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 random_code/state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_code/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    random_code/clk_IBUF_BUFG
    SLICE_X7Y22          FDPE                                         r  random_code/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  random_code/state_reg[1]/Q
                         net (fo=3, routed)           0.099     1.706    random_code/Q[1]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.045     1.751 r  random_code/p_0_out/O
                         net (fo=1, routed)           0.000     1.751    random_code/p_0_out__0[0]
    SLICE_X6Y22          FDPE                                         r  random_code/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     1.978    random_code/clk_IBUF_BUFG
    SLICE_X6Y22          FDPE                                         r  random_code/state_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDPE (Hold_fdpe_C_D)         0.120     1.599    random_code/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/count_deb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.553     1.436    keypad4X4_inst0/clk
    SLICE_X8Y24          FDRE                                         r  keypad4X4_inst0/count_deb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  keypad4X4_inst0/count_deb_reg[5]/Q
                         net (fo=3, routed)           0.073     1.673    keypad4X4_inst0/count_deb_reg__0[5]
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.718    keypad4X4_inst0/finish_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.820     1.947    keypad4X4_inst0/clk
    SLICE_X9Y24          FDRE                                         r  keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.091     1.540    keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 register/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    register/CLK
    SLICE_X5Y22          FDCE                                         r  register/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  register/q_reg[2]/Q
                         net (fo=4, routed)           0.122     1.729    code[2]
    SLICE_X5Y21          FDRE                                         r  in1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  in1_reg[2]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.070     1.550    in1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_del_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X5Y27          FDRE                                         r  keypad4X4_inst0/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  keypad4X4_inst0/value_reg[3]/Q
                         net (fo=2, routed)           0.121     1.728    keypad4X4_inst0/value[3]
    SLICE_X5Y26          FDRE                                         r  keypad4X4_inst0/value_del_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.849     1.976    keypad4X4_inst0/clk
    SLICE_X5Y26          FDRE                                         r  keypad4X4_inst0/value_del_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.070     1.547    keypad4X4_inst0/value_del_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 random_code/state_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    random_code/clk_IBUF_BUFG
    SLICE_X7Y22          FDPE                                         r  random_code/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  random_code/state_reg[2]/Q
                         net (fo=3, routed)           0.124     1.731    register/D[2]
    SLICE_X5Y22          FDCE                                         r  register/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     1.978    register/CLK
    SLICE_X5Y22          FDCE                                         r  register/q_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.070     1.549    register/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 steppermotor_wrapper_inst0/start_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/init_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.582     1.465    steppermotor_wrapper_inst0/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor_wrapper_inst0/start_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148     1.613 f  steppermotor_wrapper_inst0/start_del_reg/Q
                         net (fo=1, routed)           0.059     1.672    steppermotor_wrapper_inst0/start_del
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.098     1.770 r  steppermotor_wrapper_inst0/init_i_1/O
                         net (fo=1, routed)           0.000     1.770    steppermotor_wrapper_inst0/init_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  steppermotor_wrapper_inst0/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.850     1.977    steppermotor_wrapper_inst0/clk
    SLICE_X2Y24          FDRE                                         r  steppermotor_wrapper_inst0/init_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120     1.585    steppermotor_wrapper_inst0/init_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 random_code/state_reg_p_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_code/state_reg_p_6/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    random_code/clk_IBUF_BUFG
    SLICE_X7Y21          FDPE                                         r  random_code/state_reg_p_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  random_code/state_reg_p_5/Q
                         net (fo=1, routed)           0.116     1.723    random_code/state_reg_p_5_n_0
    SLICE_X7Y21          FDPE                                         r  random_code/state_reg_p_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    random_code/clk_IBUF_BUFG
    SLICE_X7Y21          FDPE                                         r  random_code/state_reg_p_6/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDPE (Hold_fdpe_C_D)         0.071     1.537    random_code/state_reg_p_6
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 random_code/state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_code/state_reg[13]_srl9__random_code_state_reg_p_7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.342%)  route 0.177ns (55.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    random_code/clk_IBUF_BUFG
    SLICE_X7Y22          FDPE                                         r  random_code/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  random_code/state_reg[4]/Q
                         net (fo=2, routed)           0.177     1.784    random_code/state_reg_n_0_[4]
    SLICE_X6Y21          SRL16E                                       r  random_code/state_reg[13]_srl9__random_code_state_reg_p_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    random_code/clk_IBUF_BUFG
    SLICE_X6Y21          SRL16E                                       r  random_code/state_reg[13]_srl9__random_code_state_reg_p_7/CLK
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.597    random_code/state_reg[13]_srl9__random_code_state_reg_p_7
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 register/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    register/CLK
    SLICE_X5Y22          FDCE                                         r  register/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  register/q_reg[3]/Q
                         net (fo=4, routed)           0.132     1.739    code[3]
    SLICE_X5Y21          FDRE                                         r  in1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  in1_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.072     1.552    in1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 random_code/state_reg_p_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_code/state_reg_p_3/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    random_code/clk_IBUF_BUFG
    SLICE_X7Y21          FDPE                                         r  random_code/state_reg_p_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDPE (Prop_fdpe_C_Q)         0.128     1.594 r  random_code/state_reg_p_2/Q
                         net (fo=1, routed)           0.053     1.648    random_code/state_reg_p_2_n_0
    SLICE_X7Y21          FDPE                                         r  random_code/state_reg_p_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    random_code/clk_IBUF_BUFG
    SLICE_X7Y21          FDPE                                         r  random_code/state_reg_p_3/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDPE (Hold_fdpe_C_D)        -0.007     1.459    random_code/state_reg_p_3
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    SevSeg_4digit_inst0/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    SevSeg_4digit_inst0/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    SevSeg_4digit_inst0/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y20    SevSeg_4digit_inst0/count_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y17    SevSeg_4digit_inst0/count_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y21    random_code/state_reg[13]_srl9__random_code_state_reg_p_7/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y21    random_code/state_reg[13]_srl9__random_code_state_reg_p_7/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    SevSeg_4digit_inst0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    SevSeg_4digit_inst0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    SevSeg_4digit_inst0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y20    SevSeg_4digit_inst0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y21    random_code/state_reg[13]_srl9__random_code_state_reg_p_7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y21    random_code/state_reg[13]_srl9__random_code_state_reg_p_7/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y16    SevSeg_4digit_inst0/count_reg[3]/C



