Timing Analyzer report for rgb_display
Thu May 16 19:56:15 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; rgb_display                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 126.04 MHz ; 126.04 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 492.066 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.858   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 249.715 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 492.066 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.849      ;
; 492.085 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.830      ;
; 492.097 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.818      ;
; 492.116 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.799      ;
; 492.217 ; spi_tx:spi_interface|state.ST_SEND_PIXELS      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.069     ; 7.715      ;
; 492.221 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.694      ;
; 492.252 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.663      ;
; 492.311 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.604      ;
; 492.342 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.573      ;
; 492.726 ; encoder:colour_encoder|colour_reg[0]           ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 7.199      ;
; 492.793 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.122      ;
; 492.824 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.091      ;
; 492.878 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.037      ;
; 492.909 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 7.006      ;
; 492.918 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.997      ;
; 492.920 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.995      ;
; 492.949 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.966      ;
; 492.951 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.964      ;
; 492.965 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.950      ;
; 492.996 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.919      ;
; 492.997 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.918      ;
; 493.024 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.891      ;
; 493.028 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.887      ;
; 493.041 ; encoder:colour_encoder|colour_reg[1]           ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 6.884      ;
; 493.055 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.860      ;
; 493.062 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.089     ; 6.850      ;
; 493.093 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.089     ; 6.819      ;
; 493.111 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.804      ;
; 493.134 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.779      ;
; 493.134 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.779      ;
; 493.142 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.773      ;
; 493.142 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.773      ;
; 493.145 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 6.785      ;
; 493.153 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.760      ;
; 493.153 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.760      ;
; 493.170 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.745      ;
; 493.173 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.742      ;
; 493.201 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.714      ;
; 493.248 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.076     ; 6.677      ;
; 493.274 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.641      ;
; 493.289 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.624      ;
; 493.289 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.624      ;
; 493.305 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 6.610      ;
; 493.342 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD    ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 6.588      ;
; 493.379 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.534      ;
; 493.379 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.534      ;
; 493.502 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.411      ;
; 493.521 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.392      ;
; 493.611 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.309      ;
; 493.613 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.282      ;
; 493.644 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.251      ;
; 493.652 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.268      ;
; 493.657 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.256      ;
; 493.683 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.237      ;
; 493.688 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.207      ;
; 493.719 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.176      ;
; 493.727 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.168      ;
; 493.734 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.186      ;
; 493.747 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.166      ;
; 493.758 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.137      ;
; 493.824 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.071      ;
; 493.825 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.070      ;
; 493.827 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.068      ;
; 493.850 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.045      ;
; 493.855 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.040      ;
; 493.856 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.039      ;
; 493.858 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.037      ;
; 493.861 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.052      ;
; 493.861 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 6.052      ;
; 493.881 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.106     ; 6.014      ;
; 493.882 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.038      ;
; 493.897 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.023      ;
; 493.913 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.007      ;
; 493.928 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.992      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.933 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.987      ;
; 493.946 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 5.967      ;
; 493.946 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.088     ; 5.967      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
; 493.952 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.968      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; uart_rx:uart_interface|data_reg[8]             ; uart_rx:uart_interface|data_reg[8]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[4]             ; uart_rx:uart_interface|data_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[7]             ; uart_rx:uart_interface|data_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[2]             ; uart_rx:uart_interface|data_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[3]             ; uart_rx:uart_interface|data_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[5]             ; uart_rx:uart_interface|data_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|data_reg[1]             ; uart_rx:uart_interface|data_reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|state.ST_IDLE           ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|state.ST_RECEIVE     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|index_reg[3]            ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|index_reg[0]            ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|index_reg[1]            ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_rx:uart_interface|index_reg[2]            ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|mosi_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|bsel_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_120MS            ; spi_tx:spi_interface|state.ST_120MS         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|state.ST_TFT_RST          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|index_reg[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[0]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|cnt4_reg[2]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_tx:spi_interface|cnt4_reg[1]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_5MS              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD    ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|sck1_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.507 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; uart_rx:uart_interface|clks_reg[7]             ; uart_rx:uart_interface|clks_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; spi_tx:spi_interface|cnt4_reg[1]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.526 ; uart_rx:uart_interface|state.ST_DONE           ; uart_rx:uart_interface|done_reg             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.532 ; uart_rx:uart_interface|index_reg[0]            ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.636 ; encoder:colour_encoder|ascii_reg[6]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.637 ; encoder:colour_encoder|ascii_reg[1]            ; encoder:colour_encoder|colour_reg[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.667 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|state.ST_DONE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.683 ; uart_rx:uart_interface|done_reg                ; encoder:colour_encoder|en_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.707 ; spi_tx:spi_interface|state.ST_RGB_SETTING      ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.715 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|state.ST_BPP_SETTING   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.723 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.735 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.745 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; spi_tx:spi_interface|cnt1_reg[5]               ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_rx:uart_interface|clks_reg[1]             ; uart_rx:uart_interface|clks_reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uart_rx:uart_interface|clks_reg[2]             ; uart_rx:uart_interface|clks_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.750 ; encoder:colour_encoder|ascii_reg[0]            ; encoder:colour_encoder|colour_reg[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.751 ; spi_tx:spi_interface|cnt2_reg[1]               ; spi_tx:spi_interface|cnt2_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; spi_tx:spi_interface|cnt2_reg[3]               ; spi_tx:spi_interface|cnt2_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; spi_tx:spi_interface|cnt2_reg[5]               ; spi_tx:spi_interface|cnt2_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; spi_tx:spi_interface|cnt2_reg[2]               ; spi_tx:spi_interface|cnt2_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.756 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; spi_tx:spi_interface|cnt2_reg[4]               ; spi_tx:spi_interface|cnt2_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.761 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_interface|clks_reg[3]             ; uart_rx:uart_interface|clks_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_interface|clks_reg[5]             ; uart_rx:uart_interface|clks_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_rx:uart_interface|clks_reg[4]             ; uart_rx:uart_interface|clks_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_rx:uart_interface|clks_reg[6]             ; uart_rx:uart_interface|clks_reg[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; encoder:colour_encoder|ascii_reg[7]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; encoder:colour_encoder|ascii_reg[3]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; uart_rx:uart_interface|clks_reg[0]             ; uart_rx:uart_interface|clks_reg[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.776 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; spi_tx:spi_interface|cnt2_reg[0]               ; spi_tx:spi_interface|cnt2_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.784 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.786 ; spi_tx:spi_interface|cnt4_reg[2]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.814 ; spi_tx:spi_interface|state.ST_RGB_SETTING      ; spi_tx:spi_interface|dcmd_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.848 ; encoder:colour_encoder|ascii_reg[4]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.141      ;
; 0.892 ; encoder:colour_encoder|ascii_reg[0]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.185      ;
; 0.918 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|index_reg[0]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.211      ;
; 0.953 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|sck2_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.247      ;
; 0.958 ; spi_tx:spi_interface|cnt2_reg[6]               ; spi_tx:spi_interface|cnt2_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.988 ; uart_rx:uart_interface|state.ST_DONE           ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.282      ;
; 1.009 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|sck3_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.031 ; uart_rx:uart_interface|state.ST_IDLE           ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.325      ;
; 1.083 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.376      ;
; 1.099 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 132.26 MHz ; 132.26 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 492.439 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.855   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 249.715 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 492.439 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.488      ;
; 492.463 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.464      ;
; 492.501 ; spi_tx:spi_interface|state.ST_SEND_PIXELS      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 7.440      ;
; 492.515 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.412      ;
; 492.539 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.388      ;
; 492.640 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.287      ;
; 492.646 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.281      ;
; 492.664 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.263      ;
; 492.670 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 7.257      ;
; 492.988 ; encoder:colour_encoder|colour_reg[0]           ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 6.946      ;
; 493.122 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.805      ;
; 493.146 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.781      ;
; 493.212 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.715      ;
; 493.236 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.691      ;
; 493.256 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.671      ;
; 493.260 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.667      ;
; 493.280 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.647      ;
; 493.284 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.643      ;
; 493.314 ; encoder:colour_encoder|colour_reg[1]           ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 6.620      ;
; 493.315 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.612      ;
; 493.339 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.588      ;
; 493.344 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.583      ;
; 493.356 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.571      ;
; 493.366 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 6.559      ;
; 493.368 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.559      ;
; 493.380 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.547      ;
; 493.390 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.077     ; 6.535      ;
; 493.426 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.501      ;
; 493.439 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.482      ;
; 493.439 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.482      ;
; 493.450 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.477      ;
; 493.461 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.466      ;
; 493.480 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.460      ;
; 493.485 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.442      ;
; 493.489 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.438      ;
; 493.513 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.414      ;
; 493.515 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.406      ;
; 493.515 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.406      ;
; 493.529 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 6.405      ;
; 493.571 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.356      ;
; 493.595 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 6.332      ;
; 493.640 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.281      ;
; 493.640 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.281      ;
; 493.646 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.275      ;
; 493.646 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.275      ;
; 493.654 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD    ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 6.286      ;
; 493.788 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.133      ;
; 493.864 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 6.057      ;
; 493.904 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 6.025      ;
; 493.916 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 6.014      ;
; 493.940 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 5.990      ;
; 493.975 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.937      ;
; 493.987 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.925      ;
; 493.989 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.932      ;
; 493.995 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.926      ;
; 493.999 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.913      ;
; 494.011 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.901      ;
; 494.039 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.873      ;
; 494.063 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.849      ;
; 494.102 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.827      ;
; 494.119 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.793      ;
; 494.122 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.799      ;
; 494.122 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.799      ;
; 494.143 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.769      ;
; 494.147 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.765      ;
; 494.150 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.762      ;
; 494.160 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.752      ;
; 494.171 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.741      ;
; 494.172 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 5.758      ;
; 494.174 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.738      ;
; 494.184 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.728      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.740      ;
; 494.189 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 5.741      ;
; 494.196 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 5.734      ;
; 494.212 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.709      ;
; 494.212 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.709      ;
; 494.213 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.072     ; 5.717      ;
; 494.256 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.665      ;
; 494.256 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.665      ;
; 494.260 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.661      ;
; 494.260 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.081     ; 5.661      ;
; 494.262 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.090     ; 5.650      ;
; 494.265 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.664      ;
; 494.265 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.664      ;
; 494.265 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.664      ;
; 494.265 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 5.664      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; spi_tx:spi_interface|mosi_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[8]             ; uart_rx:uart_interface|data_reg[8]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[4]             ; uart_rx:uart_interface|data_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[7]             ; uart_rx:uart_interface|data_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[2]             ; uart_rx:uart_interface|data_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[3]             ; uart_rx:uart_interface|data_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[5]             ; uart_rx:uart_interface|data_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|data_reg[1]             ; uart_rx:uart_interface|data_reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|bsel_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|state.ST_IDLE           ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|state.ST_RECEIVE     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[3]            ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[0]            ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[1]            ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_interface|index_reg[2]            ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_5MS              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD    ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_120MS            ; spi_tx:spi_interface|state.ST_120MS         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|state.ST_TFT_RST          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|index_reg[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[0]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|cnt4_reg[2]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_tx:spi_interface|cnt4_reg[1]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|sck1_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.468 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.474 ; uart_rx:uart_interface|clks_reg[7]             ; uart_rx:uart_interface|clks_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.480 ; spi_tx:spi_interface|cnt4_reg[1]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.492 ; uart_rx:uart_interface|state.ST_DONE           ; uart_rx:uart_interface|done_reg             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.495 ; uart_rx:uart_interface|index_reg[0]            ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.591 ; encoder:colour_encoder|ascii_reg[6]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.859      ;
; 0.592 ; encoder:colour_encoder|ascii_reg[1]            ; encoder:colour_encoder|colour_reg[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.860      ;
; 0.605 ; uart_rx:uart_interface|done_reg                ; encoder:colour_encoder|en_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.620 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|state.ST_DONE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.653 ; spi_tx:spi_interface|state.ST_RGB_SETTING      ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.663 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|state.ST_BPP_SETTING   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.678 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.946      ;
; 0.694 ; spi_tx:spi_interface|cnt1_reg[5]               ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; uart_rx:uart_interface|clks_reg[1]             ; uart_rx:uart_interface|clks_reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; uart_rx:uart_interface|clks_reg[2]             ; uart_rx:uart_interface|clks_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; encoder:colour_encoder|ascii_reg[0]            ; encoder:colour_encoder|colour_reg[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; spi_tx:spi_interface|cnt2_reg[5]               ; spi_tx:spi_interface|cnt2_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; spi_tx:spi_interface|cnt2_reg[1]               ; spi_tx:spi_interface|cnt2_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; spi_tx:spi_interface|cnt2_reg[3]               ; spi_tx:spi_interface|cnt2_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; spi_tx:spi_interface|cnt2_reg[2]               ; spi_tx:spi_interface|cnt2_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; spi_tx:spi_interface|cnt2_reg[4]               ; spi_tx:spi_interface|cnt2_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_rx:uart_interface|clks_reg[5]             ; uart_rx:uart_interface|clks_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; uart_rx:uart_interface|clks_reg[4]             ; uart_rx:uart_interface|clks_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_rx:uart_interface|clks_reg[3]             ; uart_rx:uart_interface|clks_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.716 ; uart_rx:uart_interface|clks_reg[6]             ; uart_rx:uart_interface|clks_reg[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.719 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; encoder:colour_encoder|ascii_reg[7]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; uart_rx:uart_interface|clks_reg[0]             ; uart_rx:uart_interface|clks_reg[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; encoder:colour_encoder|ascii_reg[3]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.726 ; spi_tx:spi_interface|cnt2_reg[0]               ; spi_tx:spi_interface|cnt2_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728 ; spi_tx:spi_interface|cnt4_reg[2]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.756 ; spi_tx:spi_interface|state.ST_RGB_SETTING      ; spi_tx:spi_interface|dcmd_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.771 ; encoder:colour_encoder|ascii_reg[4]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.039      ;
; 0.827 ; encoder:colour_encoder|ascii_reg[0]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.095      ;
; 0.837 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|index_reg[0]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.104      ;
; 0.870 ; spi_tx:spi_interface|cnt2_reg[6]               ; spi_tx:spi_interface|cnt2_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.137      ;
; 0.872 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|sck2_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.140      ;
; 0.902 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|sck3_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.160      ;
; 0.904 ; uart_rx:uart_interface|state.ST_DONE           ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.172      ;
; 0.926 ; uart_rx:uart_interface|state.ST_IDLE           ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.194      ;
; 0.965 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.233      ;
; 1.006 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 496.535 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.423   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 249.797 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 496.535 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.418      ;
; 496.547 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.406      ;
; 496.575 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.378      ;
; 496.587 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.366      ;
; 496.632 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.321      ;
; 496.632 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.321      ;
; 496.641 ; spi_tx:spi_interface|state.ST_SEND_PIXELS      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 3.317      ;
; 496.644 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.309      ;
; 496.644 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.309      ;
; 496.835 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.118      ;
; 496.847 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.106      ;
; 496.856 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.097      ;
; 496.859 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.094      ;
; 496.868 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.085      ;
; 496.868 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.085      ;
; 496.871 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.082      ;
; 496.874 ; encoder:colour_encoder|colour_reg[0]           ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 3.082      ;
; 496.880 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.073      ;
; 496.916 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 3.034      ;
; 496.922 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.031      ;
; 496.923 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.030      ;
; 496.925 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 3.018      ;
; 496.925 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 3.018      ;
; 496.928 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.037     ; 3.022      ;
; 496.934 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.019      ;
; 496.935 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 3.018      ;
; 496.965 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.978      ;
; 496.965 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.978      ;
; 496.970 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.983      ;
; 496.982 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.971      ;
; 496.991 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.962      ;
; 496.994 ; encoder:colour_encoder|colour_reg[1]           ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 2.962      ;
; 496.995 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.958      ;
; 497.000 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.953      ;
; 497.003 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.950      ;
; 497.007 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.946      ;
; 497.012 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.941      ;
; 497.022 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.921      ;
; 497.022 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.921      ;
; 497.022 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.921      ;
; 497.022 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.921      ;
; 497.063 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.890      ;
; 497.067 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD      ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.026     ; 2.894      ;
; 497.071 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.872      ;
; 497.075 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 2.878      ;
; 497.111 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.832      ;
; 497.135 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 2.821      ;
; 497.159 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD    ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.026     ; 2.802      ;
; 497.168 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.775      ;
; 497.168 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.775      ;
; 497.210 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.741      ;
; 497.211 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.736      ;
; 497.222 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.729      ;
; 497.223 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.724      ;
; 497.225 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.718      ;
; 497.225 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.718      ;
; 497.231 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.716      ;
; 497.242 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.705      ;
; 497.243 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.704      ;
; 497.243 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.704      ;
; 497.246 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.697      ;
; 497.246 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.697      ;
; 497.247 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.700      ;
; 497.249 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.694      ;
; 497.249 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.694      ;
; 497.254 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.693      ;
; 497.255 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.692      ;
; 497.257 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.690      ;
; 497.258 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.693      ;
; 497.258 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.685      ;
; 497.258 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.685      ;
; 497.259 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.688      ;
; 497.265 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.686      ;
; 497.269 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.678      ;
; 497.270 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.681      ;
; 497.277 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.674      ;
; 497.279 ; spi_tx:spi_interface|state.ST_MEM_ACCESS_CMD   ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.672      ;
; 497.290 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.657      ;
; 497.302 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.645      ;
; 497.306 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.634      ;
; 497.306 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 2.634      ;
; 497.306 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.645      ;
; 497.312 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.631      ;
; 497.312 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.631      ;
; 497.313 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.630      ;
; 497.313 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.630      ;
; 497.328 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.619      ;
; 497.333 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.614      ;
; 497.340 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.607      ;
; 497.345 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.602      ;
; 497.360 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.583      ;
; 497.360 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.583      ;
; 497.366 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.581      ;
; 497.371 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.572      ;
; 497.373 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|data_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.027     ; 2.587      ;
; 497.378 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.040     ; 2.569      ;
; 497.381 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.562      ;
; 497.381 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.562      ;
; 497.382 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.569      ;
; 497.385 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.044     ; 2.558      ;
+---------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                     ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; uart_rx:uart_interface|data_reg[8]             ; uart_rx:uart_interface|data_reg[8]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[4]             ; uart_rx:uart_interface|data_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[7]             ; uart_rx:uart_interface|data_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[2]             ; uart_rx:uart_interface|data_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[3]             ; uart_rx:uart_interface|data_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[5]             ; uart_rx:uart_interface|data_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|data_reg[1]             ; uart_rx:uart_interface|data_reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|state.ST_IDLE           ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|state.ST_RECEIVE     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|index_reg[3]            ; uart_rx:uart_interface|index_reg[3]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|index_reg[0]            ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|index_reg[1]            ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_interface|index_reg[2]            ; uart_rx:uart_interface|index_reg[2]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|mosi_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|bsel_reg                  ; spi_tx:spi_interface|bsel_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_DISP_ON_CMD      ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_5MS              ; spi_tx:spi_interface|state.ST_5MS           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD    ; spi_tx:spi_interface|state.ST_MEM_WRITE_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_120MS            ; spi_tx:spi_interface|state.ST_120MS         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|state.ST_TRIGGER       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|state.ST_TFT_RST          ; spi_tx:spi_interface|state.ST_TFT_RST       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|index_reg[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[2]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[0]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|cnt4_reg[2]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_tx:spi_interface|cnt4_reg[1]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|sck1_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; spi_tx:spi_interface|cnt4_reg[1]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; spi_tx:spi_interface|cnt1_reg[10]              ; spi_tx:spi_interface|cnt1_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; uart_rx:uart_interface|state.ST_DONE           ; uart_rx:uart_interface|done_reg             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; uart_rx:uart_interface|clks_reg[7]             ; uart_rx:uart_interface|clks_reg[7]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.219 ; uart_rx:uart_interface|index_reg[0]            ; uart_rx:uart_interface|index_reg[1]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.259 ; uart_rx:uart_interface|done_reg                ; encoder:colour_encoder|en_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; encoder:colour_encoder|ascii_reg[1]            ; encoder:colour_encoder|colour_reg[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; encoder:colour_encoder|ascii_reg[6]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.265 ; uart_rx:uart_interface|state.ST_RECEIVE        ; uart_rx:uart_interface|state.ST_DONE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.271 ; spi_tx:spi_interface|state.ST_RGB_SETTING      ; spi_tx:spi_interface|state.ST_SLEEP_OUT_CMD ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.278 ; spi_tx:spi_interface|state.ST_PIXEL_FORMAT_CMD ; spi_tx:spi_interface|state.ST_BPP_SETTING   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; uart_rx:uart_interface|rx_reg                  ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.298 ; spi_tx:spi_interface|cnt1_reg[3]               ; spi_tx:spi_interface|cnt1_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; spi_tx:spi_interface|cnt1_reg[5]               ; spi_tx:spi_interface|cnt1_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; spi_tx:spi_interface|cnt1_reg[2]               ; spi_tx:spi_interface|cnt1_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; spi_tx:spi_interface|cnt3_reg[1]               ; spi_tx:spi_interface|cnt3_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; encoder:colour_encoder|ascii_reg[0]            ; encoder:colour_encoder|colour_reg[0]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; spi_tx:spi_interface|cnt3_reg[2]               ; spi_tx:spi_interface|cnt3_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; spi_tx:spi_interface|cnt3_reg[3]               ; spi_tx:spi_interface|cnt3_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_rx:uart_interface|clks_reg[1]             ; uart_rx:uart_interface|clks_reg[1]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_rx:uart_interface|clks_reg[2]             ; uart_rx:uart_interface|clks_reg[2]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; spi_tx:spi_interface|cnt1_reg[7]               ; spi_tx:spi_interface|cnt1_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; spi_tx:spi_interface|cnt2_reg[5]               ; spi_tx:spi_interface|cnt2_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; spi_tx:spi_interface|cnt2_reg[1]               ; spi_tx:spi_interface|cnt2_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; spi_tx:spi_interface|cnt1_reg[6]               ; spi_tx:spi_interface|cnt1_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; spi_tx:spi_interface|cnt1_reg[1]               ; spi_tx:spi_interface|cnt1_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; spi_tx:spi_interface|cnt2_reg[3]               ; spi_tx:spi_interface|cnt2_reg[3]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[4]               ; spi_tx:spi_interface|cnt1_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt1_reg[9]               ; spi_tx:spi_interface|cnt1_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; spi_tx:spi_interface|cnt2_reg[2]               ; spi_tx:spi_interface|cnt2_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[2]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[14]              ; spi_tx:spi_interface|cnt3_reg[14]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|cnt3_reg[5]               ; spi_tx:spi_interface|cnt3_reg[5]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; spi_tx:spi_interface|index_reg[1]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_tx:spi_interface|cnt2_reg[4]               ; spi_tx:spi_interface|cnt2_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[4]               ; spi_tx:spi_interface|cnt3_reg[4]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[7]               ; spi_tx:spi_interface|cnt3_reg[7]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[13]              ; spi_tx:spi_interface|cnt3_reg[13]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[10]              ; spi_tx:spi_interface|cnt3_reg[10]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; spi_tx:spi_interface|cnt3_reg[12]              ; spi_tx:spi_interface|cnt3_reg[12]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; encoder:colour_encoder|ascii_reg[7]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; spi_tx:spi_interface|cnt1_reg[8]               ; spi_tx:spi_interface|cnt1_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[6]               ; spi_tx:spi_interface|cnt3_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[8]               ; spi_tx:spi_interface|cnt3_reg[8]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[9]               ; spi_tx:spi_interface|cnt3_reg[9]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; spi_tx:spi_interface|cnt3_reg[11]              ; spi_tx:spi_interface|cnt3_reg[11]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_rx:uart_interface|clks_reg[5]             ; uart_rx:uart_interface|clks_reg[5]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; encoder:colour_encoder|ascii_reg[3]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_rx:uart_interface|clks_reg[4]             ; uart_rx:uart_interface|clks_reg[4]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; uart_rx:uart_interface|clks_reg[3]             ; uart_rx:uart_interface|clks_reg[3]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; spi_tx:spi_interface|cnt3_reg[0]               ; spi_tx:spi_interface|cnt3_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; uart_rx:uart_interface|clks_reg[6]             ; uart_rx:uart_interface|clks_reg[6]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; spi_tx:spi_interface|cnt1_reg[0]               ; spi_tx:spi_interface|cnt1_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; uart_rx:uart_interface|clks_reg[0]             ; uart_rx:uart_interface|clks_reg[0]          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; spi_tx:spi_interface|cnt4_reg[0]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; spi_tx:spi_interface|cnt2_reg[0]               ; spi_tx:spi_interface|cnt2_reg[0]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.319 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[1]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; spi_tx:spi_interface|index_reg[0]              ; spi_tx:spi_interface|index_reg[2]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; spi_tx:spi_interface|cnt4_reg[2]               ; spi_tx:spi_interface|cnt4_reg[1]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.329 ; spi_tx:spi_interface|state.ST_RGB_SETTING      ; spi_tx:spi_interface|dcmd_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.344 ; encoder:colour_encoder|ascii_reg[4]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.353 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|sck2_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.474      ;
; 0.356 ; encoder:colour_encoder|ascii_reg[0]            ; encoder:colour_encoder|colour_reg[1]        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.373 ; spi_tx:spi_interface|cnt2_reg[6]               ; spi_tx:spi_interface|cnt2_reg[6]            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.383 ; uart_rx:uart_interface|state.ST_DONE           ; uart_rx:uart_interface|state.ST_IDLE        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.504      ;
; 0.391 ; spi_tx:spi_interface|state.ST_TRIGGER          ; spi_tx:spi_interface|index_reg[0]           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.511      ;
; 0.404 ; spi_tx:spi_interface|sck2_reg                  ; spi_tx:spi_interface|sck3_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.521      ;
; 0.406 ; uart_rx:uart_interface|state.ST_IDLE           ; uart_rx:uart_interface|index_reg[0]         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.527      ;
; 0.419 ; spi_tx:spi_interface|sck1_reg                  ; spi_tx:spi_interface|mosi_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.539      ;
; 0.439 ; spi_tx:spi_interface|state.ST_5MS              ; spi_tx:spi_interface|state.ST_DISP_ON_CMD   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.559      ;
; 0.439 ; spi_tx:spi_interface|state.ST_BPP_SETTING      ; spi_tx:spi_interface|dcmd_reg               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.559      ;
+-------+------------------------------------------------+---------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 492.066 ; 0.186 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 492.066 ; 0.186 ; N/A      ; N/A     ; 249.715             ;
; Design-wide TNS                                  ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sck           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; dc            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; d_rst_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2339     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 2339     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; cs          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d_rst_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dc          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 16 19:56:12 2024
Info: Command: quartus_sta rgb_display -c rgb_display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rgb_display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 492.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   492.066               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):   249.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 492.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   492.439               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):   249.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 496.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   496.535               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):   249.797               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Thu May 16 19:56:15 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


