# 4x4 INT Systolic Architecture Based Accelerator for Efficient Matrix Multiplication

Welcome to the documentation for the **4x4 INT Systolic Array Based Accelerator** designed for efficient matrix multiplication.

This documentation is organized into the following sections:

---

## User Guide
Everything you need to *use* the chip â€” setup, input/output formats, ready-valid protocol, and basic simulation instructions.  
[Go to User Guide](user-guide.md)

---

## Developer Guide
For engineers and students who want to understand or modify the design. Includes design principles, internal modules, and detailed architecture.  
[Go to Developer Guide](developer-guide.md)

---

##  Modules
Detailed documentation for each hardware block:

- [MAC Unit](mac-unit.md)
- [Processing Element (PE)](processing-element.md)
- [Data Feeders](data-feeders.md)
- [Interface](interface.md)
- [Systolic Top](systolic-top.md)
- [Input Datapath](input-datapath.md)
- [Output Datapath](output-datapath.md)
- [Counter](counter.md)

---
## TESTING


[testing & simulation](testing.md)

---

## RESULTS

[results benchmark](results.md)

---

##  Repository
The full source code and Makefiles are available here:  
 [GitHub Repository](https://github.com/meds-ee-uet/systolic-MAC.git)

---