{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 09:51:51 2014 " "Info: Processing started: Thu Nov 27 09:51:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ShiftAdder -c eShiftAdder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ShiftAdder -c eShiftAdder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pIn2\[0\] pOut\[8\] 14.254 ns Longest " "Info: Longest tpd from source pin \"pIn2\[0\]\" to destination pin \"pOut\[8\]\" is 14.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns pIn2\[0\] 1 PIN PIN_U14 3 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_U14; Fanout = 3; PIN Node = 'pIn2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pIn2[0] } "NODE_NAME" } } { "eShiftAdder.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/shiftadder/ShiftAdder/eShiftAdder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.445 ns) + CELL(0.451 ns) 5.983 ns Add0~2COUT1_176 2 COMB LC_X17_Y27_N0 2 " "Info: 2: + IC(4.445 ns) + CELL(0.451 ns) = 5.983 ns; Loc. = LC_X17_Y27_N0; Fanout = 2; COMB Node = 'Add0~2COUT1_176'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.896 ns" { pIn2[0] Add0~2COUT1_176 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 6.043 ns Add0~7COUT1_178 3 COMB LC_X17_Y27_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.060 ns) = 6.043 ns; Loc. = LC_X17_Y27_N1; Fanout = 2; COMB Node = 'Add0~7COUT1_178'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { Add0~2COUT1_176 Add0~7COUT1_178 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 6.103 ns Add0~12COUT1_180 4 COMB LC_X17_Y27_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.060 ns) = 6.103 ns; Loc. = LC_X17_Y27_N2; Fanout = 2; COMB Node = 'Add0~12COUT1_180'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { Add0~7COUT1_178 Add0~12COUT1_180 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 6.163 ns Add0~17COUT1_182 5 COMB LC_X17_Y27_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.060 ns) = 6.163 ns; Loc. = LC_X17_Y27_N3; Fanout = 2; COMB Node = 'Add0~17COUT1_182'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { Add0~12COUT1_180 Add0~17COUT1_182 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.365 ns) 6.528 ns Add0~20 6 COMB LC_X17_Y27_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.365 ns) = 6.528 ns; Loc. = LC_X17_Y27_N4; Fanout = 2; COMB Node = 'Add0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.365 ns" { Add0~17COUT1_182 Add0~20 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.524 ns) 8.040 ns Add1~22 7 COMB LC_X17_Y24_N4 6 " "Info: 7: + IC(0.988 ns) + CELL(0.524 ns) = 8.040 ns; Loc. = LC_X17_Y24_N4; Fanout = 6; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { Add0~20 Add1~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 8.489 ns Add1~30 8 COMB LC_X17_Y24_N6 1 " "Info: 8: + IC(0.000 ns) + CELL(0.449 ns) = 8.489 ns; Loc. = LC_X17_Y24_N6; Fanout = 1; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { Add1~22 Add1~30 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.361 ns) + CELL(2.404 ns) 14.254 ns pOut\[8\] 9 PIN PIN_P9 0 " "Info: 9: + IC(3.361 ns) + CELL(2.404 ns) = 14.254 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'pOut\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.765 ns" { Add1~30 pOut[8] } "NODE_NAME" } } { "eShiftAdder.vhd" "" { Text "C:/Users/내문서/Desktop/전공 자료/컴퓨터구조2/MIPS 실습/shiftadder/ShiftAdder/eShiftAdder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.460 ns ( 38.31 % ) " "Info: Total cell delay = 5.460 ns ( 38.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.794 ns ( 61.69 % ) " "Info: Total interconnect delay = 8.794 ns ( 61.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.254 ns" { pIn2[0] Add0~2COUT1_176 Add0~7COUT1_178 Add0~12COUT1_180 Add0~17COUT1_182 Add0~20 Add1~22 Add1~30 pOut[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.254 ns" { pIn2[0] {} pIn2[0]~out0 {} Add0~2COUT1_176 {} Add0~7COUT1_178 {} Add0~12COUT1_180 {} Add0~17COUT1_182 {} Add0~20 {} Add1~22 {} Add1~30 {} pOut[8] {} } { 0.000ns 0.000ns 4.445ns 0.000ns 0.000ns 0.000ns 0.000ns 0.988ns 0.000ns 3.361ns } { 0.000ns 1.087ns 0.451ns 0.060ns 0.060ns 0.060ns 0.365ns 0.524ns 0.449ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 09:51:52 2014 " "Info: Processing ended: Thu Nov 27 09:51:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
