{"vcs1":{"timestamp_begin":1709181787.928497466, "rt":0.97, "ut":0.21, "st":0.19}}
{"vcselab":{"timestamp_begin":1709181788.967004546, "rt":0.75, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1709181789.779580191, "rt":0.26, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709181787.386687903}
{"VCS_COMP_START_TIME": 1709181787.386687903}
{"VCS_COMP_END_TIME": 1709181791.149755214}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330172}}
{"stitch_vcselab": {"peak_mem": 231548}}
