============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 08 2020  07:22:35 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-161 ps) Setup Check with Pin LED_reg[14]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2150/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2133/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2306/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[14]/d   -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: VIOLATED (-161 ps) Setup Check with Pin LED_reg[13]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2154/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2138/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2312/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[13]/d   -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: VIOLATED (-161 ps) Setup Check with Pin LED_reg[12]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2158/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2129/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2311/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[12]/d   -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: VIOLATED (-161 ps) Setup Check with Pin LED_reg[11]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2162/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2135/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2310/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[11]/d   -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: VIOLATED (-161 ps) Setup Check with Pin LED_reg[10]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2167/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2137/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2309/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[10]/d   -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: VIOLATED (-161 ps) Setup Check with Pin LED_reg[9]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2171/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2134/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2307/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[9]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: VIOLATED (-161 ps) Setup Check with Pin LED_reg[8]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2174/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2125/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2313/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[8]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: VIOLATED (-161 ps) Setup Check with Pin LED_reg[7]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2166/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2136/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2305/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[7]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: VIOLATED (-161 ps) Setup Check with Pin LED_reg[6]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2159/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2130/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2304/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[6]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: VIOLATED (-161 ps) Setup Check with Pin LED_reg[5]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2155/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2128/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2303/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[5]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: VIOLATED (-161 ps) Setup Check with Pin LED_reg[4]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2147/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2131/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2302/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[4]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: VIOLATED (-161 ps) Setup Check with Pin LED_reg[3]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2142/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2139/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2301/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[3]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: VIOLATED (-161 ps) Setup Check with Pin LED_reg[2]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2170/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2140/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2300/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[2]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: VIOLATED (-161 ps) Setup Check with Pin LED_reg[1]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2153/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2126/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1214    (-,-) 
  g2308/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[1]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: VIOLATED (-161 ps) Setup Check with Pin LED_reg[0]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1273                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2204/z         (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     952    (-,-) 
  g2190/z         (u)     in_1->z F     unmapped_nand2        16 35.2     0   144    1095    (-,-) 
  g2146/z         (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1155    (-,-) 
  g2132/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1214    (-,-) 
  g2116/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59    1273    (-,-) 
  LED_reg[0]/d    -       -       R     unmapped_d_flop        1    -     -     0    1273    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: VIOLATED (-130 ps) Setup Check with Pin LED_reg[15]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1242                  
             Slack:=    -130                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  R     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z R     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z R     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z R     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z R     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z R     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z R     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2199/z         (u)     in_1->z F     unmapped_complex2      4  8.8     0    88     980    (-,-) 
  g2194/z         (u)     in_0->z R     unmapped_nand2        16 35.2     0   144    1124    (-,-) 
  g2143/z         (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1183    (-,-) 
  g2127/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1242    (-,-) 
  LED_reg[15]/d   -       -       R     unmapped_d_flop        1    -     -     0    1242    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (14 ps) Setup Check with Pin min_max_key_reg[1]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1099                  
             Slack:=      14                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  LED_reg[12]/clk      -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q        (u)     clk->q  R     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z              (u)     in_1->z R     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z              (u)     in_1->z R     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z              (u)     in_1->z R     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z              (u)     in_1->z R     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z              (u)     in_0->z R     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z              (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z              (u)     in_0->z R     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2199/z              (u)     in_1->z F     unmapped_complex2      4  8.8     0    88     980    (-,-) 
  g2299/z              (u)     in_1->z F     unmapped_complex2      1  2.2     0    59    1040    (-,-) 
  g2172/z              (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1099    (-,-) 
  min_max_key_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    1099    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (14 ps) Setup Check with Pin min_max_key_reg[0]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) min_max_key_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1099                  
             Slack:=      14                  

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  LED_reg[12]/clk      -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q        (u)     clk->q  R     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z              (u)     in_1->z R     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z              (u)     in_1->z R     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z              (u)     in_1->z R     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z              (u)     in_1->z R     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z              (u)     in_0->z R     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z              (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z              (u)     in_0->z R     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2199/z              (u)     in_1->z F     unmapped_complex2      4  8.8     0    88     980    (-,-) 
  g2186/z              (u)     in_1->z F     unmapped_or2           1  2.2     0    59    1040    (-,-) 
  g2163/z              (u)     in_0->z R     unmapped_nand2         1  2.2     0    59    1099    (-,-) 
  min_max_key_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    1099    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (22 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1091                  
             Slack:=      22                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q  F     unmapped_d_flop        7 17.1     0   423     423    (-,-) 
  g2264/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     482    (-,-) 
  g2242/z         (u)     in_1->z F     unmapped_or2           1  2.2     0    59     541    (-,-) 
  g2232/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     611    (-,-) 
  g2217/z         (u)     in_1->z F     unmapped_or2           2  4.4     0    70     681    (-,-) 
  g2294/z         (u)     in_0->z F     unmapped_complex2      1  2.2     0    59     740    (-,-) 
  g2212/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59     799    (-,-) 
  g2296/z         (u)     in_0->z F     unmapped_complex2      5 11.0     0    93     892    (-,-) 
  g2298/z         (u)     in_1->z R     unmapped_complex2      3  6.6     0    80     972    (-,-) 
  g2191/z         (u)     in_1->z F     unmapped_nand2         1  2.2     0    59    1032    (-,-) 
  g2151/z         (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1091    (-,-) 
  state_reg[1]/d  -       -       R     unmapped_d_flop        1    -     -     0    1091    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (67 ps) Setup Check with Pin state_reg[0]/clk->d
          Group: clk
     Startpoint: (R) min_max_key_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
             Setup:-      88                  
     Required Time:=    1112                  
      Launch Clock:-       0                  
         Data Path:-    1045                  
             Slack:=      67                  

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  min_max_key_reg[1]/clk -       -       R     (arrival)             20    -     0     -       0    (-,-) 
  min_max_key_reg[1]/q   (u)     clk->q  F     unmapped_d_flop        8 17.6     0   439     439    (-,-) 
  g2277/z                (u)     in_1->z F     unmapped_or2           6 13.2     0   102     540    (-,-) 
  g2252/z                (u)     in_1->z R     unmapped_complex2      1  2.2     0    59     600    (-,-) 
  g2224/z                (u)     in_1->z F     unmapped_complex2      1  2.2     0    59     659    (-,-) 
  g2291/z                (u)     in_0->z R     unmapped_complex2      1  2.2     0    59     718    (-,-) 
  g1857/z                (u)     in_1->z R     unmapped_or2           1  2.2     0    59     777    (-,-) 
  g1859/z                (u)     in_1->z R     unmapped_or2           2  4.4     0    70     847    (-,-) 
  g2206/z                (u)     in_1->z R     unmapped_or2           3  6.6     0    80     927    (-,-) 
  g2198/z                (u)     in_1->z F     unmapped_nand2         1  2.2     0    59     986    (-,-) 
  g2195/z                (u)     in_1->z R     unmapped_nand2         1  2.2     0    59    1045    (-,-) 
  state_reg[0]/d         -       -       R     unmapped_d_flop        1    -     -     0    1045    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (169 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_14_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[1]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[1]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[1]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (169 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/clk
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_13_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[2]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[2]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[2]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (169 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_12_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[3]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[3]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[3]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (169 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/clk
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     169                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_11_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[4]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[4]/q   (u)     clk->q R     unmapped_d_flop      8 19.3     0   431     431    (-,-) 
  LED[4]         -       -      R     (port)               -    -     -     0     431    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (177 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_15_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[0]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[0]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[0]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (177 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/clk
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_10_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[5]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[5]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[5]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (177 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/clk
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_9_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[6]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[6]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[6]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (177 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/clk
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_8_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[7]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[7]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[7]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (177 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/clk
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_7_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[8]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[8]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[8]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (177 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/clk
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_6_1 

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  LED_reg[9]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[9]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[9]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (177 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/clk
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_5_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[10]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[10]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[10]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (177 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_4_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[11]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[11]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[11]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (177 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/clk
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_3_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[12]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[12]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[12]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (177 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/clk
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_2_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[13]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[13]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[13]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (177 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/clk
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     423                  
             Slack:=     177                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8_1_1 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[14]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[14]/q   (u)     clk->q R     unmapped_d_flop      7 17.1     0   423     423    (-,-) 
  LED[14]         -       -      R     (port)               -    -     -     0     423    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (186 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/clk
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1200            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1200            0     
                                              
      Output Delay:-     600                  
     Required Time:=     600                  
      Launch Clock:-       0                  
         Data Path:-     414                  
             Slack:=     186                  

Exceptions/Constraints:
  output_delay             600             bound_flasher_gate.s_line_8 

#-----------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  LED_reg[15]/clk -       -      R     (arrival)           20    -     0     -       0    (-,-) 
  LED_reg[15]/q   (u)     clk->q R     unmapped_d_flop      6 14.9     0   414     414    (-,-) 
  LED[15]         -       -      R     (port)               -    -     -     0     414    (-,-) 
#-----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

