

================================================================
== Vivado HLS Report for 'image_filter_Block_loopexit24_i_proc1'
================================================================
* Date:           Thu Jun  4 17:29:30 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.00|      4.01|        0.75|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 4.01ns
ST_1: p_read_1 [1/1] 0.00ns
newFuncRoot_ifconv:0  %p_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read)

ST_1: tmp_4 [1/1] 2.71ns
newFuncRoot_ifconv:1  %tmp_4 = icmp eq i64 %p_read_1, 0

ST_1: dp_2 [9/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 2>: 4.01ns
ST_2: dp_2 [8/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 3>: 4.01ns
ST_3: dp_2 [7/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 4>: 4.01ns
ST_4: dp_2 [6/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 5>: 4.01ns
ST_5: dp_2 [5/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 6>: 4.01ns
ST_6: dp_2 [4/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 7>: 4.01ns
ST_7: dp_2 [3/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 8>: 4.01ns
ST_8: dp_2 [2/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 9>: 4.01ns
ST_9: dp_2 [1/9] 4.01ns
newFuncRoot_ifconv:2  %dp_2 = sitofp i64 %p_read_1 to float


 <State 10>: 3.09ns
ST_10: res_V_2 [1/1] 0.00ns
newFuncRoot_ifconv:3  %res_V_2 = bitcast float %dp_2 to i32

ST_10: exp_V [1/1] 0.00ns
newFuncRoot_ifconv:4  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_2, i32 23, i32 30)

ST_10: exp_V_4 [1/1] 1.72ns
newFuncRoot_ifconv:5  %exp_V_4 = add i8 %exp_V, -32

ST_10: p_Result_s [1/1] 0.00ns
newFuncRoot_ifconv:6  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_2, i8 %exp_V_4, i32 23, i32 30) nounwind

ST_10: dp [1/1] 0.00ns
newFuncRoot_ifconv:7  %dp = bitcast i32 %p_Result_s to float

ST_10: p_0_i_i_out [1/1] 1.37ns
newFuncRoot_ifconv:8  %p_0_i_i_out = select i1 %tmp_4, float 0.000000e+00, float %dp

ST_10: stg_28 [1/1] 0.00ns
newFuncRoot_ifconv:9  ret float %p_0_i_i_out



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
