INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/01_intro/01_intro.srcs/sources_1/new/silly_func.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module silly_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/01_intro/01_intro.srcs/sim_1/new/silly_func_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module silly_func_testbench
