module d_ff(input d,clk,rst,output qbar,reg q);
assign qbar=~q;
always@(posedge clk)begin   
if(rst)                             
   q<=0;
   else
  q<=d;
   end        
endmodule
