// Seed: 1067057744
module module_0 (
    output tri id_0
);
  assign id_0 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input wand id_14,
    input uwire id_15,
    output supply1 id_16,
    output logic id_17,
    input wire id_18,
    output tri0 id_19
);
  logic id_21;
  module_0 modCall_1 (id_19);
  assign modCall_1.id_0 = 0;
  always @(1'b0 or -1) begin : LABEL_0
    id_17 = (id_7);
  end
  tri1 id_22 = -1 == id_15;
endmodule
