
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ec8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000049c8  08015168  08015168  00025168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019b30  08019b30  00051800  2**0
                  CONTENTS
  4 .ARM          00000008  08019b30  08019b30  00029b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019b38  08019b38  00051800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019b38  08019b38  00029b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019b3c  08019b3c  00029b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005e0  24000000  08019b40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d120  240005e0  0801a120  000305e0  2**5
                  ALLOC
 10 ._user_heap_stack 00000640  2400d700  0801a120  0003d700  2**0
                  ALLOC
 11 .dtcm         00011800  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00051800  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0005182e  2**0
                  CONTENTS, READONLY
 14 .debug_line   00048eb4  00000000  00000000  00051871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 00000081  00000000  00000000  0009a725  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   00045246  00000000  00000000  0009a7a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00008493  00000000  00000000  000df9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001c80  00000000  00000000  000e7e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00189daa  00000000  00000000  000e9b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0001f6fe  00000000  00000000  002738aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 0000348f  00000000  00000000  00292fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0000a9a9  00000000  00000000  00296437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  000072e0  00000000  00000000  002a0de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240005e0 	.word	0x240005e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015150 	.word	0x08015150

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240005e4 	.word	0x240005e4
 80002dc:	08015150 	.word	0x08015150

080002e0 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80002e0:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80002e2:	2b01      	cmp	r3, #1
	IT       LS
 80002e4:	bf98      	it	ls
	BXLS     lr
 80002e6:	4770      	bxls	lr
	PUSH     {r4-r9}
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80002ec:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002f8:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80002fe:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000300:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000302:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000304:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800030e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000314:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000318:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800031c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000320:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800032a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800033c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800033e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000340:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800034a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800034c:	2b01      	cmp	r3, #1
	IT       LS
 800034e:	bf98      	it	ls
	BXLS     lr
 8000350:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000356:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000362:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000380:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000386:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800038a:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800038e:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000392:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 8000394:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000396:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
	POP      {r4-r9}
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800039e:	4770      	bx	lr

080003a0 <memchr>:
 80003a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003a4:	2a10      	cmp	r2, #16
 80003a6:	db2b      	blt.n	8000400 <memchr+0x60>
 80003a8:	f010 0f07 	tst.w	r0, #7
 80003ac:	d008      	beq.n	80003c0 <memchr+0x20>
 80003ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003b2:	3a01      	subs	r2, #1
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d02d      	beq.n	8000414 <memchr+0x74>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	b342      	cbz	r2, 8000410 <memchr+0x70>
 80003be:	d1f6      	bne.n	80003ae <memchr+0xe>
 80003c0:	b4f0      	push	{r4, r5, r6, r7}
 80003c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003ca:	f022 0407 	bic.w	r4, r2, #7
 80003ce:	f07f 0700 	mvns.w	r7, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003d8:	3c08      	subs	r4, #8
 80003da:	ea85 0501 	eor.w	r5, r5, r1
 80003de:	ea86 0601 	eor.w	r6, r6, r1
 80003e2:	fa85 f547 	uadd8	r5, r5, r7
 80003e6:	faa3 f587 	sel	r5, r3, r7
 80003ea:	fa86 f647 	uadd8	r6, r6, r7
 80003ee:	faa5 f687 	sel	r6, r5, r7
 80003f2:	b98e      	cbnz	r6, 8000418 <memchr+0x78>
 80003f4:	d1ee      	bne.n	80003d4 <memchr+0x34>
 80003f6:	bcf0      	pop	{r4, r5, r6, r7}
 80003f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003fc:	f002 0207 	and.w	r2, r2, #7
 8000400:	b132      	cbz	r2, 8000410 <memchr+0x70>
 8000402:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000406:	3a01      	subs	r2, #1
 8000408:	ea83 0301 	eor.w	r3, r3, r1
 800040c:	b113      	cbz	r3, 8000414 <memchr+0x74>
 800040e:	d1f8      	bne.n	8000402 <memchr+0x62>
 8000410:	2000      	movs	r0, #0
 8000412:	4770      	bx	lr
 8000414:	3801      	subs	r0, #1
 8000416:	4770      	bx	lr
 8000418:	2d00      	cmp	r5, #0
 800041a:	bf06      	itte	eq
 800041c:	4635      	moveq	r5, r6
 800041e:	3803      	subeq	r0, #3
 8000420:	3807      	subne	r0, #7
 8000422:	f015 0f01 	tst.w	r5, #1
 8000426:	d107      	bne.n	8000438 <memchr+0x98>
 8000428:	3001      	adds	r0, #1
 800042a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800042e:	bf02      	ittt	eq
 8000430:	3001      	addeq	r0, #1
 8000432:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000436:	3001      	addeq	r0, #1
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	3801      	subs	r0, #1
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <strlen>:
 8000440:	4603      	mov	r3, r0
 8000442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000446:	2a00      	cmp	r2, #0
 8000448:	d1fb      	bne.n	8000442 <strlen+0x2>
 800044a:	1a18      	subs	r0, r3, r0
 800044c:	3801      	subs	r0, #1
 800044e:	4770      	bx	lr

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b970 	b.w	8000748 <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9e08      	ldr	r6, [sp, #32]
 8000486:	460d      	mov	r5, r1
 8000488:	4604      	mov	r4, r0
 800048a:	460f      	mov	r7, r1
 800048c:	2b00      	cmp	r3, #0
 800048e:	d14a      	bne.n	8000526 <__udivmoddi4+0xa6>
 8000490:	428a      	cmp	r2, r1
 8000492:	4694      	mov	ip, r2
 8000494:	d965      	bls.n	8000562 <__udivmoddi4+0xe2>
 8000496:	fab2 f382 	clz	r3, r2
 800049a:	b143      	cbz	r3, 80004ae <__udivmoddi4+0x2e>
 800049c:	fa02 fc03 	lsl.w	ip, r2, r3
 80004a0:	f1c3 0220 	rsb	r2, r3, #32
 80004a4:	409f      	lsls	r7, r3
 80004a6:	fa20 f202 	lsr.w	r2, r0, r2
 80004aa:	4317      	orrs	r7, r2
 80004ac:	409c      	lsls	r4, r3
 80004ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004b2:	fa1f f58c 	uxth.w	r5, ip
 80004b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80004ba:	0c22      	lsrs	r2, r4, #16
 80004bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80004c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80004c4:	fb01 f005 	mul.w	r0, r1, r5
 80004c8:	4290      	cmp	r0, r2
 80004ca:	d90a      	bls.n	80004e2 <__udivmoddi4+0x62>
 80004cc:	eb1c 0202 	adds.w	r2, ip, r2
 80004d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80004d4:	f080 811c 	bcs.w	8000710 <__udivmoddi4+0x290>
 80004d8:	4290      	cmp	r0, r2
 80004da:	f240 8119 	bls.w	8000710 <__udivmoddi4+0x290>
 80004de:	3902      	subs	r1, #2
 80004e0:	4462      	add	r2, ip
 80004e2:	1a12      	subs	r2, r2, r0
 80004e4:	b2a4      	uxth	r4, r4
 80004e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80004ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f2:	fb00 f505 	mul.w	r5, r0, r5
 80004f6:	42a5      	cmp	r5, r4
 80004f8:	d90a      	bls.n	8000510 <__udivmoddi4+0x90>
 80004fa:	eb1c 0404 	adds.w	r4, ip, r4
 80004fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000502:	f080 8107 	bcs.w	8000714 <__udivmoddi4+0x294>
 8000506:	42a5      	cmp	r5, r4
 8000508:	f240 8104 	bls.w	8000714 <__udivmoddi4+0x294>
 800050c:	4464      	add	r4, ip
 800050e:	3802      	subs	r0, #2
 8000510:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000514:	1b64      	subs	r4, r4, r5
 8000516:	2100      	movs	r1, #0
 8000518:	b11e      	cbz	r6, 8000522 <__udivmoddi4+0xa2>
 800051a:	40dc      	lsrs	r4, r3
 800051c:	2300      	movs	r3, #0
 800051e:	e9c6 4300 	strd	r4, r3, [r6]
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	428b      	cmp	r3, r1
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0xbc>
 800052a:	2e00      	cmp	r6, #0
 800052c:	f000 80ed 	beq.w	800070a <__udivmoddi4+0x28a>
 8000530:	2100      	movs	r1, #0
 8000532:	e9c6 0500 	strd	r0, r5, [r6]
 8000536:	4608      	mov	r0, r1
 8000538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053c:	fab3 f183 	clz	r1, r3
 8000540:	2900      	cmp	r1, #0
 8000542:	d149      	bne.n	80005d8 <__udivmoddi4+0x158>
 8000544:	42ab      	cmp	r3, r5
 8000546:	d302      	bcc.n	800054e <__udivmoddi4+0xce>
 8000548:	4282      	cmp	r2, r0
 800054a:	f200 80f8 	bhi.w	800073e <__udivmoddi4+0x2be>
 800054e:	1a84      	subs	r4, r0, r2
 8000550:	eb65 0203 	sbc.w	r2, r5, r3
 8000554:	2001      	movs	r0, #1
 8000556:	4617      	mov	r7, r2
 8000558:	2e00      	cmp	r6, #0
 800055a:	d0e2      	beq.n	8000522 <__udivmoddi4+0xa2>
 800055c:	e9c6 4700 	strd	r4, r7, [r6]
 8000560:	e7df      	b.n	8000522 <__udivmoddi4+0xa2>
 8000562:	b902      	cbnz	r2, 8000566 <__udivmoddi4+0xe6>
 8000564:	deff      	udf	#255	; 0xff
 8000566:	fab2 f382 	clz	r3, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	f040 8090 	bne.w	8000690 <__udivmoddi4+0x210>
 8000570:	1a8a      	subs	r2, r1, r2
 8000572:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000576:	fa1f fe8c 	uxth.w	lr, ip
 800057a:	2101      	movs	r1, #1
 800057c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000580:	fb07 2015 	mls	r0, r7, r5, r2
 8000584:	0c22      	lsrs	r2, r4, #16
 8000586:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800058a:	fb0e f005 	mul.w	r0, lr, r5
 800058e:	4290      	cmp	r0, r2
 8000590:	d908      	bls.n	80005a4 <__udivmoddi4+0x124>
 8000592:	eb1c 0202 	adds.w	r2, ip, r2
 8000596:	f105 38ff 	add.w	r8, r5, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x122>
 800059c:	4290      	cmp	r0, r2
 800059e:	f200 80cb 	bhi.w	8000738 <__udivmoddi4+0x2b8>
 80005a2:	4645      	mov	r5, r8
 80005a4:	1a12      	subs	r2, r2, r0
 80005a6:	b2a4      	uxth	r4, r4
 80005a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80005ac:	fb07 2210 	mls	r2, r7, r0, r2
 80005b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80005b4:	fb0e fe00 	mul.w	lr, lr, r0
 80005b8:	45a6      	cmp	lr, r4
 80005ba:	d908      	bls.n	80005ce <__udivmoddi4+0x14e>
 80005bc:	eb1c 0404 	adds.w	r4, ip, r4
 80005c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80005c4:	d202      	bcs.n	80005cc <__udivmoddi4+0x14c>
 80005c6:	45a6      	cmp	lr, r4
 80005c8:	f200 80bb 	bhi.w	8000742 <__udivmoddi4+0x2c2>
 80005cc:	4610      	mov	r0, r2
 80005ce:	eba4 040e 	sub.w	r4, r4, lr
 80005d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x98>
 80005d8:	f1c1 0720 	rsb	r7, r1, #32
 80005dc:	408b      	lsls	r3, r1
 80005de:	fa22 fc07 	lsr.w	ip, r2, r7
 80005e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80005e6:	fa05 f401 	lsl.w	r4, r5, r1
 80005ea:	fa20 f307 	lsr.w	r3, r0, r7
 80005ee:	40fd      	lsrs	r5, r7
 80005f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005f4:	4323      	orrs	r3, r4
 80005f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80005fa:	fa1f fe8c 	uxth.w	lr, ip
 80005fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000602:	0c1c      	lsrs	r4, r3, #16
 8000604:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000608:	fb08 f50e 	mul.w	r5, r8, lr
 800060c:	42a5      	cmp	r5, r4
 800060e:	fa02 f201 	lsl.w	r2, r2, r1
 8000612:	fa00 f001 	lsl.w	r0, r0, r1
 8000616:	d90b      	bls.n	8000630 <__udivmoddi4+0x1b0>
 8000618:	eb1c 0404 	adds.w	r4, ip, r4
 800061c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000620:	f080 8088 	bcs.w	8000734 <__udivmoddi4+0x2b4>
 8000624:	42a5      	cmp	r5, r4
 8000626:	f240 8085 	bls.w	8000734 <__udivmoddi4+0x2b4>
 800062a:	f1a8 0802 	sub.w	r8, r8, #2
 800062e:	4464      	add	r4, ip
 8000630:	1b64      	subs	r4, r4, r5
 8000632:	b29d      	uxth	r5, r3
 8000634:	fbb4 f3f9 	udiv	r3, r4, r9
 8000638:	fb09 4413 	mls	r4, r9, r3, r4
 800063c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000640:	fb03 fe0e 	mul.w	lr, r3, lr
 8000644:	45a6      	cmp	lr, r4
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x1da>
 8000648:	eb1c 0404 	adds.w	r4, ip, r4
 800064c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000650:	d26c      	bcs.n	800072c <__udivmoddi4+0x2ac>
 8000652:	45a6      	cmp	lr, r4
 8000654:	d96a      	bls.n	800072c <__udivmoddi4+0x2ac>
 8000656:	3b02      	subs	r3, #2
 8000658:	4464      	add	r4, ip
 800065a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800065e:	fba3 9502 	umull	r9, r5, r3, r2
 8000662:	eba4 040e 	sub.w	r4, r4, lr
 8000666:	42ac      	cmp	r4, r5
 8000668:	46c8      	mov	r8, r9
 800066a:	46ae      	mov	lr, r5
 800066c:	d356      	bcc.n	800071c <__udivmoddi4+0x29c>
 800066e:	d053      	beq.n	8000718 <__udivmoddi4+0x298>
 8000670:	b156      	cbz	r6, 8000688 <__udivmoddi4+0x208>
 8000672:	ebb0 0208 	subs.w	r2, r0, r8
 8000676:	eb64 040e 	sbc.w	r4, r4, lr
 800067a:	fa04 f707 	lsl.w	r7, r4, r7
 800067e:	40ca      	lsrs	r2, r1
 8000680:	40cc      	lsrs	r4, r1
 8000682:	4317      	orrs	r7, r2
 8000684:	e9c6 7400 	strd	r7, r4, [r6]
 8000688:	4618      	mov	r0, r3
 800068a:	2100      	movs	r1, #0
 800068c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000690:	f1c3 0120 	rsb	r1, r3, #32
 8000694:	fa02 fc03 	lsl.w	ip, r2, r3
 8000698:	fa20 f201 	lsr.w	r2, r0, r1
 800069c:	fa25 f101 	lsr.w	r1, r5, r1
 80006a0:	409d      	lsls	r5, r3
 80006a2:	432a      	orrs	r2, r5
 80006a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006a8:	fa1f fe8c 	uxth.w	lr, ip
 80006ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80006b0:	fb07 1510 	mls	r5, r7, r0, r1
 80006b4:	0c11      	lsrs	r1, r2, #16
 80006b6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80006ba:	fb00 f50e 	mul.w	r5, r0, lr
 80006be:	428d      	cmp	r5, r1
 80006c0:	fa04 f403 	lsl.w	r4, r4, r3
 80006c4:	d908      	bls.n	80006d8 <__udivmoddi4+0x258>
 80006c6:	eb1c 0101 	adds.w	r1, ip, r1
 80006ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80006ce:	d22f      	bcs.n	8000730 <__udivmoddi4+0x2b0>
 80006d0:	428d      	cmp	r5, r1
 80006d2:	d92d      	bls.n	8000730 <__udivmoddi4+0x2b0>
 80006d4:	3802      	subs	r0, #2
 80006d6:	4461      	add	r1, ip
 80006d8:	1b49      	subs	r1, r1, r5
 80006da:	b292      	uxth	r2, r2
 80006dc:	fbb1 f5f7 	udiv	r5, r1, r7
 80006e0:	fb07 1115 	mls	r1, r7, r5, r1
 80006e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006e8:	fb05 f10e 	mul.w	r1, r5, lr
 80006ec:	4291      	cmp	r1, r2
 80006ee:	d908      	bls.n	8000702 <__udivmoddi4+0x282>
 80006f0:	eb1c 0202 	adds.w	r2, ip, r2
 80006f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80006f8:	d216      	bcs.n	8000728 <__udivmoddi4+0x2a8>
 80006fa:	4291      	cmp	r1, r2
 80006fc:	d914      	bls.n	8000728 <__udivmoddi4+0x2a8>
 80006fe:	3d02      	subs	r5, #2
 8000700:	4462      	add	r2, ip
 8000702:	1a52      	subs	r2, r2, r1
 8000704:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000708:	e738      	b.n	800057c <__udivmoddi4+0xfc>
 800070a:	4631      	mov	r1, r6
 800070c:	4630      	mov	r0, r6
 800070e:	e708      	b.n	8000522 <__udivmoddi4+0xa2>
 8000710:	4639      	mov	r1, r7
 8000712:	e6e6      	b.n	80004e2 <__udivmoddi4+0x62>
 8000714:	4610      	mov	r0, r2
 8000716:	e6fb      	b.n	8000510 <__udivmoddi4+0x90>
 8000718:	4548      	cmp	r0, r9
 800071a:	d2a9      	bcs.n	8000670 <__udivmoddi4+0x1f0>
 800071c:	ebb9 0802 	subs.w	r8, r9, r2
 8000720:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000724:	3b01      	subs	r3, #1
 8000726:	e7a3      	b.n	8000670 <__udivmoddi4+0x1f0>
 8000728:	4645      	mov	r5, r8
 800072a:	e7ea      	b.n	8000702 <__udivmoddi4+0x282>
 800072c:	462b      	mov	r3, r5
 800072e:	e794      	b.n	800065a <__udivmoddi4+0x1da>
 8000730:	4640      	mov	r0, r8
 8000732:	e7d1      	b.n	80006d8 <__udivmoddi4+0x258>
 8000734:	46d0      	mov	r8, sl
 8000736:	e77b      	b.n	8000630 <__udivmoddi4+0x1b0>
 8000738:	3d02      	subs	r5, #2
 800073a:	4462      	add	r2, ip
 800073c:	e732      	b.n	80005a4 <__udivmoddi4+0x124>
 800073e:	4608      	mov	r0, r1
 8000740:	e70a      	b.n	8000558 <__udivmoddi4+0xd8>
 8000742:	4464      	add	r4, ip
 8000744:	3802      	subs	r0, #2
 8000746:	e742      	b.n	80005ce <__udivmoddi4+0x14e>

08000748 <__aeabi_idiv0>:
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop

0800074c <arm_cfft_radix8by2_f32>:
  @endcode
 
 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800074c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000750:	4605      	mov	r5, r0
 8000752:	4608      	mov	r0, r1
  uint32_t    L  = S->fftLen;
 8000754:	f8b5 8000 	ldrh.w	r8, [r5]
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000758:	686a      	ldr	r2, [r5, #4]

  pCol1 = p1;
  pCol2 = p2;

  /* Define new length */
  L >>= 1;
 800075a:	ea4f 0158 	mov.w	r1, r8, lsr #1
  float32_t * p2 = p1 + L;
 800075e:	eb00 0688 	add.w	r6, r0, r8, lsl #2
  /* Initialize mid pointers */
  pMid1 = p1 + L;
  pMid2 = p2 + L;

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8000762:	ea5f 08d8 	movs.w	r8, r8, lsr #3
{
 8000766:	ed2d 8b08 	vpush	{d8-d11}
 800076a:	b082      	sub	sp, #8
  for (l = L >> 2; l > 0; l-- )
 800076c:	f000 80a9 	beq.w	80008c2 <arm_cfft_radix8by2_f32+0x176>
 8000770:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 8000774:	f100 0310 	add.w	r3, r0, #16
 8000778:	f102 0710 	add.w	r7, r2, #16
 800077c:	f106 0e10 	add.w	lr, r6, #16
 8000780:	f10c 0c10 	add.w	ip, ip, #16
 8000784:	eb03 1808 	add.w	r8, r3, r8, lsl #4
 8000788:	eb00 040c 	add.w	r4, r0, ip
 800078c:	44b4      	add	ip, r6
    t1[0] = p1[0];
    t1[1] = p1[1];
    t1[2] = p1[2];
    t1[3] = p1[3];

    t2[0] = p2[0];
 800078e:	ed5e 2a04 	vldr	s5, [lr, #-16]
  for (l = L >> 2; l > 0; l-- )
 8000792:	f10c 0c10 	add.w	ip, ip, #16
    t2[1] = p2[1];
 8000796:	ed1e 3a03 	vldr	s6, [lr, #-12]
  for (l = L >> 2; l > 0; l-- )
 800079a:	f10e 0e10 	add.w	lr, lr, #16
    t3[0] = pMid1[0];
    t3[1] = pMid1[1];
    t3[2] = pMid1[2];
    t3[3] = pMid1[3];

    t4[0] = pMid2[0];
 800079e:	ed1c 2a08 	vldr	s4, [ip, #-32]	; 0xffffffe0
  for (l = L >> 2; l > 0; l-- )
 80007a2:	3710      	adds	r7, #16
    t4[1] = pMid2[1];
 80007a4:	ed5c 5a07 	vldr	s11, [ip, #-28]	; 0xffffffe4
  for (l = L >> 2; l > 0; l-- )
 80007a8:	3310      	adds	r3, #16
    t2[2] = p2[2];
 80007aa:	ed5e 3a06 	vldr	s7, [lr, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80007ae:	3410      	adds	r4, #16
    t2[3] = p2[3];
 80007b0:	ed1e 4a05 	vldr	s8, [lr, #-20]	; 0xffffffec
    t4[2] = pMid2[2];
 80007b4:	ed5c 7a06 	vldr	s15, [ip, #-24]	; 0xffffffe8
    t4[3] = pMid2[3];
 80007b8:	ed5c 6a05 	vldr	s13, [ip, #-20]	; 0xffffffec
    t1[0] = p1[0];
 80007bc:	ed13 1a08 	vldr	s2, [r3, #-32]	; 0xffffffe0
    t1[1] = p1[1];
 80007c0:	ed53 1a07 	vldr	s3, [r3, #-28]	; 0xffffffe4
    t1[2] = p1[2];
 80007c4:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8

    *p1++ = t1[0] + t2[0];
 80007c8:	ee71 ba22 	vadd.f32	s23, s2, s5
    t1[3] = p1[3];
 80007cc:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
    *p1++ = t1[1] + t2[1];
 80007d0:	ee31 ba83 	vadd.f32	s22, s3, s6
    t3[0] = pMid1[0];
 80007d4:	ed54 4a08 	vldr	s9, [r4, #-32]	; 0xffffffe0
    *p1++ = t1[2] + t2[2];
 80007d8:	ee76 aa23 	vadd.f32	s21, s12, s7
    t3[1] = pMid1[1];
 80007dc:	ed14 5a07 	vldr	s10, [r4, #-28]	; 0xffffffe4
    *p1++ = t1[3] + t2[3];    /* col 1 */
 80007e0:	ee37 aa04 	vadd.f32	s20, s14, s8
    t3[2] = pMid1[2];
 80007e4:	ed54 0a06 	vldr	s1, [r4, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
    t2[1] = t1[1] - t2[1];
    t2[2] = t1[2] - t2[2];
    t2[3] = t1[3] - t2[3];    /* for col 2 */

    *pMid1++ = t3[0] + t4[0];
 80007e8:	ee74 9a82 	vadd.f32	s19, s9, s4
    t3[3] = pMid1[3];
 80007ec:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
    *pMid1++ = t3[1] + t4[1];
 80007f0:	ee35 9a25 	vadd.f32	s18, s10, s11
    *pMid1++ = t3[2] + t4[2];
 80007f4:	ee70 8aa7 	vadd.f32	s17, s1, s15
    *p1++ = t1[0] + t2[0];
 80007f8:	ed43 ba08 	vstr	s23, [r3, #-32]	; 0xffffffe0
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 80007fc:	ee30 8a26 	vadd.f32	s16, s0, s13
    *p1++ = t1[1] + t2[1];
 8000800:	ed03 ba07 	vstr	s22, [r3, #-28]	; 0xffffffe4
    *p1++ = t1[2] + t2[2];
 8000804:	ed43 aa06 	vstr	s21, [r3, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
 8000808:	ee31 1a62 	vsub.f32	s2, s2, s5
    *p1++ = t1[3] + t2[3];    /* col 1 */
 800080c:	ed03 aa05 	vstr	s20, [r3, #-20]	; 0xffffffec
    t2[1] = t1[1] - t2[1];
 8000810:	ee71 1ac3 	vsub.f32	s3, s3, s6
    *pMid1++ = t3[0] + t4[0];
 8000814:	ed44 9a08 	vstr	s19, [r4, #-32]	; 0xffffffe0

    t4[0] = t4[0] - t3[0];
 8000818:	ee32 2a64 	vsub.f32	s4, s4, s9
    *pMid1++ = t3[1] + t4[1];
 800081c:	ed04 9a07 	vstr	s18, [r4, #-28]	; 0xffffffe4
    t4[1] = t4[1] - t3[1];
 8000820:	ee75 5ac5 	vsub.f32	s11, s11, s10
    *pMid1++ = t3[2] + t4[2];
 8000824:	ed44 8a06 	vstr	s17, [r4, #-24]	; 0xffffffe8
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8000828:	ee37 7a44 	vsub.f32	s14, s14, s8
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 800082c:	ed04 8a05 	vstr	s16, [r4, #-20]	; 0xffffffec
    t2[2] = t1[2] - t2[2];
 8000830:	ee36 6a63 	vsub.f32	s12, s12, s7
    t4[2] = t4[2] - t3[2];
    t4[3] = t4[3] - t3[3];    /* for col 2 */

    twR = *tw++;
 8000834:	ed57 4a08 	vldr	s9, [r7, #-32]	; 0xffffffe0
    t4[2] = t4[2] - t3[2];
 8000838:	ee77 7ae0 	vsub.f32	s15, s15, s1
    twI = *tw++;
 800083c:	ed17 5a07 	vldr	s10, [r7, #-28]	; 0xffffffe4
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8000840:	ee76 6ac0 	vsub.f32	s13, s13, s0
    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
    m1 = t4[1] * twR;
    m2 = t4[1] * twI;
    m3 = t4[0] * twR;
 8000844:	ee22 4a24 	vmul.f32	s8, s4, s9
  for (l = L >> 2; l > 0; l-- )
 8000848:	4543      	cmp	r3, r8
    m1 = t2[1] * twI;
 800084a:	ee61 2a85 	vmul.f32	s5, s3, s10
    *p2++ = m2 - m3;
 800084e:	ee25 3a41 	vnmul.f32	s6, s10, s2

    *pMid2++ = m0 - m1;
 8000852:	ee64 3ae5 	vnmul.f32	s7, s9, s11
    *p2++ = m0 + m1;
 8000856:	eee1 2a24 	vfma.f32	s5, s2, s9
    *p2++ = m2 - m3;
 800085a:	eea1 3aa4 	vfma.f32	s6, s3, s9
    *pMid2++ = m2 + m3;
 800085e:	eef0 4a44 	vmov.f32	s9, s8
    *pMid2++ = m0 - m1;
 8000862:	eee2 3a05 	vfma.f32	s7, s4, s10
    *pMid2++ = m2 + m3;
 8000866:	eee5 4a85 	vfma.f32	s9, s11, s10
    *p2++ = m0 + m1;
 800086a:	ed4e 2a08 	vstr	s5, [lr, #-32]	; 0xffffffe0
    *p2++ = m2 - m3;
 800086e:	ed0e 3a07 	vstr	s6, [lr, #-28]	; 0xffffffe4
    *pMid2++ = m0 - m1;
 8000872:	ed4c 3a08 	vstr	s7, [ip, #-32]	; 0xffffffe0
    *pMid2++ = m2 + m3;
 8000876:	ed4c 4a07 	vstr	s9, [ip, #-28]	; 0xffffffe4

    twR = *tw++;
 800087a:	ed17 5a06 	vldr	s10, [r7, #-24]	; 0xffffffe8
    twI = *tw++;
 800087e:	ed57 5a05 	vldr	s11, [r7, #-20]	; 0xffffffec
    *p2++ = m2 - m3;

    m0 = t4[2] * twI;
    m1 = t4[3] * twR;
    m2 = t4[3] * twI;
    m3 = t4[2] * twR;
 8000882:	ee67 4a85 	vmul.f32	s9, s15, s10
    m1 = t2[3] * twI;
 8000886:	ee27 3a25 	vmul.f32	s6, s14, s11
    *p2++ = m2 - m3;
 800088a:	ee65 3ac6 	vnmul.f32	s7, s11, s12

    *pMid2++ = m0 - m1;
 800088e:	ee25 4a66 	vnmul.f32	s8, s10, s13
    *p2++ = m0 + m1;
 8000892:	eea6 3a05 	vfma.f32	s6, s12, s10
    *pMid2++ = m2 + m3;
 8000896:	eeb0 6a64 	vmov.f32	s12, s9
 800089a:	eea6 6aa5 	vfma.f32	s12, s13, s11
    *p2++ = m2 - m3;
 800089e:	eef0 6a63 	vmov.f32	s13, s7
    *p2++ = m0 + m1;
 80008a2:	ed0e 3a06 	vstr	s6, [lr, #-24]	; 0xffffffe8
    *p2++ = m2 - m3;
 80008a6:	eee7 6a05 	vfma.f32	s13, s14, s10
    *pMid2++ = m0 - m1;
 80008aa:	eeb0 7a44 	vmov.f32	s14, s8
 80008ae:	eea7 7aa5 	vfma.f32	s14, s15, s11
    *p2++ = m2 - m3;
 80008b2:	ed4e 6a05 	vstr	s13, [lr, #-20]	; 0xffffffec
    *pMid2++ = m2 + m3;
 80008b6:	ed0c 6a05 	vstr	s12, [ip, #-20]	; 0xffffffec
    *pMid2++ = m0 - m1;
 80008ba:	ed0c 7a06 	vstr	s14, [ip, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80008be:	f47f af66 	bne.w	800078e <arm_cfft_radix8by2_f32+0x42>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80008c2:	b289      	uxth	r1, r1
 80008c4:	2302      	movs	r3, #2
 80008c6:	9101      	str	r1, [sp, #4]
 80008c8:	f000 facc 	bl	8000e64 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008cc:	2302      	movs	r3, #2
 80008ce:	686a      	ldr	r2, [r5, #4]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	4630      	mov	r0, r6
}
 80008d4:	b002      	add	sp, #8
 80008d6:	ecbd 8b08 	vpop	{d8-d11}
 80008da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008de:	f000 bac1 	b.w	8000e64 <arm_radix8_butterfly_f32>
 80008e2:	bf00      	nop

080008e4 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80008e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008e8:	4607      	mov	r7, r0
    twMod2 = 2;
    twMod3 = 4;
    twMod4 = 6;

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 80008ea:	edd1 7a00 	vldr	s15, [r1]
    p1sp3_0 = p1[0] - p3[0];
    p1ap3_1 = p1[1] + p3[1];
 80008ee:	ed91 7a01 	vldr	s14, [r1, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80008f2:	460e      	mov	r6, r1
    uint32_t    L  = S->fftLen >> 1;
 80008f4:	883a      	ldrh	r2, [r7, #0]
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80008f6:	687f      	ldr	r7, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80008f8:	3608      	adds	r6, #8
    uint32_t    L  = S->fftLen >> 1;
 80008fa:	0852      	lsrs	r2, r2, #1
{
 80008fc:	ed2d 8b06 	vpush	{d8-d10}
 8000900:	b08f      	sub	sp, #60	; 0x3c
    float32_t * p2 = p1 + L;
 8000902:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8000906:	0093      	lsls	r3, r2, #2
{
 8000908:	900b      	str	r0, [sp, #44]	; 0x2c
 800090a:	4608      	mov	r0, r1
 800090c:	910c      	str	r1, [sp, #48]	; 0x30
    float32_t * p3 = p2 + L;
 800090e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000912:	ed95 5a00 	vldr	s10, [r5]
    p1ap3_0 = p1[0] + p3[0];
 8000916:	edd1 6a00 	vldr	s13, [r1]
    float32_t * p4 = p3 + L;
 800091a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    p1ap3_1 = p1[1] + p3[1];
 800091e:	edd1 5a01 	vldr	s11, [r1, #4]
    L >>= 1;
 8000922:	0852      	lsrs	r2, r2, #1
    p1ap3_0 = p1[0] + p3[0];
 8000924:	ee37 6aa6 	vadd.f32	s12, s15, s13
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000928:	edd5 2a01 	vldr	s5, [r5, #4]
    p1sp3_0 = p1[0] - p3[0];
 800092c:	ee77 7ae6 	vsub.f32	s15, s15, s13
    L >>= 1;
 8000930:	9207      	str	r2, [sp, #28]
    p1ap3_1 = p1[1] + p3[1];
 8000932:	ee77 6a25 	vadd.f32	s13, s14, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8000936:	462a      	mov	r2, r5
    p1sp3_1 = p1[1] - p3[1];
 8000938:	ee37 7a65 	vsub.f32	s14, s14, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800093c:	edd4 5a00 	vldr	s11, [r4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000940:	ee76 3a45 	vsub.f32	s7, s12, s10
    *p2++ = t2[0];
 8000944:	3208      	adds	r2, #8
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000946:	ee35 6a86 	vadd.f32	s12, s11, s12
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800094a:	ed94 2a01 	vldr	s4, [r4, #4]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800094e:	ee75 4a07 	vadd.f32	s9, s10, s14
    *p2++ = t2[0];
 8000952:	9206      	str	r2, [sp, #24]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000954:	ee35 7a87 	vadd.f32	s14, s11, s14
    *p2++ = t2[1];
    *p3++ = t3[0];
 8000958:	460a      	mov	r2, r1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800095a:	ee36 6a05 	vadd.f32	s12, s12, s10
 800095e:	9604      	str	r6, [sp, #16]
    *p3++ = t3[0];
 8000960:	3208      	adds	r2, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000962:	ee32 3aa7 	vadd.f32	s6, s5, s15
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000966:	ee37 7a45 	vsub.f32	s14, s14, s10
    *p3++ = t3[1];
    *p4++ = t4[0];
    *p4++ = t4[1];

    tw2 += twMod2;
 800096a:	f107 0608 	add.w	r6, r7, #8
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800096e:	ed80 6a00 	vstr	s12, [r0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000972:	ee36 4ae2 	vsub.f32	s8, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000976:	ed94 5a01 	vldr	s10, [r4, #4]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800097a:	ee72 7a27 	vadd.f32	s15, s4, s15
    *p3++ = t3[0];
 800097e:	9200      	str	r2, [sp, #0]
    *p4++ = t4[0];
 8000980:	4622      	mov	r2, r4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000982:	ee76 6a85 	vadd.f32	s13, s13, s10
 8000986:	ed95 6a01 	vldr	s12, [r5, #4]
    *p4++ = t4[0];
 800098a:	3208      	adds	r2, #8
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800098c:	ee73 3ae5 	vsub.f32	s7, s7, s11
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000990:	ee33 3a42 	vsub.f32	s6, s6, s4
    float32_t * p3 = p2 + L;
 8000994:	9109      	str	r1, [sp, #36]	; 0x24
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000996:	ee34 4a42 	vsub.f32	s8, s8, s4
    *p4++ = t4[0];
 800099a:	9205      	str	r2, [sp, #20]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800099c:	ee77 7ae2 	vsub.f32	s15, s15, s5
    tw3 += twMod3;
    tw4 += twMod4;

    for (l = (L - 2) >> 1; l > 0; l-- )
 80009a0:	9a07      	ldr	r2, [sp, #28]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80009a2:	ee74 5ae5 	vsub.f32	s11, s9, s11
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80009a6:	970a      	str	r7, [sp, #40]	; 0x28
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009a8:	ee76 6a86 	vadd.f32	s13, s13, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009ac:	3a02      	subs	r2, #2
 80009ae:	0852      	lsrs	r2, r2, #1
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009b0:	edc0 6a01 	vstr	s13, [r0, #4]
    *p2++ = t2[0];
 80009b4:	ed85 3a00 	vstr	s6, [r5]
    *p2++ = t2[1];
 80009b8:	ed85 7a01 	vstr	s14, [r5, #4]
    *p3++ = t3[0];
 80009bc:	edc1 3a00 	vstr	s7, [r1]
    *p3++ = t3[1];
 80009c0:	ed81 4a01 	vstr	s8, [r1, #4]
    *p4++ = t4[0];
 80009c4:	edc4 7a00 	vstr	s15, [r4]
    *p4++ = t4[1];
 80009c8:	edc4 5a01 	vstr	s11, [r4, #4]
    tw2 += twMod2;
 80009cc:	9603      	str	r6, [sp, #12]
    tw3 += twMod3;
 80009ce:	f107 0610 	add.w	r6, r7, #16
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d2:	9208      	str	r2, [sp, #32]
    tw3 += twMod3;
 80009d4:	9601      	str	r6, [sp, #4]
    tw4 += twMod4;
 80009d6:	f107 0618 	add.w	r6, r7, #24
 80009da:	9602      	str	r6, [sp, #8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009dc:	f000 8134 	beq.w	8000c48 <arm_cfft_radix8by4_f32+0x364>
 80009e0:	4693      	mov	fp, r2
 80009e2:	f100 0210 	add.w	r2, r0, #16
 80009e6:	3b0c      	subs	r3, #12
 80009e8:	f107 0920 	add.w	r9, r7, #32
 80009ec:	920d      	str	r2, [sp, #52]	; 0x34
 80009ee:	460a      	mov	r2, r1
 80009f0:	f107 0830 	add.w	r8, r7, #48	; 0x30
 80009f4:	4423      	add	r3, r4
 80009f6:	f102 0e10 	add.w	lr, r2, #16
 80009fa:	f1a5 060c 	sub.w	r6, r5, #12
 80009fe:	f8dd a004 	ldr.w	sl, [sp, #4]
 8000a02:	f105 0010 	add.w	r0, r5, #16
 8000a06:	390c      	subs	r1, #12
 8000a08:	f1a4 0c0c 	sub.w	ip, r4, #12
 8000a0c:	f104 0210 	add.w	r2, r4, #16
 8000a10:	9f0d      	ldr	r7, [sp, #52]	; 0x34
      p1sp3_0 = p1[0] - p3[0];
      p1ap3_1 = p1[1] + p3[1];
      p1sp3_1 = p1[1] - p3[1];
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a12:	ed12 5a02 	vldr	s10, [r2, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a16:	f1bb 0b01 	subs.w	fp, fp, #1
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a1a:	ed50 5a02 	vldr	s11, [r0, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a1e:	f107 0708 	add.w	r7, r7, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a22:	ed5e 3a02 	vldr	s7, [lr, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a26:	f1a6 0608 	sub.w	r6, r6, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a2a:	ed17 7a04 	vldr	s14, [r7, #-16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
      t4[1] = p1sp3_1 + p2[0] - p4[0];
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a2e:	ee75 6a85 	vadd.f32	s13, s11, s10
      p1ap3_1 = p1[1] + p3[1];
 8000a32:	ed1e 4a01 	vldr	s8, [lr, #-4]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a36:	f10a 0a08 	add.w	sl, sl, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a3a:	ee37 1a23 	vadd.f32	s2, s14, s7
      p1ap3_1 = p1[1] + p3[1];
 8000a3e:	ed57 7a03 	vldr	s15, [r7, #-12]
      p1sp3_0 = p1[0] - p3[0];
 8000a42:	ee37 7a63 	vsub.f32	s14, s14, s7
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a46:	ed52 4a01 	vldr	s9, [r2, #-4]
 8000a4a:	ed10 6a01 	vldr	s12, [r0, #-4]
      p1ap3_1 = p1[1] + p3[1];
 8000a4e:	ee77 3a84 	vadd.f32	s7, s15, s8
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a52:	ee76 6a81 	vadd.f32	s13, s13, s2
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a56:	f100 0008 	add.w	r0, r0, #8
      p1sp3_1 = p1[1] - p3[1];
 8000a5a:	ee77 7ac4 	vsub.f32	s15, s15, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a5e:	f1a1 0108 	sub.w	r1, r1, #8
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a62:	ee77 0a64 	vsub.f32	s1, s14, s9
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a66:	f109 0910 	add.w	r9, r9, #16
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a6a:	ed47 6a04 	vstr	s13, [r7, #-16]
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a6e:	ee31 1a65 	vsub.f32	s2, s2, s11
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a72:	ed12 4a01 	vldr	s8, [r2, #-4]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a76:	ee37 0ae5 	vsub.f32	s0, s15, s11
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a7a:	ed50 6a03 	vldr	s13, [r0, #-12]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a7e:	ee70 0a86 	vadd.f32	s1, s1, s12
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000a82:	ee37 7a46 	vsub.f32	s14, s14, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a86:	f10e 0e08 	add.w	lr, lr, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a8a:	ee76 6a84 	vadd.f32	s13, s13, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a8e:	f1ac 0c08 	sub.w	ip, ip, #8
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000a92:	ee33 6ac6 	vsub.f32	s12, s7, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a96:	f108 0818 	add.w	r8, r8, #24
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000a9a:	ee77 7ac5 	vsub.f32	s15, s15, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a9e:	f102 0208 	add.w	r2, r2, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000aa2:	ee76 6aa3 	vadd.f32	s13, s13, s7
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa6:	f1a3 0308 	sub.w	r3, r3, #8
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000aaa:	ee36 4a64 	vsub.f32	s8, s12, s9
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000aae:	ee31 1a45 	vsub.f32	s2, s2, s10
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ab2:	ed47 6a03 	vstr	s13, [r7, #-12]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000ab6:	ee30 0a05 	vadd.f32	s0, s0, s10
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000aba:	edd3 9a04 	vldr	s19, [r3, #16]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000abe:	ee37 5aa5 	vadd.f32	s10, s15, s11
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ac2:	ed96 8a04 	vldr	s16, [r6, #16]
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000ac6:	ee37 7a24 	vadd.f32	s14, s14, s9
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000aca:	eddc 7a04 	vldr	s15, [ip, #16]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ace:	ed91 6a04 	vldr	s12, [r1, #16]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ad2:	ee38 3a27 	vadd.f32	s6, s16, s15
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000ad6:	ed93 9a03 	vldr	s18, [r3, #12]
 8000ada:	ee76 2a29 	vadd.f32	s5, s12, s19
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000ade:	eddc 3a03 	vldr	s7, [ip, #12]
 8000ae2:	edd6 8a03 	vldr	s17, [r6, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ae6:	ee76 4a69 	vsub.f32	s9, s12, s19
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000aea:	ed91 2a03 	vldr	s4, [r1, #12]
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000aee:	ee73 5a46 	vsub.f32	s11, s6, s12
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000af2:	ee73 aa22 	vadd.f32	s21, s6, s5
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af6:	ee78 6a09 	vadd.f32	s13, s16, s18
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000afa:	ee38 aaa3 	vadd.f32	s20, s17, s7
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000afe:	edc6 aa04 	vstr	s21, [r6, #16]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b02:	ee74 1ae3 	vsub.f32	s3, s9, s7
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b06:	edd3 aa03 	vldr	s21, [r3, #12]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b0a:	ee76 6ae7 	vsub.f32	s13, s13, s15
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b0e:	ed91 6a03 	vldr	s12, [r1, #12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b12:	ee77 7a89 	vadd.f32	s15, s15, s18
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b16:	ee74 4ae8 	vsub.f32	s9, s9, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b1a:	ee36 6a2a 	vadd.f32	s12, s12, s21
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b1e:	ee71 1aa8 	vadd.f32	s3, s3, s17
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b22:	ee76 6ac2 	vsub.f32	s13, s13, s4
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b26:	ee36 6a0a 	vadd.f32	s12, s12, s20
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b2a:	ee77 7ac2 	vsub.f32	s15, s15, s4
      *p3++ = m0 + m1;
      *p3++ = m2 - m3;
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8000b2e:	ee72 2ac3 	vsub.f32	s5, s5, s6
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b32:	ee3a 3a42 	vsub.f32	s6, s20, s4
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b36:	ed86 6a03 	vstr	s12, [r6, #12]
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b3a:	ee74 4aa3 	vadd.f32	s9, s9, s7
      twI = *tw2++;
 8000b3e:	ed1a 2a03 	vldr	s4, [sl, #-12]
      twR = *tw2++;
 8000b42:	ed5a 3a04 	vldr	s7, [sl, #-16]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b46:	ee37 6ac8 	vsub.f32	s12, s15, s16
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b4a:	ee33 3a49 	vsub.f32	s6, s6, s18
      m3 = t2[3] * twR;
 8000b4e:	ee66 7aa3 	vmul.f32	s15, s13, s7
      *pEnd2-- = m0 - m1;
 8000b52:	ee23 8ae1 	vnmul.f32	s16, s7, s3
      *p2++ = m2 - m3;
 8000b56:	ee62 8a60 	vnmul.f32	s17, s4, s1
      m1 = t2[1] * twI;
 8000b5a:	ee20 9a02 	vmul.f32	s18, s0, s4
      *pEnd2-- = m2 + m3;
 8000b5e:	eee1 7a82 	vfma.f32	s15, s3, s4
      *pEnd2-- = m0 - m1;
 8000b62:	eea6 8a82 	vfma.f32	s16, s13, s4
      *p2++ = m0 + m1;
 8000b66:	eeb0 2a49 	vmov.f32	s4, s18
      *p2++ = m2 - m3;
 8000b6a:	eef0 6a68 	vmov.f32	s13, s17
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b6e:	ee75 5ae9 	vsub.f32	s11, s11, s19
      *p2++ = m0 + m1;
 8000b72:	eea0 2aa3 	vfma.f32	s4, s1, s7
      *p2++ = m2 - m3;
 8000b76:	eee0 6a23 	vfma.f32	s13, s0, s7
      *p2++ = m0 + m1;
 8000b7a:	ed00 2a04 	vstr	s4, [r0, #-16]
      *p2++ = m2 - m3;
 8000b7e:	ed40 6a03 	vstr	s13, [r0, #-12]
      *pEnd2-- = m0 - m1;
 8000b82:	ed81 8a04 	vstr	s16, [r1, #16]
      *pEnd2-- = m2 + m3;
 8000b86:	edc1 7a03 	vstr	s15, [r1, #12]
      twI = tw3[1];
 8000b8a:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
      twR = tw3[0];
 8000b8e:	ed59 3a08 	vldr	s7, [r9, #-32]	; 0xffffffe0
      *p3++ = m2 - m3;
 8000b92:	ee27 2ac1 	vnmul.f32	s4, s15, s2
      m1 = t3[1] * twI;
 8000b96:	ee64 1a27 	vmul.f32	s3, s8, s15
      m1 =  t3[2] * twI;
      m2 =  t3[2] * twR;
      m3 =  t3[3] * twI;
 8000b9a:	ee65 6aa7 	vmul.f32	s13, s11, s15

      *pEnd3-- = m0 - m1;
 8000b9e:	ee67 7ac3 	vnmul.f32	s15, s15, s6
      *p3++ = m2 - m3;
 8000ba2:	eef0 5a42 	vmov.f32	s11, s4
      *pEnd3-- = m3 - m2;
 8000ba6:	eee3 6a63 	vfms.f32	s13, s6, s7
      *pEnd3-- = m0 - m1;
 8000baa:	eee2 7aa3 	vfma.f32	s15, s5, s7
      *p3++ = m2 - m3;
 8000bae:	eee4 5a23 	vfma.f32	s11, s8, s7
      *p3++ = m0 + m1;
 8000bb2:	eee1 1a23 	vfma.f32	s3, s2, s7
 8000bb6:	ed4e 1a04 	vstr	s3, [lr, #-16]
      *p3++ = m2 - m3;
 8000bba:	ed4e 5a03 	vstr	s11, [lr, #-12]
      *pEnd3-- = m0 - m1;
 8000bbe:	edcc 7a04 	vstr	s15, [ip, #16]
      *pEnd3-- = m3 - m2;
 8000bc2:	edcc 6a03 	vstr	s13, [ip, #12]

      /* COL 4 */
      twR = tw4[0];
 8000bc6:	ed58 6a0c 	vldr	s13, [r8, #-48]	; 0xffffffd0
      twI = tw4[1];
 8000bca:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
      m1 = t4[2] * twR;
      m2 = t4[2] * twI;
      m3 = t4[3] * twR;
 8000bce:	ee66 5a26 	vmul.f32	s11, s12, s13
      *p4++ = m2 - m3;
 8000bd2:	ee67 3ac7 	vnmul.f32	s7, s15, s14
      m1 = t4[1] * twI;
 8000bd6:	ee25 3a27 	vmul.f32	s6, s10, s15

      *pEnd4-- = m0 - m1;
 8000bda:	ee26 4ae4 	vnmul.f32	s8, s13, s9
      *p4++ = m2 - m3;
 8000bde:	eee5 3a26 	vfma.f32	s7, s10, s13
      *p4++ = m0 + m1;
 8000be2:	eea7 3a26 	vfma.f32	s6, s14, s13
      *pEnd4-- = m0 - m1;
 8000be6:	eef0 6a44 	vmov.f32	s13, s8
      *pEnd4-- = m2 + m3;
 8000bea:	eeb0 7a65 	vmov.f32	s14, s11
      *pEnd4-- = m0 - m1;
 8000bee:	eee6 6a27 	vfma.f32	s13, s12, s15
      *pEnd4-- = m2 + m3;
 8000bf2:	eea4 7aa7 	vfma.f32	s14, s9, s15
      *p4++ = m2 - m3;
 8000bf6:	ed42 3a03 	vstr	s7, [r2, #-12]
      *p4++ = m0 + m1;
 8000bfa:	ed02 3a04 	vstr	s6, [r2, #-16]
      *pEnd4-- = m0 - m1;
 8000bfe:	edc3 6a04 	vstr	s13, [r3, #16]
      *pEnd4-- = m2 + m3;
 8000c02:	ed83 7a03 	vstr	s14, [r3, #12]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000c06:	f47f af04 	bne.w	8000a12 <arm_cfft_radix8by4_f32+0x12e>
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c0a:	9b08      	ldr	r3, [sp, #32]
 8000c0c:	9a04      	ldr	r2, [sp, #16]
 8000c0e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c12:	9204      	str	r2, [sp, #16]
      twI = *tw2++;
 8000c14:	9a03      	ldr	r2, [sp, #12]
 8000c16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c1a:	9203      	str	r2, [sp, #12]
      *p2++ = m2 - m3;
 8000c1c:	9a06      	ldr	r2, [sp, #24]
 8000c1e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c22:	9206      	str	r2, [sp, #24]
      tw3 += twMod3;
 8000c24:	9a01      	ldr	r2, [sp, #4]
 8000c26:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000c2a:	9201      	str	r2, [sp, #4]
      *p3++ = m2 - m3;
 8000c2c:	9a00      	ldr	r2, [sp, #0]
 8000c2e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c32:	9200      	str	r2, [sp, #0]
      *p4++ = m2 - m3;
 8000c34:	9a05      	ldr	r2, [sp, #20]
 8000c36:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      tw4 += twMod4;
 8000c3a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      *p4++ = m2 - m3;
 8000c3e:	9205      	str	r2, [sp, #20]
      tw4 += twMod4;
 8000c40:	9a02      	ldr	r2, [sp, #8]
 8000c42:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8000c46:	9302      	str	r3, [sp, #8]
    p1ap3_1 = p1[1] + p3[1];
    p1sp3_1 = p1[1] - p3[1];

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c48:	9b06      	ldr	r3, [sp, #24]
 8000c4a:	9e05      	ldr	r6, [sp, #20]
    p1ap3_0 = p1[0] + p3[0];
 8000c4c:	9f04      	ldr	r7, [sp, #16]
 8000c4e:	9900      	ldr	r1, [sp, #0]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c50:	edd3 3a00 	vldr	s7, [r3]
 8000c54:	ed96 3a00 	vldr	s6, [r6]
    p1ap3_0 = p1[0] + p3[0];
 8000c58:	ed91 7a00 	vldr	s14, [r1]
 8000c5c:	edd7 7a00 	vldr	s15, [r7]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c60:	ee73 6a83 	vadd.f32	s13, s7, s6
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c64:	edd6 2a01 	vldr	s5, [r6, #4]
    p1ap3_0 = p1[0] + p3[0];
 8000c68:	ee77 5a87 	vadd.f32	s11, s15, s14
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c6c:	ed93 2a01 	vldr	s4, [r3, #4]
    p1ap3_1 = p1[1] + p3[1];
 8000c70:	ed91 5a01 	vldr	s10, [r1, #4]
    p1sp3_0 = p1[0] - p3[0];
 8000c74:	ee77 7ac7 	vsub.f32	s15, s15, s14
    p1ap3_1 = p1[1] + p3[1];
 8000c78:	ed97 6a01 	vldr	s12, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c7c:	ee76 6aa5 	vadd.f32	s13, s13, s11

    *p4++ = m0 + m1;
    *p4++ = m2 - m3;

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c80:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    p1sp3_1 = p1[1] - p3[1];
 8000c84:	ee36 7a45 	vsub.f32	s14, s12, s10
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    p1ap3_1 = p1[1] + p3[1];
 8000c8a:	ee36 6a05 	vadd.f32	s12, s12, s10
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c8e:	980c      	ldr	r0, [sp, #48]	; 0x30
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c90:	edc7 6a00 	vstr	s13, [r7]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c94:	ee37 4ae2 	vsub.f32	s8, s15, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c98:	edd6 1a01 	vldr	s3, [r6, #4]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c9c:	ee77 4a63 	vsub.f32	s9, s14, s7
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ca0:	edd3 6a01 	vldr	s13, [r3, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000ca4:	ee35 5ae3 	vsub.f32	s10, s11, s7
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ca8:	ee34 4a02 	vadd.f32	s8, s8, s4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cac:	ee76 6aa1 	vadd.f32	s13, s13, s3
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cb0:	ee74 4a83 	vadd.f32	s9, s9, s6
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cb4:	ee76 5a42 	vsub.f32	s11, s12, s4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cb8:	ee76 6a86 	vadd.f32	s13, s13, s12
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cbc:	ee35 5a43 	vsub.f32	s10, s10, s6
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cc0:	ee37 7a43 	vsub.f32	s14, s14, s6
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cc4:	edc7 6a01 	vstr	s13, [r7, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cc8:	ee75 5ae2 	vsub.f32	s11, s11, s5
    twI = tw2[1];
 8000ccc:	9f03      	ldr	r7, [sp, #12]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cce:	ee77 7ac2 	vsub.f32	s15, s15, s4
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cd2:	ee37 7a23 	vadd.f32	s14, s14, s7
    twI = tw2[1];
 8000cd6:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw2[0];
 8000cda:	ed97 3a00 	vldr	s6, [r7]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cde:	ee77 7aa2 	vadd.f32	s15, s15, s5
    m1 = t2[1] * twI;
 8000ce2:	ee24 6aa6 	vmul.f32	s12, s9, s13
    twI = tw3[1];
 8000ce6:	9f01      	ldr	r7, [sp, #4]
    *p2++ = m2 - m3;
 8000ce8:	ee66 6ac4 	vnmul.f32	s13, s13, s8
    *p2++ = m0 + m1;
 8000cec:	eea4 6a03 	vfma.f32	s12, s8, s6
    *p2++ = m2 - m3;
 8000cf0:	eee4 6a83 	vfma.f32	s13, s9, s6
    *p2++ = m0 + m1;
 8000cf4:	ed83 6a00 	vstr	s12, [r3]
    *p2++ = m2 - m3;
 8000cf8:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw3[1];
 8000cfc:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw3[0];
 8000d00:	edd7 4a00 	vldr	s9, [r7]
    m1 = t3[1] * twI;
 8000d04:	ee25 6aa6 	vmul.f32	s12, s11, s13
    *p3++ = m0 + m1;
 8000d08:	9b00      	ldr	r3, [sp, #0]
    *p3++ = m2 - m3;
 8000d0a:	ee66 6ac5 	vnmul.f32	s13, s13, s10
    *p3++ = m0 + m1;
 8000d0e:	eea5 6a24 	vfma.f32	s12, s10, s9
    *p3++ = m2 - m3;
 8000d12:	eee5 6aa4 	vfma.f32	s13, s11, s9
    *p3++ = m0 + m1;
 8000d16:	ed83 6a00 	vstr	s12, [r3]
    *p3++ = m2 - m3;
 8000d1a:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw4[1];
 8000d1e:	9b02      	ldr	r3, [sp, #8]
 8000d20:	edd3 6a01 	vldr	s13, [r3, #4]
    twR = tw4[0];
 8000d24:	edd3 5a00 	vldr	s11, [r3]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d28:	2304      	movs	r3, #4
    m1 = t4[1] * twI;
 8000d2a:	ee27 6a26 	vmul.f32	s12, s14, s13
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d2e:	9100      	str	r1, [sp, #0]
    *p4++ = m2 - m3;
 8000d30:	ee66 6ae7 	vnmul.f32	s13, s13, s15
    *p4++ = m0 + m1;
 8000d34:	eea7 6aa5 	vfma.f32	s12, s15, s11
    *p4++ = m2 - m3;
 8000d38:	eee7 6a25 	vfma.f32	s13, s14, s11
    *p4++ = m0 + m1;
 8000d3c:	ed86 6a00 	vstr	s12, [r6]
    *p4++ = m2 - m3;
 8000d40:	edc6 6a01 	vstr	s13, [r6, #4]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d44:	f000 f88e 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8000d48:	4628      	mov	r0, r5
 8000d4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	9900      	ldr	r1, [sp, #0]
 8000d50:	686a      	ldr	r2, [r5, #4]
 8000d52:	f000 f887 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8000d56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000d58:	686a      	ldr	r2, [r5, #4]
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	9900      	ldr	r1, [sp, #0]
 8000d5e:	f000 f881 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d62:	2304      	movs	r3, #4
 8000d64:	686a      	ldr	r2, [r5, #4]
 8000d66:	4620      	mov	r0, r4
 8000d68:	9900      	ldr	r1, [sp, #0]
}
 8000d6a:	b00f      	add	sp, #60	; 0x3c
 8000d6c:	ecbd 8b06 	vpop	{d8-d10}
 8000d70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d74:	f000 b876 	b.w	8000e64 <arm_radix8_butterfly_f32>

08000d78 <arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8000d78:	2a01      	cmp	r2, #1
{
 8000d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d7e:	4606      	mov	r6, r0
 8000d80:	4617      	mov	r7, r2
 8000d82:	460c      	mov	r4, r1
 8000d84:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 8000d86:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 8000d88:	d059      	beq.n	8000e3e <arm_cfft_f32+0xc6>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 8000d8a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000d8e:	d051      	beq.n	8000e34 <arm_cfft_f32+0xbc>
 8000d90:	d80f      	bhi.n	8000db2 <arm_cfft_f32+0x3a>
 8000d92:	2d40      	cmp	r5, #64	; 0x40
 8000d94:	d014      	beq.n	8000dc0 <arm_cfft_f32+0x48>
 8000d96:	d949      	bls.n	8000e2c <arm_cfft_f32+0xb4>
 8000d98:	2d80      	cmp	r5, #128	; 0x80
 8000d9a:	d103      	bne.n	8000da4 <arm_cfft_f32+0x2c>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000d9c:	4621      	mov	r1, r4
 8000d9e:	4630      	mov	r0, r6
 8000da0:	f7ff fcd4 	bl	800074c <arm_cfft_radix8by2_f32>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 8000da4:	f1b8 0f00 	cmp.w	r8, #0
 8000da8:	d113      	bne.n	8000dd2 <arm_cfft_f32+0x5a>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);

  if (ifftFlag == 1U)
 8000daa:	2f01      	cmp	r7, #1
 8000dac:	d018      	beq.n	8000de0 <arm_cfft_f32+0x68>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8000dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000db2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000db6:	d03d      	beq.n	8000e34 <arm_cfft_f32+0xbc>
 8000db8:	d931      	bls.n	8000e1e <arm_cfft_f32+0xa6>
 8000dba:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8000dbe:	d1f1      	bne.n	8000da4 <arm_cfft_f32+0x2c>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	6872      	ldr	r2, [r6, #4]
 8000dc4:	4629      	mov	r1, r5
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f000 f84c 	bl	8000e64 <arm_radix8_butterfly_f32>
  if ( bitReverseFlag )
 8000dcc:	f1b8 0f00 	cmp.w	r8, #0
 8000dd0:	d0eb      	beq.n	8000daa <arm_cfft_f32+0x32>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8000dd2:	68b2      	ldr	r2, [r6, #8]
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	89b1      	ldrh	r1, [r6, #12]
 8000dd8:	f7ff fa82 	bl	80002e0 <arm_bitreversal_32>
  if (ifftFlag == 1U)
 8000ddc:	2f01      	cmp	r7, #1
 8000dde:	d1e6      	bne.n	8000dae <arm_cfft_f32+0x36>
    invL = 1.0f / (float32_t)L;
 8000de0:	ee07 5a90 	vmov	s15, r5
 8000de4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dec:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (l= 0; l < L; l++)
 8000df0:	2d00      	cmp	r5, #0
 8000df2:	d0dc      	beq.n	8000dae <arm_cfft_f32+0x36>
 8000df4:	f104 0108 	add.w	r1, r4, #8
 8000df8:	2300      	movs	r3, #0
      *pSrc++ *=   invL ;
 8000dfa:	ed11 7a02 	vldr	s14, [r1, #-8]
    for (l= 0; l < L; l++)
 8000dfe:	3301      	adds	r3, #1
      *pSrc    = -(*pSrc) * invL;
 8000e00:	ed51 7a01 	vldr	s15, [r1, #-4]
    for (l= 0; l < L; l++)
 8000e04:	3108      	adds	r1, #8
 8000e06:	429d      	cmp	r5, r3
      *pSrc++ *=   invL ;
 8000e08:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pSrc    = -(*pSrc) * invL;
 8000e0c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
      *pSrc++ *=   invL ;
 8000e10:	ed01 7a04 	vstr	s14, [r1, #-16]
      *pSrc    = -(*pSrc) * invL;
 8000e14:	ed41 7a03 	vstr	s15, [r1, #-12]
    for (l= 0; l < L; l++)
 8000e18:	d1ef      	bne.n	8000dfa <arm_cfft_f32+0x82>
}
 8000e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000e1e:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000e22:	d0cd      	beq.n	8000dc0 <arm_cfft_f32+0x48>
 8000e24:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000e28:	d0b8      	beq.n	8000d9c <arm_cfft_f32+0x24>
 8000e2a:	e7bb      	b.n	8000da4 <arm_cfft_f32+0x2c>
 8000e2c:	2d10      	cmp	r5, #16
 8000e2e:	d0b5      	beq.n	8000d9c <arm_cfft_f32+0x24>
 8000e30:	2d20      	cmp	r5, #32
 8000e32:	d1b7      	bne.n	8000da4 <arm_cfft_f32+0x2c>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000e34:	4621      	mov	r1, r4
 8000e36:	4630      	mov	r0, r6
 8000e38:	f7ff fd54 	bl	80008e4 <arm_cfft_radix8by4_f32>
    break;
 8000e3c:	e7b2      	b.n	8000da4 <arm_cfft_f32+0x2c>
    for (l = 0; l < L; l++)
 8000e3e:	b175      	cbz	r5, 8000e5e <arm_cfft_f32+0xe6>
 8000e40:	310c      	adds	r1, #12
 8000e42:	f04f 0c00 	mov.w	ip, #0
      *pSrc = -*pSrc;
 8000e46:	ed51 7a02 	vldr	s15, [r1, #-8]
    for (l = 0; l < L; l++)
 8000e4a:	f10c 0c01 	add.w	ip, ip, #1
 8000e4e:	3108      	adds	r1, #8
      *pSrc = -*pSrc;
 8000e50:	eef1 7a67 	vneg.f32	s15, s15
    for (l = 0; l < L; l++)
 8000e54:	4565      	cmp	r5, ip
      *pSrc = -*pSrc;
 8000e56:	ed41 7a04 	vstr	s15, [r1, #-16]
    for (l = 0; l < L; l++)
 8000e5a:	d1f4      	bne.n	8000e46 <arm_cfft_f32+0xce>
 8000e5c:	e795      	b.n	8000d8a <arm_cfft_f32+0x12>
  if ( bitReverseFlag )
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0a5      	beq.n	8000dae <arm_cfft_f32+0x36>
 8000e62:	e7b6      	b.n	8000dd2 <arm_cfft_f32+0x5a>

08000e64 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8000e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e68:	ed2d 8b10 	vpush	{d8-d15}
 8000e6c:	b091      	sub	sp, #68	; 0x44
 8000e6e:	468a      	mov	sl, r1
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;

   n2 = fftLen;
 8000e70:	468b      	mov	fp, r1
         pSrc[2 * i7 + 1] = t2 + r3;
         r1 = (r6 - r8) * C81;
         r6 = (r6 + r8) * C81;
         r2 = (s6 - s8) * C81;
         s6 = (s6 + s8) * C81;
         t1 = r5 - r1;
 8000e72:	eddf babd 	vldr	s23, [pc, #756]	; 8001168 <arm_radix8_butterfly_f32+0x304>
{
 8000e76:	900e      	str	r0, [sp, #56]	; 0x38
 8000e78:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	3304      	adds	r3, #4
 8000e80:	930f      	str	r3, [sp, #60]	; 0x3c
      n2 = n2 >> 3;
 8000e82:	ea4f 07db 	mov.w	r7, fp, lsr #3
 8000e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8000e88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
      i1 = 0;
 8000e8c:	f04f 0e00 	mov.w	lr, #0
 8000e90:	eb07 0187 	add.w	r1, r7, r7, lsl #2
      n2 = n2 >> 3;
 8000e94:	970b      	str	r7, [sp, #44]	; 0x2c
      i1 = 0;
 8000e96:	0178      	lsls	r0, r7, #5
 8000e98:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 8000e9c:	9002      	str	r0, [sp, #8]
 8000e9e:	00c8      	lsls	r0, r1, #3
 8000ea0:	ebc7 01c7 	rsb	r1, r7, r7, lsl #3
 8000ea4:	ea4f 1807 	mov.w	r8, r7, lsl #4
 8000ea8:	9003      	str	r0, [sp, #12]
 8000eaa:	00c8      	lsls	r0, r1, #3
 8000eac:	eb02 1447 	add.w	r4, r2, r7, lsl #5
 8000eb0:	f108 0104 	add.w	r1, r8, #4
 8000eb4:	9006      	str	r0, [sp, #24]
 8000eb6:	f109 0004 	add.w	r0, r9, #4
 8000eba:	9401      	str	r4, [sp, #4]
 8000ebc:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8000ec0:	4410      	add	r0, r2
 8000ec2:	4411      	add	r1, r2
 8000ec4:	9a01      	ldr	r2, [sp, #4]
 8000ec6:	eb04 1507 	add.w	r5, r4, r7, lsl #4
 8000eca:	eb02 0cc7 	add.w	ip, r2, r7, lsl #3
 8000ece:	0132      	lsls	r2, r6, #4
 8000ed0:	eba5 04c6 	sub.w	r4, r5, r6, lsl #3
 8000ed4:	9204      	str	r2, [sp, #16]
 8000ed6:	00f2      	lsls	r2, r6, #3
 8000ed8:	eb04 1747 	add.w	r7, r4, r7, lsl #5
 8000edc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8000ede:	9205      	str	r2, [sp, #20]
 8000ee0:	9a01      	ldr	r2, [sp, #4]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ee2:	ed11 7a01 	vldr	s14, [r1, #-4]
         pSrc[2 * i2 + 1] = s5 - r7;
         pSrc[2 * i8 + 1] = s5 + r7;
         pSrc[2 * i6 + 1] = t2 - r8;
         pSrc[2 * i4 + 1] = t2 + r8;

         i1 += n1;
 8000ee6:	44de      	add	lr, fp
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000ee8:	edd4 4a00 	vldr	s9, [r4]
 8000eec:	ed97 5a00 	vldr	s10, [r7]
      } while (i1 < fftLen);
 8000ef0:	45f2      	cmp	sl, lr
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ef2:	ed95 9a00 	vldr	s18, [r5]
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000ef6:	ed92 6a00 	vldr	s12, [r2]
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000efa:	ee74 8a85 	vadd.f32	s17, s9, s10
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000efe:	ed9c 4a00 	vldr	s8, [ip]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f02:	ee77 5a09 	vadd.f32	s11, s14, s18
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f06:	ed56 6a01 	vldr	s13, [r6, #-4]
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8000f0a:	ee37 1a49 	vsub.f32	s2, s14, s18
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f0e:	ed50 7a01 	vldr	s15, [r0, #-4]
 8000f12:	ee39 9a47 	vsub.f32	s18, s18, s14
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f16:	ee76 1a86 	vadd.f32	s3, s13, s12
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f1a:	ee37 8a84 	vadd.f32	s16, s15, s8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8000f1e:	ee76 6ac6 	vsub.f32	s13, s13, s12
         r1 = r1 + r3;
 8000f22:	ee31 7aa5 	vadd.f32	s14, s3, s11
         r2 = r2 + r4;
 8000f26:	ee38 6a28 	vadd.f32	s12, s16, s17
         t1 = r1 - r3;
 8000f2a:	ee71 1ae5 	vsub.f32	s3, s3, s11
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8000f2e:	ee77 7ac4 	vsub.f32	s15, s15, s8
         pSrc[2 * i1] = r1 + r2;
 8000f32:	ee77 5a06 	vadd.f32	s11, s14, s12
         pSrc[2 * i5] = r1 - r2;
 8000f36:	ee37 7a46 	vsub.f32	s14, s14, s12
         r1 = (r6 - r8) * C81;
 8000f3a:	ee37 4ae4 	vsub.f32	s8, s15, s9
         pSrc[2 * i1] = r1 + r2;
 8000f3e:	ed46 5a01 	vstr	s11, [r6, #-4]
         r6 = (r6 + r8) * C81;
 8000f42:	ee77 7ac5 	vsub.f32	s15, s15, s10
         pSrc[2 * i5] = r1 - r2;
 8000f46:	ed82 7a00 	vstr	s14, [r2]
         t1 = r5 - r1;
 8000f4a:	eeb0 0a66 	vmov.f32	s0, s13
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f4e:	ed9c aa01 	vldr	s20, [ip, #4]
         r1 = (r6 - r8) * C81;
 8000f52:	ee34 4a05 	vadd.f32	s8, s8, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f56:	ed90 2a00 	vldr	s4, [r0]
         r6 = (r6 + r8) * C81;
 8000f5a:	ee77 7aa4 	vadd.f32	s15, s15, s9
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f5e:	edd2 3a01 	vldr	s7, [r2, #4]
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8000f62:	ee32 6a4a 	vsub.f32	s12, s4, s20
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f66:	edd4 2a01 	vldr	s5, [r4, #4]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f6a:	edd6 5a00 	vldr	s11, [r6]
         t1 = r5 - r1;
 8000f6e:	eea4 0a6b 	vfms.f32	s0, s8, s23
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f72:	edd7 9a01 	vldr	s19, [r7, #4]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f76:	ee32 2a0a 	vadd.f32	s4, s4, s20
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8000f7a:	ee75 0ae3 	vsub.f32	s1, s11, s7
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f7e:	ed91 5a00 	vldr	s10, [r1]
         r2 = (s6 - s8) * C81;
 8000f82:	ee36 3a62 	vsub.f32	s6, s12, s5
         s6 = (s6 + s8) * C81;
 8000f86:	ee36 7a69 	vsub.f32	s14, s12, s19
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f8a:	ed95 6a01 	vldr	s12, [r5, #4]
         t2 = s5 - r2;
 8000f8e:	eef0 4a60 	vmov.f32	s9, s1
         r2 = (s6 - s8) * C81;
 8000f92:	ee33 3a29 	vadd.f32	s6, s6, s19
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f96:	ee75 5aa3 	vadd.f32	s11, s11, s7
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8000f9a:	ee75 3a46 	vsub.f32	s7, s10, s12
         t2 = s5 - r2;
 8000f9e:	eee3 4a6b 	vfms.f32	s9, s6, s23
         s6 = (s6 + s8) * C81;
 8000fa2:	ee37 7a22 	vadd.f32	s14, s14, s5
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000fa6:	ee75 aa06 	vadd.f32	s21, s10, s12
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000faa:	ee72 2aa9 	vadd.f32	s5, s5, s19
         t2 = r1 - s3;
 8000fae:	ee36 5a45 	vsub.f32	s10, s12, s10
         s7 = s7 + s6;
 8000fb2:	eeb0 aa63 	vmov.f32	s20, s7
 8000fb6:	eef0 9a40 	vmov.f32	s19, s0
         t2 = r1 - s3;
 8000fba:	ee35 6aea 	vsub.f32	s12, s11, s21
         r5 = r5 + r1;
 8000fbe:	eee4 6a2b 	vfma.f32	s13, s8, s23
         s7 = s7 + s6;
 8000fc2:	eea7 aa2b 	vfma.f32	s20, s14, s23
 8000fc6:	eee7 9a6b 	vfms.f32	s19, s14, s23
 8000fca:	eea7 5a2b 	vfma.f32	s10, s14, s23
         r7 = r7 + r6;
 8000fce:	eeb0 4a41 	vmov.f32	s8, s2
         r1 = r1 + s3;
 8000fd2:	ee35 7aaa 	vadd.f32	s14, s11, s21
 8000fd6:	eef0 5a64 	vmov.f32	s11, s9
         r7 = r7 + r6;
 8000fda:	eea7 4aab 	vfma.f32	s8, s15, s23
         s5 = s5 + r2;
 8000fde:	eee3 0a2b 	vfma.f32	s1, s6, s23
 8000fe2:	eea7 9aab 	vfma.f32	s18, s15, s23
 8000fe6:	eee7 5aeb 	vfms.f32	s11, s15, s23
         r2 = r2 + r4;
 8000fea:	ee72 aa22 	vadd.f32	s21, s4, s5
         pSrc[2 * i3]     = t1 + s3;
 8000fee:	ee31 bae2 	vsub.f32	s22, s3, s5
         pSrc[2 * i7]     = t1 - s3;
 8000ff2:	ee71 7ac2 	vsub.f32	s15, s3, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8000ff6:	ee36 3a48 	vsub.f32	s6, s12, s16
         pSrc[2 * i7 + 1] = t2 + r3;
 8000ffa:	ee36 6a68 	vsub.f32	s12, s12, s17
         pSrc[2 * i1 + 1] = r1 + r2;
 8000ffe:	ee77 1a2a 	vadd.f32	s3, s14, s21
         pSrc[2 * i7]     = t1 - s3;
 8001002:	ee77 7aa2 	vadd.f32	s15, s15, s5
         pSrc[2 * i7 + 1] = t2 + r3;
 8001006:	ee36 6a08 	vadd.f32	s12, s12, s16
         pSrc[2 * i2 + 1] = s5 - r7;
 800100a:	ee70 2ac4 	vsub.f32	s5, s1, s8
         pSrc[2 * i1 + 1] = r1 + r2;
 800100e:	edc6 1a00 	vstr	s3, [r6]
         pSrc[2 * i2]     = r5 + s7;
 8001012:	ee36 8a8a 	vadd.f32	s16, s13, s20
      } while (i1 < fftLen);
 8001016:	441e      	add	r6, r3
         pSrc[2 * i5 + 1] = r1 - r2;
 8001018:	ee37 7a6a 	vsub.f32	s14, s14, s21
         pSrc[2 * i3]     = t1 + s3;
 800101c:	ee3b 2a02 	vadd.f32	s4, s22, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8001020:	ee33 3a28 	vadd.f32	s6, s6, s17
         pSrc[2 * i8]     = r5 - s7;
 8001024:	ee76 6aca 	vsub.f32	s13, s13, s20
         pSrc[2 * i5 + 1] = r1 - r2;
 8001028:	ed82 7a01 	vstr	s14, [r2, #4]
         pSrc[2 * i6]     = t1 + s8;
 800102c:	ee73 3aa9 	vadd.f32	s7, s7, s19
         pSrc[2 * i3]     = t1 + s3;
 8001030:	ed01 2a01 	vstr	s4, [r1, #-4]
         pSrc[2 * i4]     = t1 - s8;
 8001034:	ee30 5a05 	vadd.f32	s10, s0, s10
         pSrc[2 * i7]     = t1 - s3;
 8001038:	edc5 7a00 	vstr	s15, [r5]
         pSrc[2 * i8 + 1] = s5 + r7;
 800103c:	ee34 4a20 	vadd.f32	s8, s8, s1
         pSrc[2 * i3 + 1] = t2 - r3;
 8001040:	ed81 3a00 	vstr	s6, [r1]
         pSrc[2 * i6 + 1] = t2 - r8;
 8001044:	ee74 4a89 	vadd.f32	s9, s9, s18
         pSrc[2 * i7 + 1] = t2 + r3;
 8001048:	ed85 6a01 	vstr	s12, [r5, #4]
         pSrc[2 * i4 + 1] = t2 + r8;
 800104c:	ee71 5a25 	vadd.f32	s11, s2, s11
         pSrc[2 * i2]     = r5 + s7;
 8001050:	ed00 8a01 	vstr	s16, [r0, #-4]
      } while (i1 < fftLen);
 8001054:	441a      	add	r2, r3
         pSrc[2 * i8]     = r5 - s7;
 8001056:	edc7 6a00 	vstr	s13, [r7]
      } while (i1 < fftLen);
 800105a:	4419      	add	r1, r3
         pSrc[2 * i6]     = t1 + s8;
 800105c:	edcc 3a00 	vstr	s7, [ip]
      } while (i1 < fftLen);
 8001060:	441d      	add	r5, r3
         pSrc[2 * i4]     = t1 - s8;
 8001062:	ed84 5a00 	vstr	s10, [r4]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001066:	edc0 2a00 	vstr	s5, [r0]
      } while (i1 < fftLen);
 800106a:	4418      	add	r0, r3
         pSrc[2 * i8 + 1] = s5 + r7;
 800106c:	ed87 4a01 	vstr	s8, [r7, #4]
      } while (i1 < fftLen);
 8001070:	441f      	add	r7, r3
         pSrc[2 * i6 + 1] = t2 - r8;
 8001072:	edcc 4a01 	vstr	s9, [ip, #4]
      } while (i1 < fftLen);
 8001076:	449c      	add	ip, r3
         pSrc[2 * i4 + 1] = t2 + r8;
 8001078:	edc4 5a01 	vstr	s11, [r4, #4]
      } while (i1 < fftLen);
 800107c:	441c      	add	r4, r3
 800107e:	f63f af30 	bhi.w	8000ee2 <arm_radix8_butterfly_f32+0x7e>

      if (n2 < 8)
 8001082:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001084:	2a07      	cmp	r2, #7
 8001086:	f240 819f 	bls.w	80013c8 <arm_radix8_butterfly_f32+0x564>
 800108a:	9d02      	ldr	r5, [sp, #8]
 800108c:	f109 0908 	add.w	r9, r9, #8
 8001090:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8001092:	f108 080c 	add.w	r8, r8, #12
 8001096:	3508      	adds	r5, #8
 8001098:	9a06      	ldr	r2, [sp, #24]
 800109a:	9905      	ldr	r1, [sp, #20]
 800109c:	1975      	adds	r5, r6, r5
 800109e:	3208      	adds	r2, #8
 80010a0:	9c03      	ldr	r4, [sp, #12]
 80010a2:	3108      	adds	r1, #8
 80010a4:	950a      	str	r5, [sp, #40]	; 0x28
 80010a6:	4635      	mov	r5, r6
 80010a8:	9804      	ldr	r0, [sp, #16]
 80010aa:	3408      	adds	r4, #8
 80010ac:	18aa      	adds	r2, r5, r2
 80010ae:	1869      	adds	r1, r5, r1
 80010b0:	3008      	adds	r0, #8
 80010b2:	444e      	add	r6, r9
 80010b4:	9205      	str	r2, [sp, #20]
 80010b6:	462a      	mov	r2, r5
 80010b8:	192c      	adds	r4, r5, r4
 80010ba:	1828      	adds	r0, r5, r0
 80010bc:	320c      	adds	r2, #12
 80010be:	9106      	str	r1, [sp, #24]
         break;

      ia1 = 0;
      j = 1;
 80010c0:	f04f 0901 	mov.w	r9, #1
 80010c4:	eb05 0108 	add.w	r1, r5, r8
      ia1 = 0;
 80010c8:	f04f 0800 	mov.w	r8, #0
 80010cc:	9609      	str	r6, [sp, #36]	; 0x24
 80010ce:	9408      	str	r4, [sp, #32]
 80010d0:	9007      	str	r0, [sp, #28]
 80010d2:	9103      	str	r1, [sp, #12]
 80010d4:	9204      	str	r2, [sp, #16]

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80010d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
         si5 = pCoef[2 * ia4 + 1];
         si6 = pCoef[2 * ia5 + 1];
         si7 = pCoef[2 * ia6 + 1];
         si8 = pCoef[2 * ia7 + 1];

         i1 = j;
 80010d8:	46ce      	mov	lr, r9
         si8 = pCoef[2 * ia7 + 1];
 80010da:	9e05      	ldr	r6, [sp, #20]
         id  = ia1 + twidCoefModifier;
 80010dc:	4490      	add	r8, r2
         co2 = pCoef[2 * ia1];
 80010de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80010e0:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010e4:	eb08 0148 	add.w	r1, r8, r8, lsl #1
 80010e8:	ed92 fa00 	vldr	s30, [r2]
         co3 = pCoef[2 * ia2];
 80010ec:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f0:	edd2 ea00 	vldr	s29, [r2]
         co4 = pCoef[2 * ia3];
 80010f4:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f8:	ed92 ea00 	vldr	s28, [r2]
         co5 = pCoef[2 * ia4];
 80010fc:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001100:	edd2 da00 	vldr	s27, [r2]
         co6 = pCoef[2 * ia5];
 8001104:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001108:	ed92 da00 	vldr	s26, [r2]
         co7 = pCoef[2 * ia6];
 800110c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001110:	edd2 ca00 	vldr	s25, [r2]
         co8 = pCoef[2 * ia7];
 8001114:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001118:	ed92 ca00 	vldr	s24, [r2]
         si8 = pCoef[2 * ia7 + 1];
 800111c:	ed92 ba01 	vldr	s22, [r2, #4]
 8001120:	eba2 1201 	sub.w	r2, r2, r1, lsl #4
         si2 = pCoef[2 * ia1 + 1];
 8001124:	edd2 aa01 	vldr	s21, [r2, #4]
         si3 = pCoef[2 * ia2 + 1];
 8001128:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800112c:	ed92 aa01 	vldr	s20, [r2, #4]
         si4 = pCoef[2 * ia3 + 1];
 8001130:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001134:	edd2 9a01 	vldr	s19, [r2, #4]
         si5 = pCoef[2 * ia4 + 1];
 8001138:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800113c:	ed92 9a01 	vldr	s18, [r2, #4]
         si6 = pCoef[2 * ia5 + 1];
 8001140:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001144:	edd2 7a01 	vldr	s15, [r2, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001148:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
         si6 = pCoef[2 * ia5 + 1];
 800114c:	edcd 7a01 	vstr	s15, [sp, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001150:	edd2 7a01 	vldr	s15, [r2, #4]
         si8 = pCoef[2 * ia7 + 1];
 8001154:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         si7 = pCoef[2 * ia6 + 1];
 8001156:	edcd 7a02 	vstr	s15, [sp, #8]
         si8 = pCoef[2 * ia7 + 1];
 800115a:	e9dd c703 	ldrd	ip, r7, [sp, #12]
 800115e:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8001162:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001166:	e001      	b.n	800116c <arm_radix8_butterfly_f32+0x308>
 8001168:	3f3504f3 	.word	0x3f3504f3
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800116c:	edd5 3a00 	vldr	s7, [r5]
            p3 = co4 * t2;
            p4 = si4 * t1;
            pSrc[2 * i4]     = p1 + p2;
            pSrc[2 * i4 + 1] = p3 - p4;

            i1 += n1;
 8001170:	44de      	add	lr, fp
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001172:	ed1c 7a01 	vldr	s14, [ip, #-4]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001176:	edd6 fa00 	vldr	s31, [r6]
         } while (i1 < fftLen);
 800117a:	45f2      	cmp	sl, lr
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800117c:	edd4 6a00 	vldr	s13, [r4]
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001180:	edd2 4a00 	vldr	s9, [r2]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001184:	ee33 0aaf 	vadd.f32	s0, s7, s31
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001188:	ed90 4a00 	vldr	s8, [r0]
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800118c:	ee37 5a26 	vadd.f32	s10, s14, s13
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001190:	ed57 5a01 	vldr	s11, [r7, #-4]
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8001194:	ee77 8a66 	vsub.f32	s17, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001198:	edd1 7a00 	vldr	s15, [r1]
 800119c:	ee76 6ac7 	vsub.f32	s13, s13, s14
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011a0:	ee35 6aa4 	vadd.f32	s12, s11, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011a4:	ed97 1a00 	vldr	s2, [r7]
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011a8:	ee77 0a84 	vadd.f32	s1, s15, s8
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80011ac:	ee77 7ac4 	vsub.f32	s15, s15, s8
            r1 = r1 + r3;
 80011b0:	ee36 2a05 	vadd.f32	s4, s12, s10
            r2 = r2 + r4;
 80011b4:	ee30 7a80 	vadd.f32	s14, s1, s0
            t1 = r1 - r3;
 80011b8:	ee36 6a45 	vsub.f32	s12, s12, s10
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80011bc:	ee75 5ae4 	vsub.f32	s11, s11, s9
            pSrc[2 * i1] = r1 + r2;
 80011c0:	ee32 5a07 	vadd.f32	s10, s4, s14
            r2 = r1 - r2;
 80011c4:	ee32 2a47 	vsub.f32	s4, s4, s14
            pSrc[2 * i1] = r1 + r2;
 80011c8:	ed07 5a01 	vstr	s10, [r7, #-4]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011cc:	edd2 4a01 	vldr	s9, [r2, #4]
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011d0:	ed90 7a01 	vldr	s14, [r0, #4]
 80011d4:	ed91 3a01 	vldr	s6, [r1, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80011d8:	ee71 2a64 	vsub.f32	s5, s2, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011dc:	ee31 1a24 	vadd.f32	s2, s2, s9
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011e0:	ed95 4a01 	vldr	s8, [r5, #4]
            r1 = (r6 - r8) * C81;
 80011e4:	ee77 4ae3 	vsub.f32	s9, s15, s7
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80011e8:	ed9c 8a00 	vldr	s16, [ip]
            r6 = (r6 + r8) * C81;
 80011ec:	ee77 7aef 	vsub.f32	s15, s15, s31
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80011f0:	ee33 5a47 	vsub.f32	s10, s6, s14
            r1 = (r6 - r8) * C81;
 80011f4:	ee74 4aaf 	vadd.f32	s9, s9, s31
            r6 = (r6 + r8) * C81;
 80011f8:	ee77 7aa3 	vadd.f32	s15, s15, s7
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011fc:	edd6 3a01 	vldr	s7, [r6, #4]
            s1 = (s6 - s8) * C81;
 8001200:	ee75 fa44 	vsub.f32	s31, s10, s8
            s6 = (s6 + s8) * C81;
 8001204:	ee35 5a63 	vsub.f32	s10, s10, s7
 8001208:	eee7 6aab 	vfma.f32	s13, s15, s23
            s1 = (s6 - s8) * C81;
 800120c:	ee7f faa3 	vadd.f32	s31, s31, s7
            s6 = (s6 + s8) * C81;
 8001210:	ee35 5a04 	vadd.f32	s10, s10, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8001214:	ee74 3a23 	vadd.f32	s7, s8, s7
            t1 = r5 - r1;
 8001218:	eeb0 4a65 	vmov.f32	s8, s11
            r5 = r5 + r1;
 800121c:	eee4 5aab 	vfma.f32	s11, s9, s23
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8001220:	ee33 3a07 	vadd.f32	s6, s6, s14
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001224:	ed94 7a01 	vldr	s14, [r4, #4]
            t1 = r5 - r1;
 8001228:	eea4 4aeb 	vfms.f32	s8, s9, s23
            t2 = s5 - s1;
 800122c:	eef0 4a62 	vmov.f32	s9, s5
            s5 = s5 + s1;
 8001230:	eeef 2aab 	vfma.f32	s5, s31, s23
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001234:	ee78 1a07 	vadd.f32	s3, s16, s14
            t2 = s5 - s1;
 8001238:	eeef 4aeb 	vfms.f32	s9, s31, s23
            r7 = r7 + r6;
 800123c:	eef0 fa68 	vmov.f32	s31, s17
 8001240:	eee7 faab 	vfma.f32	s31, s15, s23
            s6 = t2 - r8;
 8001244:	ee74 6aa6 	vadd.f32	s13, s9, s13
 8001248:	eee7 4aeb 	vfms.f32	s9, s15, s23
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800124c:	ee78 7a47 	vsub.f32	s15, s16, s14
            t2 = s1 - s3;
 8001250:	ee37 7a48 	vsub.f32	s14, s14, s16
            s7 = s7 + s6;
 8001254:	eeb0 8a67 	vmov.f32	s16, s15
 8001258:	eea5 7a2b 	vfma.f32	s14, s10, s23
            t2 = t2 + r8;
 800125c:	ee78 4aa4 	vadd.f32	s9, s17, s9
            s7 = s7 + s6;
 8001260:	eea5 8a2b 	vfma.f32	s16, s10, s23
            t1 = t1 - s8;
 8001264:	ee37 7a04 	vadd.f32	s14, s14, s8
 8001268:	eea5 4a6b 	vfms.f32	s8, s10, s23
            s2 = s2 + s4;
 800126c:	ee33 5a23 	vadd.f32	s10, s6, s7
            r6 = t1 + s8;
 8001270:	ee34 4a27 	vadd.f32	s8, s8, s15
            t2 = s1 - s3;
 8001274:	ee71 7a61 	vsub.f32	s15, s2, s3
            s1 = s1 + s3;
 8001278:	ee71 1a21 	vadd.f32	s3, s2, s3
            r1 = t1 + s3;
 800127c:	ee36 1a63 	vsub.f32	s2, s12, s7
 8001280:	ee36 6a43 	vsub.f32	s12, s12, s6
 8001284:	ee31 1a03 	vadd.f32	s2, s2, s6
            t1 = t1 - s3;
 8001288:	ee33 6a86 	vadd.f32	s12, s7, s12
            s1 = t2 - r3;
 800128c:	ee37 3ae0 	vsub.f32	s6, s15, s1
            pSrc[2 * i1 + 1] = s1 + s2;
 8001290:	ee71 3a85 	vadd.f32	s7, s3, s10
 8001294:	ee77 7ac0 	vsub.f32	s15, s15, s0
            s2 = s1 - s2;
 8001298:	ee31 5ac5 	vsub.f32	s10, s3, s10
            pSrc[2 * i1 + 1] = s1 + s2;
 800129c:	edc7 3a00 	vstr	s7, [r7]
            s1 = t2 - r3;
 80012a0:	ee73 3a00 	vadd.f32	s7, s6, s0
            t2 = t2 + r3;
 80012a4:	ee70 7aa7 	vadd.f32	s15, s1, s15
         } while (i1 < fftLen);
 80012a8:	441f      	add	r7, r3
            pSrc[2 * i5 + 1] = p3 - p4;
 80012aa:	ee62 0a49 	vnmul.f32	s1, s4, s18
            p2 = si3 * s1;
 80012ae:	ee6a 1a23 	vmul.f32	s3, s20, s7
            pSrc[2 * i3 + 1] = p3 - p4;
 80012b2:	ee21 3a4a 	vnmul.f32	s6, s2, s20
            pSrc[2 * i5 + 1] = p3 - p4;
 80012b6:	eeed 0a85 	vfma.f32	s1, s27, s10
            pSrc[2 * i3]     = p1 + p2;
 80012ba:	eeee 1a81 	vfma.f32	s3, s29, s2
            p2 = si7 * t2;
 80012be:	ed9d 1a02 	vldr	s2, [sp, #8]
            p2 = si5 * s2;
 80012c2:	ee29 0a05 	vmul.f32	s0, s18, s10
            r1 = r5 + s7;
 80012c6:	ee35 5a88 	vadd.f32	s10, s11, s16
            r5 = r5 - s7;
 80012ca:	ee35 8ac8 	vsub.f32	s16, s11, s16
            s1 = s5 - r7;
 80012ce:	ee72 5aef 	vsub.f32	s11, s5, s31
            s5 = s5 + r7;
 80012d2:	ee7f faa2 	vadd.f32	s31, s31, s5
            pSrc[2 * i5 + 1] = p3 - p4;
 80012d6:	edc2 0a01 	vstr	s1, [r2, #4]
            pSrc[2 * i7 + 1] = p3 - p4;
 80012da:	ee66 2a41 	vnmul.f32	s5, s12, s2
            pSrc[2 * i3 + 1] = p3 - p4;
 80012de:	eeae 3aa3 	vfma.f32	s6, s29, s7
            p2 = si7 * t2;
 80012e2:	ee61 3a27 	vmul.f32	s7, s2, s15
            pSrc[2 * i7 + 1] = p3 - p4;
 80012e6:	eeec 2aa7 	vfma.f32	s5, s25, s15
            pSrc[2 * i2 + 1] = p3 - p4;
 80012ea:	ee65 7a6a 	vnmul.f32	s15, s10, s21
            pSrc[2 * i5]     = p1 + p2;
 80012ee:	eead 0a82 	vfma.f32	s0, s27, s4
            p2 = si2 * s1;
 80012f2:	ee6a 0aa5 	vmul.f32	s1, s21, s11
            pSrc[2 * i2 + 1] = p3 - p4;
 80012f6:	eeef 7a25 	vfma.f32	s15, s30, s11
            pSrc[2 * i7]     = p1 + p2;
 80012fa:	eeec 3a86 	vfma.f32	s7, s25, s12
            pSrc[2 * i2]     = p1 + p2;
 80012fe:	eeef 0a05 	vfma.f32	s1, s30, s10
            p2 = si8 * s5;
 8001302:	ee2b 1a2f 	vmul.f32	s2, s22, s31
            pSrc[2 * i5]     = p1 + p2;
 8001306:	ed82 0a00 	vstr	s0, [r2]
            pSrc[2 * i8 + 1] = p3 - p4;
 800130a:	ee28 2a4b 	vnmul.f32	s4, s16, s22
            p2 = si6 * s6;
 800130e:	ed9d 0a01 	vldr	s0, [sp, #4]
            p2 = si4 * t2;
 8001312:	ee69 5aa4 	vmul.f32	s11, s19, s9
            pSrc[2 * i3]     = p1 + p2;
 8001316:	ed4c 1a01 	vstr	s3, [ip, #-4]
            pSrc[2 * i2 + 1] = p3 - p4;
 800131a:	eeb0 5a67 	vmov.f32	s10, s15
            p2 = si6 * s6;
 800131e:	ee20 6a26 	vmul.f32	s12, s0, s13
            pSrc[2 * i3 + 1] = p3 - p4;
 8001322:	ed8c 3a00 	vstr	s6, [ip]
            pSrc[2 * i6 + 1] = p3 - p4;
 8001326:	ee64 1a40 	vnmul.f32	s3, s8, s0
            pSrc[2 * i7]     = p1 + p2;
 800132a:	edc4 3a00 	vstr	s7, [r4]
            pSrc[2 * i4 + 1] = p3 - p4;
 800132e:	ee67 7a69 	vnmul.f32	s15, s14, s19
            pSrc[2 * i7 + 1] = p3 - p4;
 8001332:	edc4 2a01 	vstr	s5, [r4, #4]
            pSrc[2 * i8]     = p1 + p2;
 8001336:	eeac 1a08 	vfma.f32	s2, s24, s16
            pSrc[2 * i2]     = p1 + p2;
 800133a:	edc1 0a00 	vstr	s1, [r1]
            pSrc[2 * i8 + 1] = p3 - p4;
 800133e:	eeac 2a2f 	vfma.f32	s4, s24, s31
            pSrc[2 * i2 + 1] = p3 - p4;
 8001342:	ed81 5a01 	vstr	s10, [r1, #4]
            pSrc[2 * i6]     = p1 + p2;
 8001346:	eead 6a04 	vfma.f32	s12, s26, s8
         } while (i1 < fftLen);
 800134a:	441a      	add	r2, r3
            pSrc[2 * i6 + 1] = p3 - p4;
 800134c:	eeed 1a26 	vfma.f32	s3, s26, s13
         } while (i1 < fftLen);
 8001350:	449c      	add	ip, r3
            pSrc[2 * i4]     = p1 + p2;
 8001352:	eeee 5a07 	vfma.f32	s11, s28, s14
         } while (i1 < fftLen);
 8001356:	441c      	add	r4, r3
            pSrc[2 * i4 + 1] = p3 - p4;
 8001358:	eeee 7a24 	vfma.f32	s15, s28, s9
         } while (i1 < fftLen);
 800135c:	4419      	add	r1, r3
            pSrc[2 * i8]     = p1 + p2;
 800135e:	ed86 1a00 	vstr	s2, [r6]
            pSrc[2 * i8 + 1] = p3 - p4;
 8001362:	ed86 2a01 	vstr	s4, [r6, #4]
         } while (i1 < fftLen);
 8001366:	441e      	add	r6, r3
            pSrc[2 * i6]     = p1 + p2;
 8001368:	ed80 6a00 	vstr	s12, [r0]
            pSrc[2 * i6 + 1] = p3 - p4;
 800136c:	edc0 1a01 	vstr	s3, [r0, #4]
         } while (i1 < fftLen);
 8001370:	4418      	add	r0, r3
            pSrc[2 * i4]     = p1 + p2;
 8001372:	edc5 5a00 	vstr	s11, [r5]
            pSrc[2 * i4 + 1] = p3 - p4;
 8001376:	edc5 7a01 	vstr	s15, [r5, #4]
         } while (i1 < fftLen);
 800137a:	441d      	add	r5, r3
 800137c:	f63f aef6 	bhi.w	800116c <arm_radix8_butterfly_f32+0x308>

         j++;
      } while (j < n2);
 8001380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         j++;
 8001382:	f109 0901 	add.w	r9, r9, #1
      } while (j < n2);
 8001386:	3208      	adds	r2, #8
 8001388:	920a      	str	r2, [sp, #40]	; 0x28
 800138a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800138c:	3208      	adds	r2, #8
 800138e:	9209      	str	r2, [sp, #36]	; 0x24
 8001390:	9a08      	ldr	r2, [sp, #32]
 8001392:	3208      	adds	r2, #8
 8001394:	9208      	str	r2, [sp, #32]
 8001396:	9a07      	ldr	r2, [sp, #28]
 8001398:	3208      	adds	r2, #8
 800139a:	9207      	str	r2, [sp, #28]
 800139c:	9a06      	ldr	r2, [sp, #24]
 800139e:	3208      	adds	r2, #8
 80013a0:	9206      	str	r2, [sp, #24]
 80013a2:	9a05      	ldr	r2, [sp, #20]
 80013a4:	3208      	adds	r2, #8
 80013a6:	9205      	str	r2, [sp, #20]
 80013a8:	9a04      	ldr	r2, [sp, #16]
 80013aa:	3208      	adds	r2, #8
 80013ac:	9204      	str	r2, [sp, #16]
 80013ae:	9a03      	ldr	r2, [sp, #12]
 80013b0:	3208      	adds	r2, #8
 80013b2:	9203      	str	r2, [sp, #12]
 80013b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80013b6:	454a      	cmp	r2, r9
 80013b8:	f47f ae8d 	bne.w	80010d6 <arm_radix8_butterfly_f32+0x272>

      twidCoefModifier <<= 3;
 80013bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013be:	4693      	mov	fp, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	930c      	str	r3, [sp, #48]	; 0x30
   } while (n2 > 7);
 80013c6:	e55c      	b.n	8000e82 <arm_radix8_butterfly_f32+0x1e>
}
 80013c8:	b011      	add	sp, #68	; 0x44
 80013ca:	ecbd 8b10 	vpop	{d8-d15}
 80013ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013d2:	bf00      	nop

080013d4 <arm_cmplx_mult_cmplx_f32>:
  blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80013d4:	b1eb      	cbz	r3, 8001412 <arm_cmplx_mult_cmplx_f32+0x3e>
 80013d6:	3008      	adds	r0, #8
 80013d8:	3108      	adds	r1, #8
 80013da:	3208      	adds	r2, #8
  {
    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */

    a = *pSrcA++;
    b = *pSrcA++;
 80013dc:	ed50 7a01 	vldr	s15, [r0, #-4]
  while (blkCnt > 0U)
 80013e0:	3208      	adds	r2, #8
    c = *pSrcB++;
 80013e2:	ed51 6a02 	vldr	s13, [r1, #-8]
  while (blkCnt > 0U)
 80013e6:	3b01      	subs	r3, #1
    d = *pSrcB++;
 80013e8:	ed51 5a01 	vldr	s11, [r1, #-4]
  while (blkCnt > 0U)
 80013ec:	f100 0008 	add.w	r0, r0, #8

    /* store result in destination buffer. */
    *pDst++ = (a * c) - (b * d);
    *pDst++ = (a * d) + (b * c);
 80013f0:	ee27 7aa6 	vmul.f32	s14, s15, s13
    a = *pSrcA++;
 80013f4:	ed10 6a04 	vldr	s12, [r0, #-16]
    *pDst++ = (a * c) - (b * d);
 80013f8:	ee65 7ae7 	vnmul.f32	s15, s11, s15
  while (blkCnt > 0U)
 80013fc:	f101 0108 	add.w	r1, r1, #8
    *pDst++ = (a * d) + (b * c);
 8001400:	eea6 7a25 	vfma.f32	s14, s12, s11
    *pDst++ = (a * c) - (b * d);
 8001404:	eee6 7a26 	vfma.f32	s15, s12, s13
    *pDst++ = (a * d) + (b * c);
 8001408:	ed02 7a03 	vstr	s14, [r2, #-12]
    *pDst++ = (a * c) - (b * d);
 800140c:	ed42 7a04 	vstr	s15, [r2, #-16]
  while (blkCnt > 0U)
 8001410:	d1e4      	bne.n	80013dc <arm_cmplx_mult_cmplx_f32+0x8>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8001412:	4770      	bx	lr

08001414 <arm_fir_decimate_f32>:
void arm_fir_decimate_f32(
  const arm_fir_decimate_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8001414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        float32_t *pStateCur;                          /* Points to the current sample of the state */
        float32_t *px0;                                /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001418:	8844      	ldrh	r4, [r0, #2]
        float32_t acc1, acc2, acc3;
#endif

  /* S->pState buffer contains previous frame (numTaps - 1) samples */
  /* pStateCur points to the location where the new input data should be written */
  pStateCur = S->pState + (numTaps - 1U);
 800141a:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 800141e:	f890 8000 	ldrb.w	r8, [r0]
        float32_t *pState = S->pState;                 /* State pointer */
 8001422:	6887      	ldr	r7, [r0, #8]
  pStateCur = S->pState + (numTaps - 1U);
 8001424:	44a6      	add	lr, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = outBlockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001426:	4598      	cmp	r8, r3
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8001428:	f8d0 9004 	ldr.w	r9, [r0, #4]
  pStateCur = S->pState + (numTaps - 1U);
 800142c:	eb07 0e8e 	add.w	lr, r7, lr, lsl #2
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 8001430:	fbb3 faf8 	udiv	sl, r3, r8
  while (blkCnt > 0U)
 8001434:	d834      	bhi.n	80014a0 <arm_fir_decimate_f32+0x8c>
      tapCnt--;
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M;
 8001436:	ea4f 0c88 	mov.w	ip, r8, lsl #2
  blkCnt = outBlockSize;
 800143a:	4655      	mov	r5, sl
        float32_t *pState = S->pState;                 /* State pointer */
 800143c:	463e      	mov	r6, r7
 800143e:	46f3      	mov	fp, lr
 8001440:	4643      	mov	r3, r8
 8001442:	4608      	mov	r0, r1
      *pStateCur++ = *pSrc++;
 8001444:	ecf0 7a01 	vldmia	r0!, {s15}
    } while (--i);
 8001448:	3b01      	subs	r3, #1
      *pStateCur++ = *pSrc++;
 800144a:	eceb 7a01 	vstmia	fp!, {s15}
    } while (--i);
 800144e:	d1f9      	bne.n	8001444 <arm_fir_decimate_f32+0x30>
      *pStateCur++ = *pSrc++;
 8001450:	4461      	add	r1, ip
 8001452:	44e6      	add	lr, ip
    while (tapCnt > 0U)
 8001454:	b1e4      	cbz	r4, 8001490 <arm_fir_decimate_f32+0x7c>
 8001456:	4623      	mov	r3, r4
    acc0 = 0.0f;
 8001458:	eddf 7a12 	vldr	s15, [pc, #72]	; 80014a4 <arm_fir_decimate_f32+0x90>
    pb = pCoeffs;
 800145c:	46cb      	mov	fp, r9
    while (tapCnt > 0U)
 800145e:	4630      	mov	r0, r6
      acc0 += x0 * c0;
 8001460:	ecfb 6a01 	vldmia	fp!, {s13}
    while (tapCnt > 0U)
 8001464:	3b01      	subs	r3, #1
      acc0 += x0 * c0;
 8001466:	ecb0 7a01 	vldmia	r0!, {s14}
 800146a:	eee6 7a87 	vfma.f32	s15, s13, s14
    while (tapCnt > 0U)
 800146e:	d1f7      	bne.n	8001460 <arm_fir_decimate_f32+0x4c>
  while (blkCnt > 0U)
 8001470:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001472:	4466      	add	r6, ip

    /* The result is in the accumulator, store in the destination buffer. */
    *pDst++ = acc0;
 8001474:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 8001478:	d1e1      	bne.n	800143e <arm_fir_decimate_f32+0x2a>
    pState = pState + S->M;
 800147a:	fb0a 7c0c 	mla	ip, sl, ip, r7
 800147e:	e003      	b.n	8001488 <arm_fir_decimate_f32+0x74>
#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy data */
  while (tapCnt > 0U)
  {
    *pStateCur++ = *pState++;
 8001480:	f85c 3b04 	ldr.w	r3, [ip], #4
 8001484:	f847 3b04 	str.w	r3, [r7], #4
  while (tapCnt > 0U)
 8001488:	3c01      	subs	r4, #1
 800148a:	d1f9      	bne.n	8001480 <arm_fir_decimate_f32+0x6c>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 800148c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    acc0 = 0.0f;
 8001490:	eddf 7a04 	vldr	s15, [pc, #16]	; 80014a4 <arm_fir_decimate_f32+0x90>
  while (blkCnt > 0U)
 8001494:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001496:	4466      	add	r6, ip
    *pDst++ = acc0;
 8001498:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 800149c:	d1cf      	bne.n	800143e <arm_fir_decimate_f32+0x2a>
 800149e:	e7ec      	b.n	800147a <arm_fir_decimate_f32+0x66>
        float32_t *pState = S->pState;                 /* State pointer */
 80014a0:	46bc      	mov	ip, r7
 80014a2:	e7f1      	b.n	8001488 <arm_fir_decimate_f32+0x74>
 80014a4:	00000000 	.word	0x00000000

080014a8 <arm_fir_decimate_init_f32>:
        uint16_t numTaps,
        uint8_t M,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 80014a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014aa:	4616      	mov	r6, r2
 80014ac:	e9dd 7206 	ldrd	r7, r2, [sp, #24]
  arm_status status;

  /* The size of the input block must be a multiple of the decimation factor */
  if ((blockSize % M) != 0U)
 80014b0:	fbb2 f4f6 	udiv	r4, r2, r6
 80014b4:	fb06 2414 	mls	r4, r6, r4, r2
 80014b8:	b96c      	cbnz	r4, 80014d6 <arm_fir_decimate_init_f32+0x2e>
  {
    /* Assign filter taps */
    S->numTaps = numTaps;

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 80014ba:	6043      	str	r3, [r0, #4]

    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014bc:	1e4b      	subs	r3, r1, #1
 80014be:	4605      	mov	r5, r0
    S->numTaps = numTaps;
 80014c0:	8041      	strh	r1, [r0, #2]
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014c2:	441a      	add	r2, r3
 80014c4:	4621      	mov	r1, r4
 80014c6:	4638      	mov	r0, r7
 80014c8:	0092      	lsls	r2, r2, #2
 80014ca:	f010 fc66 	bl	8011d9a <memset>
    S->pState = pState;

    /* Assign Decimation Factor */
    S->M = M;

    status = ARM_MATH_SUCCESS;
 80014ce:	4620      	mov	r0, r4
    S->pState = pState;
 80014d0:	60af      	str	r7, [r5, #8]
    S->M = M;
 80014d2:	702e      	strb	r6, [r5, #0]
  }

  return (status);

}
 80014d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ARM_MATH_LENGTH_ERROR;
 80014d6:	f06f 0001 	mvn.w	r0, #1
}
 80014da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014dc <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 80014dc:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014de:	4c05      	ldr	r4, [pc, #20]	; (80014f4 <loadWPM+0x18>)
{
 80014e0:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014e2:	17c3      	asrs	r3, r0, #31
 80014e4:	2100      	movs	r1, #0
 80014e6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80014ea:	f7fe ffb1 	bl	8000450 <__aeabi_uldivmod>
 80014ee:	6020      	str	r0, [r4, #0]

}
 80014f0:	bd10      	pop	{r4, pc}
 80014f2:	bf00      	nop
 80014f4:	24007bd8 	.word	0x24007bd8

080014f8 <DoKeyer>:
#endif
}
#endif

void DoKeyer(void)
{
 80014f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80014fc:	4c9e      	ldr	r4, [pc, #632]	; (8001778 <DoKeyer+0x280>)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d132      	bne.n	800156a <DoKeyer+0x72>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 8001504:	4a9d      	ldr	r2, [pc, #628]	; (800177c <DoKeyer+0x284>)
 8001506:	7812      	ldrb	r2, [r2, #0]
 8001508:	2a02      	cmp	r2, #2
 800150a:	d02c      	beq.n	8001566 <DoKeyer+0x6e>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 800150c:	4d9c      	ldr	r5, [pc, #624]	; (8001780 <DoKeyer+0x288>)
 800150e:	782a      	ldrb	r2, [r5, #0]
 8001510:	2a05      	cmp	r2, #5
 8001512:	d828      	bhi.n	8001566 <DoKeyer+0x6e>
 8001514:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001518:	00a20073 	.word	0x00a20073
 800151c:	000600dc 	.word	0x000600dc
 8001520:	004300b0 	.word	0x004300b0
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 8001524:	4a97      	ldr	r2, [pc, #604]	; (8001784 <DoKeyer+0x28c>)
 8001526:	2001      	movs	r0, #1
 8001528:	6010      	str	r0, [r2, #0]
if (DigitalModes)
 800152a:	4a97      	ldr	r2, [pc, #604]	; (8001788 <DoKeyer+0x290>)
 800152c:	7812      	ldrb	r2, [r2, #0]
 800152e:	b96a      	cbnz	r2, 800154c <DoKeyer+0x54>
	if(!(semi_qsk_timeout))
 8001530:	2b00      	cmp	r3, #0
 8001532:	f000 8108 	beq.w	8001746 <DoKeyer+0x24e>
 8001536:	4f95      	ldr	r7, [pc, #596]	; (800178c <DoKeyer+0x294>)
	tx = tx_enable;
 8001538:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 800153a:	2300      	movs	r3, #0
			CarrierEnable(1);
 800153c:	4630      	mov	r0, r6
	tx = tx_enable;
 800153e:	703e      	strb	r6, [r7, #0]
		semi_qsk_timeout = 0;
 8001540:	6023      	str	r3, [r4, #0]
			CarrierEnable(1);
 8001542:	f003 ff99 	bl	8005478 <CarrierEnable>
		TXSwitch(1);
 8001546:	4630      	mov	r0, r6
 8001548:	f003 ff2a 	bl	80053a0 <TXSwitch>
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800154c:	f005 fdc8 	bl	80070e0 <HAL_GetTick>
 8001550:	498f      	ldr	r1, [pc, #572]	; (8001790 <DoKeyer+0x298>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8001552:	4a90      	ldr	r2, [pc, #576]	; (8001794 <DoKeyer+0x29c>)
			keyerState = KEYED;                 // next state
 8001554:	2404      	movs	r4, #4
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001556:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 8001558:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800155a:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800155c:	7813      	ldrb	r3, [r2, #0]
 800155e:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001562:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8001564:	7013      	strb	r3, [r2, #0]
				}
			}
			break;
		}
	}
}
 8001566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 800156a:	f005 fdb9 	bl	80070e0 <HAL_GetTick>
 800156e:	6823      	ldr	r3, [r4, #0]
 8001570:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001574:	4290      	cmp	r0, r2
 8001576:	f200 80b9 	bhi.w	80016ec <DoKeyer+0x1f4>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0c2      	beq.n	8001504 <DoKeyer+0xc>
 800157e:	f005 fdaf 	bl	80070e0 <HAL_GetTick>
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	4298      	cmp	r0, r3
 8001586:	d9bd      	bls.n	8001504 <DoKeyer+0xc>
						pk = Saved_pk;
 8001588:	4f83      	ldr	r7, [pc, #524]	; (8001798 <DoKeyer+0x2a0>)
			TXSwitch(0);
 800158a:	2000      	movs	r0, #0
 800158c:	f003 ff08 	bl	80053a0 <TXSwitch>
						pk = Saved_pk;
 8001590:	4e82      	ldr	r6, [pc, #520]	; (800179c <DoKeyer+0x2a4>)
			semi_qsk_timeout = 0;
 8001592:	2200      	movs	r2, #0
						pk = Saved_pk;
 8001594:	6839      	ldr	r1, [r7, #0]
 8001596:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 8001598:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 800159a:	6031      	str	r1, [r6, #0]
 800159c:	e7b2      	b.n	8001504 <DoKeyer+0xc>
	if(KEYER_DASH) {
 800159e:	2140      	movs	r1, #64	; 0x40
 80015a0:	487f      	ldr	r0, [pc, #508]	; (80017a0 <DoKeyer+0x2a8>)
 80015a2:	f008 ff8f 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80015a6:	b948      	cbnz	r0, 80015bc <DoKeyer+0xc4>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80015a8:	4b7e      	ldr	r3, [pc, #504]	; (80017a4 <DoKeyer+0x2ac>)
 80015aa:	4a7a      	ldr	r2, [pc, #488]	; (8001794 <DoKeyer+0x29c>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	7811      	ldrb	r1, [r2, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	bf14      	ite	ne
 80015b4:	2302      	movne	r3, #2
 80015b6:	2301      	moveq	r3, #1
 80015b8:	430b      	orrs	r3, r1
 80015ba:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	4878      	ldr	r0, [pc, #480]	; (80017a0 <DoKeyer+0x2a8>)
 80015c0:	f008 ff80 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80015c4:	b948      	cbnz	r0, 80015da <DoKeyer+0xe2>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80015c6:	4b77      	ldr	r3, [pc, #476]	; (80017a4 <DoKeyer+0x2ac>)
 80015c8:	4a72      	ldr	r2, [pc, #456]	; (8001794 <DoKeyer+0x29c>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	7811      	ldrb	r1, [r2, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	bf14      	ite	ne
 80015d2:	2301      	movne	r3, #1
 80015d4:	2302      	moveq	r3, #2
 80015d6:	430b      	orrs	r3, r1
 80015d8:	7013      	strb	r3, [r2, #0]
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 80015da:	f005 fd81 	bl	80070e0 <HAL_GetTick>
 80015de:	4b6c      	ldr	r3, [pc, #432]	; (8001790 <DoKeyer+0x298>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4298      	cmp	r0, r3
 80015e4:	d9bf      	bls.n	8001566 <DoKeyer+0x6e>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 80015e6:	4a6b      	ldr	r2, [pc, #428]	; (8001794 <DoKeyer+0x29c>)
 80015e8:	7813      	ldrb	r3, [r2, #0]
 80015ea:	f013 0104 	ands.w	r1, r3, #4
 80015ee:	f000 80be 	beq.w	800176e <DoKeyer+0x276>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015f2:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80015f6:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015f8:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80015fa:	7029      	strb	r1, [r5, #0]
 80015fc:	e7b3      	b.n	8001566 <DoKeyer+0x6e>
			if((KEYER_DASH) ||
 80015fe:	2140      	movs	r1, #64	; 0x40
 8001600:	4867      	ldr	r0, [pc, #412]	; (80017a0 <DoKeyer+0x2a8>)
 8001602:	f008 ff5f 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001606:	b140      	cbz	r0, 800161a <DoKeyer+0x122>
					(KEYER_DOT) ||
 8001608:	2180      	movs	r1, #128	; 0x80
 800160a:	4865      	ldr	r0, [pc, #404]	; (80017a0 <DoKeyer+0x2a8>)
 800160c:	f008 ff5a 	bl	800a4c4 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 8001610:	b118      	cbz	r0, 800161a <DoKeyer+0x122>
					(keyerControl & 0x03))
 8001612:	4b60      	ldr	r3, [pc, #384]	; (8001794 <DoKeyer+0x29c>)
					(KEYER_DOT) ||
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	0798      	lsls	r0, r3, #30
 8001618:	d0a5      	beq.n	8001566 <DoKeyer+0x6e>
	if(KEYER_DASH) {
 800161a:	2140      	movs	r1, #64	; 0x40
 800161c:	4860      	ldr	r0, [pc, #384]	; (80017a0 <DoKeyer+0x2a8>)
 800161e:	f008 ff51 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001622:	b948      	cbnz	r0, 8001638 <DoKeyer+0x140>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 8001624:	4b5f      	ldr	r3, [pc, #380]	; (80017a4 <DoKeyer+0x2ac>)
 8001626:	4a5b      	ldr	r2, [pc, #364]	; (8001794 <DoKeyer+0x29c>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	7811      	ldrb	r1, [r2, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	bf14      	ite	ne
 8001630:	2302      	movne	r3, #2
 8001632:	2301      	moveq	r3, #1
 8001634:	430b      	orrs	r3, r1
 8001636:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	4859      	ldr	r0, [pc, #356]	; (80017a0 <DoKeyer+0x2a8>)
 800163c:	f008 ff42 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001640:	b948      	cbnz	r0, 8001656 <DoKeyer+0x15e>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 8001642:	4b58      	ldr	r3, [pc, #352]	; (80017a4 <DoKeyer+0x2ac>)
 8001644:	4a53      	ldr	r2, [pc, #332]	; (8001794 <DoKeyer+0x29c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	7811      	ldrb	r1, [r2, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	bf14      	ite	ne
 800164e:	2301      	movne	r3, #1
 8001650:	2302      	moveq	r3, #2
 8001652:	430b      	orrs	r3, r1
 8001654:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8001656:	2301      	movs	r3, #1
 8001658:	702b      	strb	r3, [r5, #0]
 800165a:	e784      	b.n	8001566 <DoKeyer+0x6e>
			if(keyerControl & DIT_L) {
 800165c:	4a4d      	ldr	r2, [pc, #308]	; (8001794 <DoKeyer+0x29c>)
 800165e:	7813      	ldrb	r3, [r2, #0]
 8001660:	07d9      	lsls	r1, r3, #31
 8001662:	d56d      	bpl.n	8001740 <DoKeyer+0x248>
				keyerControl |= DIT_PROC;
 8001664:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 8001668:	484f      	ldr	r0, [pc, #316]	; (80017a8 <DoKeyer+0x2b0>)
 800166a:	4949      	ldr	r1, [pc, #292]	; (8001790 <DoKeyer+0x298>)
 800166c:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 800166e:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 8001670:	2303      	movs	r3, #3
				ktimer = ditTime;
 8001672:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 8001674:	702b      	strb	r3, [r5, #0]
 8001676:	e776      	b.n	8001566 <DoKeyer+0x6e>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 8001678:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8001790 <DoKeyer+0x298>
 800167c:	f005 fd30 	bl	80070e0 <HAL_GetTick>
 8001680:	f8d8 3000 	ldr.w	r3, [r8]
 8001684:	4298      	cmp	r0, r3
 8001686:	d838      	bhi.n	80016fa <DoKeyer+0x202>
			} else if(keyerControl & IAMBICB) {
 8001688:	4c42      	ldr	r4, [pc, #264]	; (8001794 <DoKeyer+0x29c>)
 800168a:	7823      	ldrb	r3, [r4, #0]
 800168c:	06db      	lsls	r3, r3, #27
 800168e:	f57f af6a 	bpl.w	8001566 <DoKeyer+0x6e>
	if(KEYER_DASH) {
 8001692:	2140      	movs	r1, #64	; 0x40
 8001694:	4842      	ldr	r0, [pc, #264]	; (80017a0 <DoKeyer+0x2a8>)
 8001696:	f008 ff15 	bl	800a4c4 <HAL_GPIO_ReadPin>
 800169a:	b940      	cbnz	r0, 80016ae <DoKeyer+0x1b6>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800169c:	4b41      	ldr	r3, [pc, #260]	; (80017a4 <DoKeyer+0x2ac>)
 800169e:	7822      	ldrb	r2, [r4, #0]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	bf14      	ite	ne
 80016a6:	2302      	movne	r3, #2
 80016a8:	2301      	moveq	r3, #1
 80016aa:	4313      	orrs	r3, r2
 80016ac:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 80016ae:	2180      	movs	r1, #128	; 0x80
 80016b0:	483b      	ldr	r0, [pc, #236]	; (80017a0 <DoKeyer+0x2a8>)
 80016b2:	f008 ff07 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80016b6:	2800      	cmp	r0, #0
 80016b8:	f47f af55 	bne.w	8001566 <DoKeyer+0x6e>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80016bc:	4b39      	ldr	r3, [pc, #228]	; (80017a4 <DoKeyer+0x2ac>)
 80016be:	7822      	ldrb	r2, [r4, #0]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	bf14      	ite	ne
 80016c6:	2301      	movne	r3, #1
 80016c8:	2302      	moveq	r3, #2
 80016ca:	4313      	orrs	r3, r2
 80016cc:	7023      	strb	r3, [r4, #0]
}
 80016ce:	e74a      	b.n	8001566 <DoKeyer+0x6e>
			if(keyerControl & DAH_L) {
 80016d0:	4b30      	ldr	r3, [pc, #192]	; (8001794 <DoKeyer+0x29c>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	f013 0302 	ands.w	r3, r3, #2
 80016d8:	d00d      	beq.n	80016f6 <DoKeyer+0x1fe>
				ktimer = ditTime*3;
 80016da:	4b33      	ldr	r3, [pc, #204]	; (80017a8 <DoKeyer+0x2b0>)
				keyerState = KEYED_PREP;
 80016dc:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 80016de:	4a2c      	ldr	r2, [pc, #176]	; (8001790 <DoKeyer+0x298>)
 80016e0:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 80016e2:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 80016e4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016e8:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 80016ea:	e73c      	b.n	8001566 <DoKeyer+0x6e>
		TXSwitch(0);
 80016ec:	2000      	movs	r0, #0
 80016ee:	f003 fe57 	bl	80053a0 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80016f2:	6823      	ldr	r3, [r4, #0]
 80016f4:	e741      	b.n	800157a <DoKeyer+0x82>
				keyerState = IDLE;
 80016f6:	702b      	strb	r3, [r5, #0]
 80016f8:	e735      	b.n	8001566 <DoKeyer+0x6e>
				Key_state = LOW;
 80016fa:	4b22      	ldr	r3, [pc, #136]	; (8001784 <DoKeyer+0x28c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
if (DigitalModes)
 8001700:	4b21      	ldr	r3, [pc, #132]	; (8001788 <DoKeyer+0x290>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d164      	bne.n	80017d2 <DoKeyer+0x2da>
	if(!(semi_qsk_timeout))
 8001708:	6820      	ldr	r0, [r4, #0]
 800170a:	2800      	cmp	r0, #0
 800170c:	d150      	bne.n	80017b0 <DoKeyer+0x2b8>
	tx = tx_enable;
 800170e:	4b1f      	ldr	r3, [pc, #124]	; (800178c <DoKeyer+0x294>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001710:	f8df 9094 	ldr.w	r9, [pc, #148]	; 80017a8 <DoKeyer+0x2b0>
	tx = tx_enable;
 8001714:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 8001716:	f003 feaf 	bl	8005478 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 800171a:	f005 fce1 	bl	80070e0 <HAL_GetTick>
 800171e:	f8d9 3000 	ldr.w	r3, [r9]
 8001722:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001726:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001728:	2800      	cmp	r0, #0
 800172a:	d055      	beq.n	80017d8 <DoKeyer+0x2e0>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800172c:	f005 fcd8 	bl	80070e0 <HAL_GetTick>
 8001730:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 8001734:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001736:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 8001738:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800173a:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 800173e:	e712      	b.n	8001566 <DoKeyer+0x6e>
				keyerState = CHK_DAH;
 8001740:	2302      	movs	r3, #2
 8001742:	702b      	strb	r3, [r5, #0]
 8001744:	e70f      	b.n	8001566 <DoKeyer+0x6e>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 8001746:	4e19      	ldr	r6, [pc, #100]	; (80017ac <DoKeyer+0x2b4>)
 8001748:	4f10      	ldr	r7, [pc, #64]	; (800178c <DoKeyer+0x294>)
 800174a:	7833      	ldrb	r3, [r6, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	f43f aef3 	beq.w	8001538 <DoKeyer+0x40>
 8001752:	783b      	ldrb	r3, [r7, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	f47f aeef 	bne.w	8001538 <DoKeyer+0x40>
					Saved_pk = pk;
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <DoKeyer+0x2a4>)
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <DoKeyer+0x2a0>)
 8001760:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 8001762:	f003 fe1d 	bl	80053a0 <TXSwitch>
			HAL_Delay(txdelay);
 8001766:	7830      	ldrb	r0, [r6, #0]
 8001768:	f005 fcc0 	bl	80070ec <HAL_Delay>
 800176c:	e6e4      	b.n	8001538 <DoKeyer+0x40>
					keyerControl &= ~(DAH_L);              // clear dah latch
 800176e:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 8001772:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 8001774:	7013      	strb	r3, [r2, #0]
}
 8001776:	e6f6      	b.n	8001566 <DoKeyer+0x6e>
 8001778:	2400a960 	.word	0x2400a960
 800177c:	2400a7d6 	.word	0x2400a7d6
 8001780:	2400a7d5 	.word	0x2400a7d5
 8001784:	240051f0 	.word	0x240051f0
 8001788:	24000fac 	.word	0x24000fac
 800178c:	2400b994 	.word	0x2400b994
 8001790:	2400a7e0 	.word	0x2400a7e0
 8001794:	2400a7d4 	.word	0x2400a7d4
 8001798:	24006228 	.word	0x24006228
 800179c:	2400a80c 	.word	0x2400a80c
 80017a0:	58020000 	.word	0x58020000
 80017a4:	2400a7dc 	.word	0x2400a7dc
 80017a8:	24007bd8 	.word	0x24007bd8
 80017ac:	2400b995 	.word	0x2400b995
	tx = tx_enable;
 80017b0:	4a0b      	ldr	r2, [pc, #44]	; (80017e0 <DoKeyer+0x2e8>)
			pk = Saved_pk;
 80017b2:	4f0c      	ldr	r7, [pc, #48]	; (80017e4 <DoKeyer+0x2ec>)
 80017b4:	4e0c      	ldr	r6, [pc, #48]	; (80017e8 <DoKeyer+0x2f0>)
			semi_qsk_timeout = 0;
 80017b6:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80017b8:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 80017ba:	f8df 9030 	ldr.w	r9, [pc, #48]	; 80017ec <DoKeyer+0x2f4>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 80017c2:	2000      	movs	r0, #0
 80017c4:	f003 fdec 	bl	80053a0 <TXSwitch>
						pk = Saved_pk;
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 80017cc:	2300      	movs	r3, #0
 80017ce:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 80017d0:	e7ac      	b.n	800172c <DoKeyer+0x234>
 80017d2:	f8df 9018 	ldr.w	r9, [pc, #24]	; 80017ec <DoKeyer+0x2f4>
 80017d6:	e7a9      	b.n	800172c <DoKeyer+0x234>
 80017d8:	4e03      	ldr	r6, [pc, #12]	; (80017e8 <DoKeyer+0x2f0>)
 80017da:	4f02      	ldr	r7, [pc, #8]	; (80017e4 <DoKeyer+0x2ec>)
 80017dc:	e7f1      	b.n	80017c2 <DoKeyer+0x2ca>
 80017de:	bf00      	nop
 80017e0:	2400b994 	.word	0x2400b994
 80017e4:	24006228 	.word	0x24006228
 80017e8:	2400a80c 	.word	0x2400a80c
 80017ec:	24007bd8 	.word	0x24007bd8

080017f0 <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 80017f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017f4:	4988      	ldr	r1, [pc, #544]	; (8001a18 <cw_tx_char+0x228>)
 80017f6:	237e      	movs	r3, #126	; 0x7e
 80017f8:	2500      	movs	r5, #0
 80017fa:	e004      	b.n	8001806 <cw_tx_char+0x16>
 80017fc:	b2d5      	uxtb	r5, r2
 80017fe:	5d4b      	ldrb	r3, [r1, r5]
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 8093 	beq.w	800192c <cw_tx_char+0x13c>
    if(sym == ch){  // found -> transmit CW character j
 8001806:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 8001808:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 800180c:	d1f6      	bne.n	80017fc <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 800180e:	062b      	lsls	r3, r5, #24
 8001810:	f100 80e8 	bmi.w	80019e4 <cw_tx_char+0x1f4>
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	461e      	mov	r6, r3
 8001818:	085b      	lsrs	r3, r3, #1
 800181a:	422b      	tst	r3, r5
 800181c:	d0fb      	beq.n	8001816 <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 800181e:	08b6      	lsrs	r6, r6, #2
 8001820:	f000 80c5 	beq.w	80019ae <cw_tx_char+0x1be>
 8001824:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8001a30 <cw_tx_char+0x240>
 8001828:	f8df 8208 	ldr.w	r8, [pc, #520]	; 8001a34 <cw_tx_char+0x244>
	if(!(semi_qsk_timeout))
 800182c:	4f7b      	ldr	r7, [pc, #492]	; (8001a1c <cw_tx_char+0x22c>)
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 800182e:	f8df a1f8 	ldr.w	sl, [pc, #504]	; 8001a28 <cw_tx_char+0x238>
if (DigitalModes)
 8001832:	f898 3000 	ldrb.w	r3, [r8]
 8001836:	b9a3      	cbnz	r3, 8001862 <cw_tx_char+0x72>
	if(!(semi_qsk_timeout))
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	b93b      	cbnz	r3, 800184c <cw_tx_char+0x5c>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 800183c:	4b78      	ldr	r3, [pc, #480]	; (8001a20 <cw_tx_char+0x230>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	b123      	cbz	r3, 800184c <cw_tx_char+0x5c>
 8001842:	f89a 3000 	ldrb.w	r3, [sl]
 8001846:	2b00      	cmp	r3, #0
 8001848:	f000 80a3 	beq.w	8001992 <cw_tx_char+0x1a2>
	tx = tx_enable;
 800184c:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 800184e:	2300      	movs	r3, #0
			CarrierEnable(1);
 8001850:	4620      	mov	r0, r4
	tx = tx_enable;
 8001852:	f88a 4000 	strb.w	r4, [sl]
		semi_qsk_timeout = 0;
 8001856:	603b      	str	r3, [r7, #0]
			CarrierEnable(1);
 8001858:	f003 fe0e 	bl	8005478 <CarrierEnable>
		TXSwitch(1);
 800185c:	4620      	mov	r0, r4
 800185e:	f003 fd9f 	bl	80053a0 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001862:	4235      	tst	r5, r6
 8001864:	f8d9 3000 	ldr.w	r3, [r9]
    if(KEYER_DASH || KEYER_DOT){
 8001868:	4c6e      	ldr	r4, [pc, #440]	; (8001a24 <cw_tx_char+0x234>)
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 800186a:	bf14      	ite	ne
 800186c:	f04f 0b03 	movne.w	fp, #3
 8001870:	f04f 0b01 	moveq.w	fp, #1
 8001874:	fb03 fb0b 	mul.w	fp, r3, fp
  uint32_t event = HAL_GetTick() + ms;
 8001878:	f005 fc32 	bl	80070e0 <HAL_GetTick>
 800187c:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 800187e:	e00a      	b.n	8001896 <cw_tx_char+0xa6>
    if(KEYER_DASH || KEYER_DOT){
 8001880:	f008 fe20 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001884:	4603      	mov	r3, r0
 8001886:	2180      	movs	r1, #128	; 0x80
 8001888:	4620      	mov	r0, r4
 800188a:	2b00      	cmp	r3, #0
 800188c:	d054      	beq.n	8001938 <cw_tx_char+0x148>
 800188e:	f008 fe19 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001892:	2800      	cmp	r0, #0
 8001894:	d050      	beq.n	8001938 <cw_tx_char+0x148>
  while(HAL_GetTick() < event){
 8001896:	f005 fc23 	bl	80070e0 <HAL_GetTick>
 800189a:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 800189c:	2140      	movs	r1, #64	; 0x40
 800189e:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018a0:	459b      	cmp	fp, r3
 80018a2:	d8ed      	bhi.n	8001880 <cw_tx_char+0x90>
if (DigitalModes)
 80018a4:	f898 3000 	ldrb.w	r3, [r8]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d16f      	bne.n	800198c <cw_tx_char+0x19c>
	if(!(semi_qsk_timeout))
 80018ac:	6838      	ldr	r0, [r7, #0]
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d15b      	bne.n	800196a <cw_tx_char+0x17a>
	tx = tx_enable;
 80018b2:	f88a 0000 	strb.w	r0, [sl]
			CarrierEnable(0);
 80018b6:	f003 fddf 	bl	8005478 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 80018ba:	f005 fc11 	bl	80070e0 <HAL_GetTick>
 80018be:	f8d9 b000 	ldr.w	fp, [r9]
 80018c2:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 80018c6:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 80018c8:	2800      	cmp	r0, #0
 80018ca:	f000 80a0 	beq.w	8001a0e <cw_tx_char+0x21e>
  uint32_t event = HAL_GetTick() + ms;
 80018ce:	f005 fc07 	bl	80070e0 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018d2:	4c54      	ldr	r4, [pc, #336]	; (8001a24 <cw_tx_char+0x234>)
  uint32_t event = HAL_GetTick() + ms;
 80018d4:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 80018d6:	e008      	b.n	80018ea <cw_tx_char+0xfa>
    if(KEYER_DASH || KEYER_DOT){
 80018d8:	f008 fdf4 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80018dc:	4603      	mov	r3, r0
 80018de:	2180      	movs	r1, #128	; 0x80
 80018e0:	4620      	mov	r0, r4
 80018e2:	b333      	cbz	r3, 8001932 <cw_tx_char+0x142>
 80018e4:	f008 fdee 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80018e8:	b318      	cbz	r0, 8001932 <cw_tx_char+0x142>
  while(HAL_GetTick() < event){
 80018ea:	f005 fbf9 	bl	80070e0 <HAL_GetTick>
 80018ee:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018f0:	2140      	movs	r1, #64	; 0x40
 80018f2:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018f4:	459b      	cmp	fp, r3
 80018f6:	d8ef      	bhi.n	80018d8 <cw_tx_char+0xe8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 80018f8:	0876      	lsrs	r6, r6, #1
 80018fa:	d19a      	bne.n	8001832 <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018fc:	f8d9 5000 	ldr.w	r5, [r9]
  uint32_t event = HAL_GetTick() + ms;
 8001900:	f005 fbee 	bl	80070e0 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 8001904:	4c47      	ldr	r4, [pc, #284]	; (8001a24 <cw_tx_char+0x234>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 8001906:	006d      	lsls	r5, r5, #1
  uint32_t event = HAL_GetTick() + ms;
 8001908:	4405      	add	r5, r0
  while(HAL_GetTick() < event){
 800190a:	e008      	b.n	800191e <cw_tx_char+0x12e>
    if(KEYER_DASH || KEYER_DOT){
 800190c:	f008 fdda 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001910:	4603      	mov	r3, r0
 8001912:	2180      	movs	r1, #128	; 0x80
 8001914:	4620      	mov	r0, r4
 8001916:	b163      	cbz	r3, 8001932 <cw_tx_char+0x142>
 8001918:	f008 fdd4 	bl	800a4c4 <HAL_GPIO_ReadPin>
 800191c:	b148      	cbz	r0, 8001932 <cw_tx_char+0x142>
  while(HAL_GetTick() < event){
 800191e:	f005 fbdf 	bl	80070e0 <HAL_GetTick>
 8001922:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8001924:	2140      	movs	r1, #64	; 0x40
 8001926:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 8001928:	429d      	cmp	r5, r3
 800192a:	d8ef      	bhi.n	800190c <cw_tx_char+0x11c>
      }
      break; // next character
    }
  }
  return 0;
 800192c:	2000      	movs	r0, #0
}
 800192e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001932:	2001      	movs	r0, #1
}
 8001934:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
if (DigitalModes)
 8001938:	f898 3000 	ldrb.w	r3, [r8]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1f8      	bne.n	8001932 <cw_tx_char+0x142>
	if(!(semi_qsk_timeout))
 8001940:	4d36      	ldr	r5, [pc, #216]	; (8001a1c <cw_tx_char+0x22c>)
 8001942:	6828      	ldr	r0, [r5, #0]
 8001944:	2800      	cmp	r0, #0
 8001946:	d14f      	bne.n	80019e8 <cw_tx_char+0x1f8>
	tx = tx_enable;
 8001948:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <cw_tx_char+0x238>)
 800194a:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 800194c:	f003 fd94 	bl	8005478 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001950:	f005 fbc6 	bl	80070e0 <HAL_GetTick>
 8001954:	f8d9 3000 	ldr.w	r3, [r9]
 8001958:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800195c:	6028      	str	r0, [r5, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 800195e:	2800      	cmp	r0, #0
 8001960:	d1e7      	bne.n	8001932 <cw_tx_char+0x142>
 8001962:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8001a38 <cw_tx_char+0x248>
 8001966:	4c31      	ldr	r4, [pc, #196]	; (8001a2c <cw_tx_char+0x23c>)
 8001968:	e047      	b.n	80019fa <cw_tx_char+0x20a>
			pk = Saved_pk;
 800196a:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 8001a38 <cw_tx_char+0x248>
 800196e:	4c2f      	ldr	r4, [pc, #188]	; (8001a2c <cw_tx_char+0x23c>)
	tx = tx_enable;
 8001970:	f88a 3000 	strb.w	r3, [sl]
			semi_qsk_timeout = 0;
 8001974:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8001976:	f8db 3000 	ldr.w	r3, [fp]
 800197a:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 800197c:	2000      	movs	r0, #0
 800197e:	f003 fd0f 	bl	80053a0 <TXSwitch>
						pk = Saved_pk;
 8001982:	f8db 3000 	ldr.w	r3, [fp]
 8001986:	6023      	str	r3, [r4, #0]
			semi_qsk_timeout = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	603b      	str	r3, [r7, #0]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 800198c:	f8d9 b000 	ldr.w	fp, [r9]
 8001990:	e79d      	b.n	80018ce <cw_tx_char+0xde>
					Saved_pk = pk;
 8001992:	4c26      	ldr	r4, [pc, #152]	; (8001a2c <cw_tx_char+0x23c>)
			TXSwitch(1);
 8001994:	2001      	movs	r0, #1
					Saved_pk = pk;
 8001996:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 8001a38 <cw_tx_char+0x248>
 800199a:	6823      	ldr	r3, [r4, #0]
 800199c:	f8cb 3000 	str.w	r3, [fp]
			TXSwitch(1);
 80019a0:	f003 fcfe 	bl	80053a0 <TXSwitch>
			HAL_Delay(txdelay);
 80019a4:	4b1e      	ldr	r3, [pc, #120]	; (8001a20 <cw_tx_char+0x230>)
 80019a6:	7818      	ldrb	r0, [r3, #0]
 80019a8:	f005 fba0 	bl	80070ec <HAL_Delay>
 80019ac:	e74e      	b.n	800184c <cw_tx_char+0x5c>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 80019ae:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <cw_tx_char+0x240>)
    if(KEYER_DASH || KEYER_DOT){
 80019b0:	4c1c      	ldr	r4, [pc, #112]	; (8001a24 <cw_tx_char+0x234>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 80019b2:	681d      	ldr	r5, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 80019b4:	f005 fb94 	bl	80070e0 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 80019b8:	00ad      	lsls	r5, r5, #2
  uint32_t event = HAL_GetTick() + ms;
 80019ba:	4405      	add	r5, r0
  while(HAL_GetTick() < event){
 80019bc:	e00a      	b.n	80019d4 <cw_tx_char+0x1e4>
    if(KEYER_DASH || KEYER_DOT){
 80019be:	f008 fd81 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2180      	movs	r1, #128	; 0x80
 80019c6:	4620      	mov	r0, r4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0af      	beq.n	800192c <cw_tx_char+0x13c>
 80019cc:	f008 fd7a 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80019d0:	2800      	cmp	r0, #0
 80019d2:	d0ab      	beq.n	800192c <cw_tx_char+0x13c>
  while(HAL_GetTick() < event){
 80019d4:	f005 fb84 	bl	80070e0 <HAL_GetTick>
 80019d8:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80019da:	2140      	movs	r1, #64	; 0x40
 80019dc:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80019de:	429d      	cmp	r5, r3
 80019e0:	d8ed      	bhi.n	80019be <cw_tx_char+0x1ce>
 80019e2:	e7a3      	b.n	800192c <cw_tx_char+0x13c>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80019e4:	2640      	movs	r6, #64	; 0x40
 80019e6:	e71d      	b.n	8001824 <cw_tx_char+0x34>
			pk = Saved_pk;
 80019e8:	f8df b04c 	ldr.w	fp, [pc, #76]	; 8001a38 <cw_tx_char+0x248>
	tx = tx_enable;
 80019ec:	4a0e      	ldr	r2, [pc, #56]	; (8001a28 <cw_tx_char+0x238>)
			pk = Saved_pk;
 80019ee:	4c0f      	ldr	r4, [pc, #60]	; (8001a2c <cw_tx_char+0x23c>)
			semi_qsk_timeout = 0;
 80019f0:	602b      	str	r3, [r5, #0]
	tx = tx_enable;
 80019f2:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 80019f4:	f8db 3000 	ldr.w	r3, [fp]
 80019f8:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 80019fa:	2000      	movs	r0, #0
 80019fc:	f003 fcd0 	bl	80053a0 <TXSwitch>
			semi_qsk_timeout = 0;
 8001a00:	2200      	movs	r2, #0
						pk = Saved_pk;
 8001a02:	f8db 3000 	ldr.w	r3, [fp]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001a06:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 8001a08:	602a      	str	r2, [r5, #0]
						pk = Saved_pk;
 8001a0a:	6023      	str	r3, [r4, #0]
 8001a0c:	e78f      	b.n	800192e <cw_tx_char+0x13e>
 8001a0e:	f8df b028 	ldr.w	fp, [pc, #40]	; 8001a38 <cw_tx_char+0x248>
 8001a12:	4c06      	ldr	r4, [pc, #24]	; (8001a2c <cw_tx_char+0x23c>)
 8001a14:	e7b2      	b.n	800197c <cw_tx_char+0x18c>
 8001a16:	bf00      	nop
 8001a18:	08017fb0 	.word	0x08017fb0
 8001a1c:	2400a960 	.word	0x2400a960
 8001a20:	2400b995 	.word	0x2400b995
 8001a24:	58020000 	.word	0x58020000
 8001a28:	2400b994 	.word	0x2400b994
 8001a2c:	2400a80c 	.word	0x2400a80c
 8001a30:	24007bd8 	.word	0x24007bd8
 8001a34:	24000fac 	.word	0x24000fac
 8001a38:	24006228 	.word	0x24006228

08001a3c <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 8001a3c:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 8001a3e:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8001a42:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <SendCWMessage+0x28>)
 8001a44:	012a      	lsls	r2, r5, #4
 8001a46:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 8001a4a:	5c98      	ldrb	r0, [r3, r2]
 8001a4c:	b148      	cbz	r0, 8001a62 <SendCWMessage+0x26>
 8001a4e:	2400      	movs	r4, #0
 8001a50:	e002      	b.n	8001a58 <SendCWMessage+0x1c>
 8001a52:	b2e4      	uxtb	r4, r4
 8001a54:	5d28      	ldrb	r0, [r5, r4]
 8001a56:	b120      	cbz	r0, 8001a62 <SendCWMessage+0x26>
 8001a58:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8001a5a:	f7ff fec9 	bl	80017f0 <cw_tx_char>
 8001a5e:	2800      	cmp	r0, #0
 8001a60:	d0f7      	beq.n	8001a52 <SendCWMessage+0x16>
}
 8001a62:	bd38      	pop	{r3, r4, r5, pc}
 8001a64:	24000000 	.word	0x24000000

08001a68 <SendFT8>:
#include <ctype.h>



void SendFT8(void)
{
 8001a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t result;



	//	LOfreq = (double)FT8_FREQ;
	LastTXFreq = LOfreq;
 8001a6c:	4d3c      	ldr	r5, [pc, #240]	; (8001b60 <SendFT8+0xf8>)
		Error_Handler();
	}
#endif

#if 1
	HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 8001a6e:	4c3d      	ldr	r4, [pc, #244]	; (8001b64 <SendFT8+0xfc>)
	LastTXFreq = LOfreq;
 8001a70:	4b3d      	ldr	r3, [pc, #244]	; (8001b68 <SendFT8+0x100>)
 8001a72:	682a      	ldr	r2, [r5, #0]
	HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 8001a74:	6820      	ldr	r0, [r4, #0]
	do
	{
		result = HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 8001a76:	4e3d      	ldr	r6, [pc, #244]	; (8001b6c <SendFT8+0x104>)
{
 8001a78:	ed2d 8b02 	vpush	{d8}
 8001a7c:	b082      	sub	sp, #8
	LastTXFreq = LOfreq;
 8001a7e:	601a      	str	r2, [r3, #0]
	HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 8001a80:	f006 fc8a 	bl	8008398 <HAL_ADCEx_MultiModeStop_DMA>
		result = HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 8001a84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a88:	4631      	mov	r1, r6
 8001a8a:	6820      	ldr	r0, [r4, #0]
 8001a8c:	f006 fc08 	bl	80082a0 <HAL_ADCEx_MultiModeStart_DMA>
				(uint32_t *)aADCDualConvertedValues,
				BSIZE);   //Source code says transfer size is in bytes, but it is in number of transfers
		//We transfer BSIZE * 4 bytes, it equals 2 * BSIZE samples (1024) because we have full and half interrupts
	}
	while (result != HAL_OK);
 8001a90:	2800      	cmp	r0, #0
 8001a92:	d1f7      	bne.n	8001a84 <SendFT8+0x1c>

#endif

	TXSwitch(1);
 8001a94:	2001      	movs	r0, #1
	CarrierEnable(1);
	TransmittingFT8 = 1;

	/* send FT8 */
	while (FSKAudioPresent)
 8001a96:	4e36      	ldr	r6, [pc, #216]	; (8001b70 <SendFT8+0x108>)
	TXSwitch(1);
 8001a98:	f003 fc82 	bl	80053a0 <TXSwitch>
	CarrierEnable(1);
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f003 fceb 	bl	8005478 <CarrierEnable>
	TransmittingFT8 = 1;
 8001aa2:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8001b94 <SendFT8+0x12c>
 8001aa6:	2201      	movs	r2, #1
	while (FSKAudioPresent)
 8001aa8:	6833      	ldr	r3, [r6, #0]
	TransmittingFT8 = 1;
 8001aaa:	f888 2000 	strb.w	r2, [r8]
	while (FSKAudioPresent)
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d040      	beq.n	8001b34 <SendFT8+0xcc>
	{
		if(KEYER_DASH || KEYER_DOT)
 8001ab2:	4c30      	ldr	r4, [pc, #192]	; (8001b74 <SendFT8+0x10c>)
		{
			if (!DigitalModes)
 8001ab4:	4f30      	ldr	r7, [pc, #192]	; (8001b78 <SendFT8+0x110>)
				break;  // stop when button/key pressed, but ignore when audio cable is inserted (acts like a continuous paddle press);

		}
		FracDiv = (uint32_t) ((LOfreq + FSKFreqFiltered - FT8_OutF) / (FT8_OutFHigherStep - FT8_OutF)
				* 8192 * 8); //FracDiv PWM has 8 levels
 8001ab6:	ed9f 8b28 	vldr	d8, [pc, #160]	; 8001b58 <SendFT8+0xf0>
 8001aba:	e02c      	b.n	8001b16 <SendFT8+0xae>
			if (!DigitalModes)
 8001abc:	783b      	ldrb	r3, [r7, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d038      	beq.n	8001b34 <SendFT8+0xcc>
		FracDiv = (uint32_t) ((LOfreq + FSKFreqFiltered - FT8_OutF) / (FT8_OutFHigherStep - FT8_OutF)
 8001ac2:	492e      	ldr	r1, [pc, #184]	; (8001b7c <SendFT8+0x114>)
 8001ac4:	edd5 7a00 	vldr	s15, [r5]
 8001ac8:	ed91 7a00 	vldr	s14, [r1]
 8001acc:	4b2c      	ldr	r3, [pc, #176]	; (8001b80 <SendFT8+0x118>)
 8001ace:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ad2:	4a2c      	ldr	r2, [pc, #176]	; (8001b84 <SendFT8+0x11c>)

		FT8FracPWMCoeff = FracDiv & 0x07;
 8001ad4:	482c      	ldr	r0, [pc, #176]	; (8001b88 <SendFT8+0x120>)
		FracDiv >>= 0x03;
		FT8FracDivCoeff = FracDiv;
 8001ad6:	492d      	ldr	r1, [pc, #180]	; (8001b8c <SendFT8+0x124>)
		FracDiv = (uint32_t) ((LOfreq + FSKFreqFiltered - FT8_OutF) / (FT8_OutFHigherStep - FT8_OutF)
 8001ad8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8001adc:	ed93 6b00 	vldr	d6, [r3]
 8001ae0:	ed92 5b00 	vldr	d5, [r2]
 8001ae4:	ed93 4b00 	vldr	d4, [r3]
 8001ae8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001aec:	ee35 5b44 	vsub.f64	d5, d5, d4
 8001af0:	ee87 6b05 	vdiv.f64	d6, d7, d5
				* 8192 * 8); //FracDiv PWM has 8 levels
 8001af4:	ee26 7b08 	vmul.f64	d7, d6, d8
		FracDiv = (uint32_t) ((LOfreq + FSKFreqFiltered - FT8_OutF) / (FT8_OutFHigherStep - FT8_OutF)
 8001af8:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8001afc:	ed8d 7a01 	vstr	s14, [sp, #4]
		FT8FracPWMCoeff = FracDiv & 0x07;
 8001b00:	9b01      	ldr	r3, [sp, #4]
		FracDiv >>= 0x03;
 8001b02:	9a01      	ldr	r2, [sp, #4]
		FT8FracPWMCoeff = FracDiv & 0x07;
 8001b04:	f003 0307 	and.w	r3, r3, #7
		FracDiv >>= 0x03;
 8001b08:	08d2      	lsrs	r2, r2, #3
		FT8FracPWMCoeff = FracDiv & 0x07;
 8001b0a:	8003      	strh	r3, [r0, #0]
		FracDiv >>= 0x03;
 8001b0c:	9201      	str	r2, [sp, #4]
		FT8FracDivCoeff = FracDiv;
 8001b0e:	9a01      	ldr	r2, [sp, #4]
	while (FSKAudioPresent)
 8001b10:	6833      	ldr	r3, [r6, #0]
		FT8FracDivCoeff = FracDiv;
 8001b12:	800a      	strh	r2, [r1, #0]
	while (FSKAudioPresent)
 8001b14:	b173      	cbz	r3, 8001b34 <SendFT8+0xcc>
		if(KEYER_DASH || KEYER_DOT)
 8001b16:	2140      	movs	r1, #64	; 0x40
 8001b18:	4620      	mov	r0, r4
 8001b1a:	f008 fcd3 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d0cc      	beq.n	8001abc <SendFT8+0x54>
 8001b22:	2180      	movs	r1, #128	; 0x80
 8001b24:	4620      	mov	r0, r4
 8001b26:	f008 fccd 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8001b2a:	2800      	cmp	r0, #0
 8001b2c:	d1c9      	bne.n	8001ac2 <SendFT8+0x5a>
			if (!DigitalModes)
 8001b2e:	783b      	ldrb	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1c6      	bne.n	8001ac2 <SendFT8+0x5a>
	}

	TransmittingWSPR = 0;
 8001b34:	2400      	movs	r4, #0
 8001b36:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <SendFT8+0x128>)
	TransmittingFT8 = 0;
	TXSwitch(0);
 8001b38:	4620      	mov	r0, r4
	TransmittingWSPR = 0;
 8001b3a:	701c      	strb	r4, [r3, #0]
	TransmittingFT8 = 0;
 8001b3c:	f888 4000 	strb.w	r4, [r8]
	TXSwitch(0);
 8001b40:	f003 fc2e 	bl	80053a0 <TXSwitch>
	CarrierEnable(0);
 8001b44:	4620      	mov	r0, r4
}
 8001b46:	b002      	add	sp, #8
 8001b48:	ecbd 8b02 	vpop	{d8}
 8001b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	CarrierEnable(0);
 8001b50:	f003 bc92 	b.w	8005478 <CarrierEnable>
 8001b54:	f3af 8000 	nop.w
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	40f00000 	.word	0x40f00000
 8001b60:	240061f4 	.word	0x240061f4
 8001b64:	240051e0 	.word	0x240051e0
 8001b68:	24006208 	.word	0x24006208
 8001b6c:	240073c0 	.word	0x240073c0
 8001b70:	240051a8 	.word	0x240051a8
 8001b74:	58020000 	.word	0x58020000
 8001b78:	24000fac 	.word	0x24000fac
 8001b7c:	240051b0 	.word	0x240051b0
 8001b80:	240051b8 	.word	0x240051b8
 8001b84:	240051c0 	.word	0x240051c0
 8001b88:	240051b6 	.word	0x240051b6
 8001b8c:	240051b4 	.word	0x240051b4
 8001b90:	24006286 	.word	0x24006286
 8001b94:	24006285 	.word	0x24006285

08001b98 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8001b98:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <Load_Presets+0x40>)
{
 8001b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b9e:	4c0f      	ldr	r4, [pc, #60]	; (8001bdc <Load_Presets+0x44>)
 8001ba0:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8001ba4:	4f0e      	ldr	r7, [pc, #56]	; (8001be0 <Load_Presets+0x48>)
 8001ba6:	4e0f      	ldr	r6, [pc, #60]	; (8001be4 <Load_Presets+0x4c>)
 8001ba8:	4d0f      	ldr	r5, [pc, #60]	; (8001be8 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8001baa:	4621      	mov	r1, r4
 8001bac:	4618      	mov	r0, r3
 8001bae:	f010 f9e0 	bl	8011f72 <strcpy>
 8001bb2:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8001bb4:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8001bb8:	3410      	adds	r4, #16
 8001bba:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8001bbc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8001bc0:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8001bc4:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8001bc8:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8001bca:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8001bce:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8001bd2:	d1ea      	bne.n	8001baa <Load_Presets+0x12>
	}
}
 8001bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bd8:	2400a810 	.word	0x2400a810
 8001bdc:	24000120 	.word	0x24000120
 8001be0:	08018040 	.word	0x08018040
 8001be4:	08018077 	.word	0x08018077
 8001be8:	0801802f 	.word	0x0801802f

08001bec <SetBW>:
//-----------------------------------------------------------------------------
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	if (newbw == CurrentBW)
 8001bec:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <SetBW+0x94>)
 8001bee:	781a      	ldrb	r2, [r3, #0]
 8001bf0:	4282      	cmp	r2, r0
 8001bf2:	d008      	beq.n	8001c06 <SetBW+0x1a>
		return;

	CurrentBW = newbw;
	switch(CurrentMode)
 8001bf4:	4a23      	ldr	r2, [pc, #140]	; (8001c84 <SetBW+0x98>)
	CurrentBW = newbw;
 8001bf6:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001bf8:	7813      	ldrb	r3, [r2, #0]
 8001bfa:	2b03      	cmp	r3, #3
 8001bfc:	d803      	bhi.n	8001c06 <SetBW+0x1a>
 8001bfe:	e8df f003 	tbb	[pc, r3]
 8001c02:	190e      	.short	0x190e
 8001c04:	032c      	.short	0x032c
		break;

	default :
		break;
	}
}	
 8001c06:	4770      	bx	lr
		bw[CW] = newbw;
 8001c08:	491f      	ldr	r1, [pc, #124]	; (8001c88 <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <SetBW+0xa0>)
		bw[CW] = newbw;
 8001c0e:	70c8      	strb	r0, [r1, #3]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001c10:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8001c90 <SetBW+0xa4>
 8001c14:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8001c94 <SetBW+0xa8>
		CWindex = 0; // TODO toglimi
 8001c18:	801a      	strh	r2, [r3, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001c1a:	f001 bd75 	b.w	8003708 <SetMask>
		bw[AM] = newbw;
 8001c1e:	491a      	ldr	r1, [pc, #104]	; (8001c88 <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 8001c20:	2200      	movs	r2, #0
 8001c22:	4b1d      	ldr	r3, [pc, #116]	; (8001c98 <SetBW+0xac>)
		bw[AM] = newbw;
 8001c24:	7008      	strb	r0, [r1, #0]
		SetMask(-3000.0f, 3000.0f);
 8001c26:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8001c9c <SetBW+0xb0>
 8001c2a:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8001ca0 <SetBW+0xb4>
		AMindex = 0; // TODO toglimi
 8001c2e:	801a      	strh	r2, [r3, #0]
		SetMask(-3000.0f, 3000.0f);
 8001c30:	f001 bd6a 	b.w	8003708 <SetMask>
		bw[LSB] = newbw;
 8001c34:	4a14      	ldr	r2, [pc, #80]	; (8001c88 <SetBW+0x9c>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001c36:	f1b0 0c00 	subs.w	ip, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c3a:	4917      	ldr	r1, [pc, #92]	; (8001c98 <SetBW+0xac>)
		bw[LSB] = newbw;
 8001c3c:	7050      	strb	r0, [r2, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001c3e:	bf18      	it	ne
 8001c40:	f04f 0c01 	movne.w	ip, #1
		LSBindex = 0; // TODO toglimi
 8001c44:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <SetBW+0xb8>)
 8001c46:	2200      	movs	r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c48:	f8a1 c000 	strh.w	ip, [r1]
		SetMask(300.0f, 2500.0f);
 8001c4c:	eddf 0a16 	vldr	s1, [pc, #88]	; 8001ca8 <SetBW+0xbc>
 8001c50:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8001cac <SetBW+0xc0>
		LSBindex = 0; // TODO toglimi
 8001c54:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001c56:	f001 bd57 	b.w	8003708 <SetMask>
		bw[USB] = newbw;
 8001c5a:	4a0b      	ldr	r2, [pc, #44]	; (8001c88 <SetBW+0x9c>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001c5c:	f1b0 0c00 	subs.w	ip, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c60:	490d      	ldr	r1, [pc, #52]	; (8001c98 <SetBW+0xac>)
		bw[USB] = newbw;
 8001c62:	7090      	strb	r0, [r2, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001c64:	bf18      	it	ne
 8001c66:	f04f 0c01 	movne.w	ip, #1
		USBindex = 0; // TODO toglimi
 8001c6a:	4b11      	ldr	r3, [pc, #68]	; (8001cb0 <SetBW+0xc4>)
 8001c6c:	2200      	movs	r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c6e:	f8a1 c000 	strh.w	ip, [r1]
		SetMask(300.0f, 2500.0f);
 8001c72:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8001ca8 <SetBW+0xbc>
 8001c76:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8001cac <SetBW+0xc0>
		USBindex = 0; // TODO toglimi
 8001c7a:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001c7c:	f001 bd44 	b.w	8003708 <SetMask>
 8001c80:	24000f99 	.word	0x24000f99
 8001c84:	24000f9a 	.word	0x24000f9a
 8001c88:	24007bd0 	.word	0x24007bd0
 8001c8c:	24000f8c 	.word	0x24000f8c
 8001c90:	44480000 	.word	0x44480000
 8001c94:	43fa0000 	.word	0x43fa0000
 8001c98:	24000770 	.word	0x24000770
 8001c9c:	453b8000 	.word	0x453b8000
 8001ca0:	c53b8000 	.word	0xc53b8000
 8001ca4:	240061f8 	.word	0x240061f8
 8001ca8:	451c4000 	.word	0x451c4000
 8001cac:	43960000 	.word	0x43960000
 8001cb0:	24006290 	.word	0x24006290

08001cb4 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8001cb4:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8001cb6:	4a26      	ldr	r2, [pc, #152]	; (8001d50 <SetAGC+0x9c>)
{
 8001cb8:	b410      	push	{r4}
	switch(CurrentMode)
 8001cba:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8001cbc:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8001cbe:	2b03      	cmp	r3, #3
 8001cc0:	d810      	bhi.n	8001ce4 <SetAGC+0x30>
 8001cc2:	e8df f003 	tbb	[pc, r3]
 8001cc6:	2333      	.short	0x2333
 8001cc8:	1202      	.short	0x1202
	case LSB :      agc[LSB] = newAGC;
	Decay[LSB]  = AGC_decay[newAGC];
	Hcount[LSB] = Hangcount[newAGC]; break;

	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
 8001cca:	4b22      	ldr	r3, [pc, #136]	; (8001d54 <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001ccc:	4922      	ldr	r1, [pc, #136]	; (8001d58 <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001cce:	4c23      	ldr	r4, [pc, #140]	; (8001d5c <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8001cd0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001cd4:	4a22      	ldr	r2, [pc, #136]	; (8001d60 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001cd6:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001cda:	681b      	ldr	r3, [r3, #0]
	case USB :      agc[USB] = newAGC;
 8001cdc:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001cde:	4921      	ldr	r1, [pc, #132]	; (8001d64 <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001ce0:	6093      	str	r3, [r2, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001ce2:	808c      	strh	r4, [r1, #4]
	Decay[CW]   = AGC_decay[newAGC];
	Hcount[CW]  = Hangcount[newAGC]; break;
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8001ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ce8:	4770      	bx	lr
	Decay[CW]   = AGC_decay[newAGC];
 8001cea:	4b1a      	ldr	r3, [pc, #104]	; (8001d54 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001cec:	4c1b      	ldr	r4, [pc, #108]	; (8001d5c <SetAGC+0xa8>)
	case CW :       agc[CW] = newAGC;
 8001cee:	491a      	ldr	r1, [pc, #104]	; (8001d58 <SetAGC+0xa4>)
	Decay[CW]   = AGC_decay[newAGC];
 8001cf0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001cf4:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	case CW :       agc[CW] = newAGC;
 8001cf8:	70c8      	strb	r0, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8001cfa:	4a19      	ldr	r2, [pc, #100]	; (8001d60 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001cfc:	4919      	ldr	r1, [pc, #100]	; (8001d64 <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001cfe:	681b      	ldr	r3, [r3, #0]
}	
 8001d00:	f85d 4b04 	ldr.w	r4, [sp], #4
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001d04:	f8a1 c006 	strh.w	ip, [r1, #6]
	Decay[CW]   = AGC_decay[newAGC];
 8001d08:	60d3      	str	r3, [r2, #12]
}	
 8001d0a:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001d0e:	4912      	ldr	r1, [pc, #72]	; (8001d58 <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001d10:	4c12      	ldr	r4, [pc, #72]	; (8001d5c <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001d12:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8001d16:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001d18:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001d1c:	4a10      	ldr	r2, [pc, #64]	; (8001d60 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001d1e:	4911      	ldr	r1, [pc, #68]	; (8001d64 <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001d20:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001d22:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8001d24:	6053      	str	r3, [r2, #4]
}	
 8001d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d2a:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001d2e:	490a      	ldr	r1, [pc, #40]	; (8001d58 <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001d30:	4c0a      	ldr	r4, [pc, #40]	; (8001d5c <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8001d32:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 8001d36:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001d38:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001d3c:	4a08      	ldr	r2, [pc, #32]	; (8001d60 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001d3e:	4909      	ldr	r1, [pc, #36]	; (8001d64 <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001d40:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001d42:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8001d44:	6013      	str	r3, [r2, #0]
}	
 8001d46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	24000f9a 	.word	0x24000f9a
 8001d50:	24000f98 	.word	0x24000f98
 8001d54:	24000768 	.word	0x24000768
 8001d58:	24007bc0 	.word	0x24007bc0
 8001d5c:	240051e4 	.word	0x240051e4
 8001d60:	24000f9c 	.word	0x24000f9c
 8001d64:	240051e8 	.word	0x240051e8

08001d68 <Tune_Preset>:
{
 8001d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq = psets[Idx].freq;
 8001d6a:	4e45      	ldr	r6, [pc, #276]	; (8001e80 <Tune_Preset+0x118>)
 8001d6c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001d70:	4a44      	ldr	r2, [pc, #272]	; (8001e84 <Tune_Preset+0x11c>)
{
 8001d72:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8001d74:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	if (CurrentMode == newmode)
 8001d78:	4f43      	ldr	r7, [pc, #268]	; (8001e88 <Tune_Preset+0x120>)
	LOfreq = psets[Idx].freq;
 8001d7a:	0045      	lsls	r5, r0, #1
 8001d7c:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8001d7e:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8001d80:	6011      	str	r1, [r2, #0]
	if (CurrentMode == newmode)
 8001d82:	783a      	ldrb	r2, [r7, #0]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d00e      	beq.n	8001da6 <Tune_Preset+0x3e>
		return;

	CurrentMode = newmode;
 8001d88:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	d80b      	bhi.n	8001da6 <Tune_Preset+0x3e>
 8001d8e:	e8df f003 	tbb	[pc, r3]
 8001d92:	483f      	.short	0x483f
 8001d94:	5102      	.short	0x5102
	case LSB :
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
		break;

	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001d96:	4b3d      	ldr	r3, [pc, #244]	; (8001e8c <Tune_Preset+0x124>)
 8001d98:	7898      	ldrb	r0, [r3, #2]
 8001d9a:	f7ff ff27 	bl	8001bec <SetBW>
 8001d9e:	4b3c      	ldr	r3, [pc, #240]	; (8001e90 <Tune_Preset+0x128>)
 8001da0:	7898      	ldrb	r0, [r3, #2]
 8001da2:	f7ff ff87 	bl	8001cb4 <SetAGC>
	SetBW( psets[Idx].bw);
 8001da6:	4425      	add	r5, r4
	if (newbw == CurrentBW)
 8001da8:	4a3a      	ldr	r2, [pc, #232]	; (8001e94 <Tune_Preset+0x12c>)
	SetBW( psets[Idx].bw);
 8001daa:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
	if (newbw == CurrentBW)
 8001dae:	7811      	ldrb	r1, [r2, #0]
	SetBW( psets[Idx].bw);
 8001db0:	7d6b      	ldrb	r3, [r5, #21]
	if (newbw == CurrentBW)
 8001db2:	4299      	cmp	r1, r3
 8001db4:	d017      	beq.n	8001de6 <Tune_Preset+0x7e>
	switch(CurrentMode)
 8001db6:	7839      	ldrb	r1, [r7, #0]
	CurrentBW = newbw;
 8001db8:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8001dba:	2903      	cmp	r1, #3
 8001dbc:	d813      	bhi.n	8001de6 <Tune_Preset+0x7e>
 8001dbe:	e8df f001 	tbb	[pc, r1]
 8001dc2:	4e42      	.short	0x4e42
 8001dc4:	1b02      	.short	0x1b02
		bw[USB] = newbw;
 8001dc6:	4931      	ldr	r1, [pc, #196]	; (8001e8c <Tune_Preset+0x124>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001dc8:	4a33      	ldr	r2, [pc, #204]	; (8001e98 <Tune_Preset+0x130>)
		bw[USB] = newbw;
 8001dca:	708b      	strb	r3, [r1, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001dcc:	3b00      	subs	r3, #0
		SetMask(300.0f, 2500.0f);
 8001dce:	eddf 0a33 	vldr	s1, [pc, #204]	; 8001e9c <Tune_Preset+0x134>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001dd2:	bf18      	it	ne
 8001dd4:	2301      	movne	r3, #1
		SetMask(300.0f, 2500.0f);
 8001dd6:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8001ea0 <Tune_Preset+0x138>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001dda:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8001ddc:	2200      	movs	r2, #0
 8001dde:	4b31      	ldr	r3, [pc, #196]	; (8001ea4 <Tune_Preset+0x13c>)
 8001de0:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001de2:	f001 fc91 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001de6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001dea:	482f      	ldr	r0, [pc, #188]	; (8001ea8 <Tune_Preset+0x140>)
 8001dec:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8001df0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8001df4:	f010 b8bd 	b.w	8011f72 <strcpy>
		bw[CW] = newbw;
 8001df8:	4924      	ldr	r1, [pc, #144]	; (8001e8c <Tune_Preset+0x124>)
		CWindex = 0; // TODO toglimi
 8001dfa:	4a2c      	ldr	r2, [pc, #176]	; (8001eac <Tune_Preset+0x144>)
		bw[CW] = newbw;
 8001dfc:	70cb      	strb	r3, [r1, #3]
		CWindex = 0; // TODO toglimi
 8001dfe:	2300      	movs	r3, #0
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001e00:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001eb0 <Tune_Preset+0x148>
 8001e04:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8001eb4 <Tune_Preset+0x14c>
		CWindex = 0; // TODO toglimi
 8001e08:	8013      	strh	r3, [r2, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001e0a:	f001 fc7d 	bl	8003708 <SetMask>
		break;
 8001e0e:	e7ea      	b.n	8001de6 <Tune_Preset+0x7e>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001e10:	4b1e      	ldr	r3, [pc, #120]	; (8001e8c <Tune_Preset+0x124>)
 8001e12:	7818      	ldrb	r0, [r3, #0]
 8001e14:	f7ff feea 	bl	8001bec <SetBW>
 8001e18:	4b1d      	ldr	r3, [pc, #116]	; (8001e90 <Tune_Preset+0x128>)
 8001e1a:	7818      	ldrb	r0, [r3, #0]
 8001e1c:	f7ff ff4a 	bl	8001cb4 <SetAGC>
		break;
 8001e20:	e7c1      	b.n	8001da6 <Tune_Preset+0x3e>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001e22:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <Tune_Preset+0x124>)
 8001e24:	7858      	ldrb	r0, [r3, #1]
 8001e26:	f7ff fee1 	bl	8001bec <SetBW>
 8001e2a:	4b19      	ldr	r3, [pc, #100]	; (8001e90 <Tune_Preset+0x128>)
 8001e2c:	7858      	ldrb	r0, [r3, #1]
 8001e2e:	f7ff ff41 	bl	8001cb4 <SetAGC>
		break;
 8001e32:	e7b8      	b.n	8001da6 <Tune_Preset+0x3e>
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <Tune_Preset+0x124>)
 8001e36:	78d8      	ldrb	r0, [r3, #3]
 8001e38:	f7ff fed8 	bl	8001bec <SetBW>
 8001e3c:	4b14      	ldr	r3, [pc, #80]	; (8001e90 <Tune_Preset+0x128>)
 8001e3e:	78d8      	ldrb	r0, [r3, #3]
 8001e40:	f7ff ff38 	bl	8001cb4 <SetAGC>
		break;
 8001e44:	e7af      	b.n	8001da6 <Tune_Preset+0x3e>
		bw[AM] = newbw;
 8001e46:	4911      	ldr	r1, [pc, #68]	; (8001e8c <Tune_Preset+0x124>)
		AMindex = 0; // TODO toglimi
 8001e48:	4a13      	ldr	r2, [pc, #76]	; (8001e98 <Tune_Preset+0x130>)
		bw[AM] = newbw;
 8001e4a:	700b      	strb	r3, [r1, #0]
		AMindex = 0; // TODO toglimi
 8001e4c:	2300      	movs	r3, #0
		SetMask(-3000.0f, 3000.0f);
 8001e4e:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8001eb8 <Tune_Preset+0x150>
 8001e52:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8001ebc <Tune_Preset+0x154>
		AMindex = 0; // TODO toglimi
 8001e56:	8013      	strh	r3, [r2, #0]
		SetMask(-3000.0f, 3000.0f);
 8001e58:	f001 fc56 	bl	8003708 <SetMask>
		break;
 8001e5c:	e7c3      	b.n	8001de6 <Tune_Preset+0x7e>
		bw[LSB] = newbw;
 8001e5e:	490b      	ldr	r1, [pc, #44]	; (8001e8c <Tune_Preset+0x124>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e60:	4a0d      	ldr	r2, [pc, #52]	; (8001e98 <Tune_Preset+0x130>)
		bw[LSB] = newbw;
 8001e62:	704b      	strb	r3, [r1, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001e64:	3b00      	subs	r3, #0
		SetMask(300.0f, 2500.0f);
 8001e66:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8001e9c <Tune_Preset+0x134>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001e6a:	bf18      	it	ne
 8001e6c:	2301      	movne	r3, #1
		SetMask(300.0f, 2500.0f);
 8001e6e:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8001ea0 <Tune_Preset+0x138>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e72:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 8001e74:	2200      	movs	r2, #0
 8001e76:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <Tune_Preset+0x158>)
 8001e78:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001e7a:	f001 fc45 	bl	8003708 <SetMask>
		break;
 8001e7e:	e7b2      	b.n	8001de6 <Tune_Preset+0x7e>
 8001e80:	2400a810 	.word	0x2400a810
 8001e84:	240061f4 	.word	0x240061f4
 8001e88:	24000f9a 	.word	0x24000f9a
 8001e8c:	24007bd0 	.word	0x24007bd0
 8001e90:	24007bc0 	.word	0x24007bc0
 8001e94:	24000f99 	.word	0x24000f99
 8001e98:	24000770 	.word	0x24000770
 8001e9c:	451c4000 	.word	0x451c4000
 8001ea0:	43960000 	.word	0x43960000
 8001ea4:	24006290 	.word	0x24006290
 8001ea8:	2400a7e8 	.word	0x2400a7e8
 8001eac:	24000f8c 	.word	0x24000f8c
 8001eb0:	44480000 	.word	0x44480000
 8001eb4:	43fa0000 	.word	0x43fa0000
 8001eb8:	453b8000 	.word	0x453b8000
 8001ebc:	c53b8000 	.word	0xc53b8000
 8001ec0:	240061f8 	.word	0x240061f8

08001ec4 <SetMode>:
{
 8001ec4:	b508      	push	{r3, lr}
	if (CurrentMode == newmode)
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <SetMode+0x6c>)
 8001ec8:	781a      	ldrb	r2, [r3, #0]
 8001eca:	4282      	cmp	r2, r0
 8001ecc:	d006      	beq.n	8001edc <SetMode+0x18>
	CurrentMode = newmode;
 8001ece:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001ed0:	2803      	cmp	r0, #3
 8001ed2:	d803      	bhi.n	8001edc <SetMode+0x18>
 8001ed4:	e8df f000 	tbb	[pc, r0]
 8001ed8:	0321170d 	.word	0x0321170d

	default :
		break;
	}
}	
 8001edc:	bd08      	pop	{r3, pc}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <SetMode+0x70>)
 8001ee0:	78d8      	ldrb	r0, [r3, #3]
 8001ee2:	f7ff fe83 	bl	8001bec <SetBW>
 8001ee6:	4b14      	ldr	r3, [pc, #80]	; (8001f38 <SetMode+0x74>)
 8001ee8:	78d8      	ldrb	r0, [r3, #3]
}	
 8001eea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001eee:	f7ff bee1 	b.w	8001cb4 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001ef2:	4b10      	ldr	r3, [pc, #64]	; (8001f34 <SetMode+0x70>)
 8001ef4:	7818      	ldrb	r0, [r3, #0]
 8001ef6:	f7ff fe79 	bl	8001bec <SetBW>
 8001efa:	4b0f      	ldr	r3, [pc, #60]	; (8001f38 <SetMode+0x74>)
 8001efc:	7818      	ldrb	r0, [r3, #0]
}	
 8001efe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001f02:	f7ff bed7 	b.w	8001cb4 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001f06:	4b0b      	ldr	r3, [pc, #44]	; (8001f34 <SetMode+0x70>)
 8001f08:	7858      	ldrb	r0, [r3, #1]
 8001f0a:	f7ff fe6f 	bl	8001bec <SetBW>
 8001f0e:	4b0a      	ldr	r3, [pc, #40]	; (8001f38 <SetMode+0x74>)
 8001f10:	7858      	ldrb	r0, [r3, #1]
}	
 8001f12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001f16:	f7ff becd 	b.w	8001cb4 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <SetMode+0x70>)
 8001f1c:	7898      	ldrb	r0, [r3, #2]
 8001f1e:	f7ff fe65 	bl	8001bec <SetBW>
 8001f22:	4b05      	ldr	r3, [pc, #20]	; (8001f38 <SetMode+0x74>)
 8001f24:	7898      	ldrb	r0, [r3, #2]
}	
 8001f26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001f2a:	f7ff bec3 	b.w	8001cb4 <SetAGC>
 8001f2e:	bf00      	nop
 8001f30:	24000f9a 	.word	0x24000f9a
 8001f34:	24007bd0 	.word	0x24007bd0
 8001f38:	24007bc0 	.word	0x24007bc0
 8001f3c:	00000000 	.word	0x00000000

08001f40 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8001f40:	2809      	cmp	r0, #9
{
 8001f42:	b508      	push	{r3, lr}
	if (idx == 9)
 8001f44:	d012      	beq.n	8001f6c <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8001f46:	f1c0 0005 	rsb	r0, r0, #5
 8001f4a:	ee06 0a90 	vmov	s13, r0
 8001f4e:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8001f78 <SetFstep+0x38>
 8001f52:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8001f56:	ee20 0b07 	vmul.f64	d0, d0, d7
 8001f5a:	f012 f8ad 	bl	80140b8 <exp>
 8001f5e:	4a08      	ldr	r2, [pc, #32]	; (8001f80 <SetFstep+0x40>)
 8001f60:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8001f64:	ee17 3a90 	vmov	r3, s15
 8001f68:	6013      	str	r3, [r2, #0]
}	
 8001f6a:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8001f6c:	f242 3328 	movw	r3, #9000	; 0x2328
 8001f70:	4a03      	ldr	r2, [pc, #12]	; (8001f80 <SetFstep+0x40>)
 8001f72:	6013      	str	r3, [r2, #0]
}	
 8001f74:	bd08      	pop	{r3, pc}
 8001f76:	bf00      	nop
 8001f78:	bbb55516 	.word	0xbbb55516
 8001f7c:	40026bb1 	.word	0x40026bb1
 8001f80:	240051dc 	.word	0x240051dc

08001f84 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001f84:	4a3f      	ldr	r2, [pc, #252]	; (8002084 <FplusClicked+0x100>)
 8001f86:	ee07 0a90 	vmov	s15, r0
 8001f8a:	4b3f      	ldr	r3, [pc, #252]	; (8002088 <FplusClicked+0x104>)
 8001f8c:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001f90:	ed92 6a00 	vldr	s12, [r2]
 8001f94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f98:	ed93 7a00 	vldr	s14, [r3]
 8001f9c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001fa0:	4a3a      	ldr	r2, [pc, #232]	; (800208c <FplusClicked+0x108>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001fa2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = min(LOfreq, 50000000.f);
 8001fa6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8002090 <FplusClicked+0x10c>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001faa:	493a      	ldr	r1, [pc, #232]	; (8002094 <FplusClicked+0x110>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001fac:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001fb0:	4839      	ldr	r0, [pc, #228]	; (8002098 <FplusClicked+0x114>)
{	
 8001fb2:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001fb4:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001fb8:	7812      	ldrb	r2, [r2, #0]
	psets[0].bw = bw[CurrentMode];
 8001fba:	4c38      	ldr	r4, [pc, #224]	; (800209c <FplusClicked+0x118>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001fbc:	750a      	strb	r2, [r1, #20]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001fbe:	eea6 7b04 	vfma.f64	d7, d6, d4
 8001fc2:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8001fc6:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8001fca:	ed83 7a00 	vstr	s14, [r3]
	psets[0].bw = bw[CurrentMode];
 8001fce:	5ca3      	ldrb	r3, [r4, r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001fd0:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001fd4:	754b      	strb	r3, [r1, #21]
	if (newbw == CurrentBW)
 8001fd6:	7801      	ldrb	r1, [r0, #0]
 8001fd8:	4299      	cmp	r1, r3
 8001fda:	d016      	beq.n	800200a <FplusClicked+0x86>
	CurrentBW = newbw;
 8001fdc:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8001fde:	2a03      	cmp	r2, #3
 8001fe0:	d813      	bhi.n	800200a <FplusClicked+0x86>
 8001fe2:	e8df f002 	tbb	[pc, r2]
 8001fe6:	3828      	.short	0x3828
 8001fe8:	1802      	.short	0x1802
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001fea:	1e18      	subs	r0, r3, #0
		bw[USB] = newbw;
 8001fec:	70a3      	strb	r3, [r4, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001fee:	492c      	ldr	r1, [pc, #176]	; (80020a0 <FplusClicked+0x11c>)
		USBindex = 0; // TODO toglimi
 8001ff0:	f04f 0300 	mov.w	r3, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ff4:	bf18      	it	ne
 8001ff6:	2001      	movne	r0, #1
		USBindex = 0; // TODO toglimi
 8001ff8:	4a2a      	ldr	r2, [pc, #168]	; (80020a4 <FplusClicked+0x120>)
		SetMask(300.0f, 2500.0f);
 8001ffa:	eddf 0a2b 	vldr	s1, [pc, #172]	; 80020a8 <FplusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001ffe:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 8002000:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80020ac <FplusClicked+0x128>
		USBindex = 0; // TODO toglimi
 8002004:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 8002006:	f001 fb7f 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 800200a:	4922      	ldr	r1, [pc, #136]	; (8002094 <FplusClicked+0x110>)
 800200c:	4828      	ldr	r0, [pc, #160]	; (80020b0 <FplusClicked+0x12c>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 800200e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8002012:	f00f bfae 	b.w	8011f72 <strcpy>
		CWindex = 0; // TODO toglimi
 8002016:	2100      	movs	r1, #0
 8002018:	4a26      	ldr	r2, [pc, #152]	; (80020b4 <FplusClicked+0x130>)
		bw[CW] = newbw;
 800201a:	70e3      	strb	r3, [r4, #3]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 800201c:	eddf 0a26 	vldr	s1, [pc, #152]	; 80020b8 <FplusClicked+0x134>
		CWindex = 0; // TODO toglimi
 8002020:	8011      	strh	r1, [r2, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8002022:	ed9f 0a26 	vldr	s0, [pc, #152]	; 80020bc <FplusClicked+0x138>
 8002026:	f001 fb6f 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 800202a:	491a      	ldr	r1, [pc, #104]	; (8002094 <FplusClicked+0x110>)
 800202c:	4820      	ldr	r0, [pc, #128]	; (80020b0 <FplusClicked+0x12c>)
}	
 800202e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8002032:	f00f bf9e 	b.w	8011f72 <strcpy>
		AMindex = 0; // TODO toglimi
 8002036:	2100      	movs	r1, #0
 8002038:	4a19      	ldr	r2, [pc, #100]	; (80020a0 <FplusClicked+0x11c>)
		bw[AM] = newbw;
 800203a:	7023      	strb	r3, [r4, #0]
		SetMask(-3000.0f, 3000.0f);
 800203c:	eddf 0a20 	vldr	s1, [pc, #128]	; 80020c0 <FplusClicked+0x13c>
		AMindex = 0; // TODO toglimi
 8002040:	8011      	strh	r1, [r2, #0]
		SetMask(-3000.0f, 3000.0f);
 8002042:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80020c4 <FplusClicked+0x140>
 8002046:	f001 fb5f 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 800204a:	4912      	ldr	r1, [pc, #72]	; (8002094 <FplusClicked+0x110>)
 800204c:	4818      	ldr	r0, [pc, #96]	; (80020b0 <FplusClicked+0x12c>)
}	
 800204e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8002052:	f00f bf8e 	b.w	8011f72 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8002056:	1e18      	subs	r0, r3, #0
		bw[LSB] = newbw;
 8002058:	7063      	strb	r3, [r4, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 800205a:	4911      	ldr	r1, [pc, #68]	; (80020a0 <FplusClicked+0x11c>)
		LSBindex = 0; // TODO toglimi
 800205c:	f04f 0300 	mov.w	r3, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8002060:	bf18      	it	ne
 8002062:	2001      	movne	r0, #1
		LSBindex = 0; // TODO toglimi
 8002064:	4a18      	ldr	r2, [pc, #96]	; (80020c8 <FplusClicked+0x144>)
		SetMask(300.0f, 2500.0f);
 8002066:	eddf 0a10 	vldr	s1, [pc, #64]	; 80020a8 <FplusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 800206a:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 800206c:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80020ac <FplusClicked+0x128>
		LSBindex = 0; // TODO toglimi
 8002070:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 8002072:	f001 fb49 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 8002076:	4907      	ldr	r1, [pc, #28]	; (8002094 <FplusClicked+0x110>)
 8002078:	480d      	ldr	r0, [pc, #52]	; (80020b0 <FplusClicked+0x12c>)
}	
 800207a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800207e:	f00f bf78 	b.w	8011f72 <strcpy>
 8002082:	bf00      	nop
 8002084:	240051dc 	.word	0x240051dc
 8002088:	240061f4 	.word	0x240061f4
 800208c:	24000f9a 	.word	0x24000f9a
 8002090:	4c3ebc20 	.word	0x4c3ebc20
 8002094:	2400a810 	.word	0x2400a810
 8002098:	24000f99 	.word	0x24000f99
 800209c:	24007bd0 	.word	0x24007bd0
 80020a0:	24000770 	.word	0x24000770
 80020a4:	24006290 	.word	0x24006290
 80020a8:	451c4000 	.word	0x451c4000
 80020ac:	43960000 	.word	0x43960000
 80020b0:	2400a7e8 	.word	0x2400a7e8
 80020b4:	24000f8c 	.word	0x24000f8c
 80020b8:	44480000 	.word	0x44480000
 80020bc:	43fa0000 	.word	0x43fa0000
 80020c0:	453b8000 	.word	0x453b8000
 80020c4:	c53b8000 	.word	0xc53b8000
 80020c8:	240061f8 	.word	0x240061f8

080020cc <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80020cc:	4a3f      	ldr	r2, [pc, #252]	; (80021cc <FminusClicked+0x100>)
 80020ce:	ee07 0a90 	vmov	s15, r0
 80020d2:	4b3f      	ldr	r3, [pc, #252]	; (80021d0 <FminusClicked+0x104>)
 80020d4:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80020d8:	ed92 6a00 	vldr	s12, [r2]
 80020dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020e0:	ed93 7a00 	vldr	s14, [r3]
 80020e4:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80020e8:	4a3a      	ldr	r2, [pc, #232]	; (80021d4 <FminusClicked+0x108>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80020ea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = max(LOfreq, 8000.f);
 80020ee:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80021d8 <FminusClicked+0x10c>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 80020f2:	493a      	ldr	r1, [pc, #232]	; (80021dc <FminusClicked+0x110>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80020f4:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 80020f8:	4839      	ldr	r0, [pc, #228]	; (80021e0 <FminusClicked+0x114>)
{	
 80020fa:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 80020fc:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002100:	7812      	ldrb	r2, [r2, #0]
	psets[0].bw = bw[CurrentMode];
 8002102:	4c38      	ldr	r4, [pc, #224]	; (80021e4 <FminusClicked+0x118>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002104:	750a      	strb	r2, [r1, #20]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8002106:	eea6 7b44 	vfms.f64	d7, d6, d4
 800210a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 800210e:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8002112:	ed83 7a00 	vstr	s14, [r3]
	psets[0].bw = bw[CurrentMode];
 8002116:	5ca3      	ldrb	r3, [r4, r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8002118:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 800211c:	754b      	strb	r3, [r1, #21]
	if (newbw == CurrentBW)
 800211e:	7801      	ldrb	r1, [r0, #0]
 8002120:	4299      	cmp	r1, r3
 8002122:	d016      	beq.n	8002152 <FminusClicked+0x86>
	CurrentBW = newbw;
 8002124:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8002126:	2a03      	cmp	r2, #3
 8002128:	d813      	bhi.n	8002152 <FminusClicked+0x86>
 800212a:	e8df f002 	tbb	[pc, r2]
 800212e:	3828      	.short	0x3828
 8002130:	1802      	.short	0x1802
		USBindex = (newbw == Narrow) ? 0 : 1;
 8002132:	1e18      	subs	r0, r3, #0
		bw[USB] = newbw;
 8002134:	70a3      	strb	r3, [r4, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8002136:	492c      	ldr	r1, [pc, #176]	; (80021e8 <FminusClicked+0x11c>)
		USBindex = 0; // TODO toglimi
 8002138:	f04f 0300 	mov.w	r3, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 800213c:	bf18      	it	ne
 800213e:	2001      	movne	r0, #1
		USBindex = 0; // TODO toglimi
 8002140:	4a2a      	ldr	r2, [pc, #168]	; (80021ec <FminusClicked+0x120>)
		SetMask(300.0f, 2500.0f);
 8002142:	eddf 0a2b 	vldr	s1, [pc, #172]	; 80021f0 <FminusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8002146:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 8002148:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80021f4 <FminusClicked+0x128>
		USBindex = 0; // TODO toglimi
 800214c:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 800214e:	f001 fadb 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 8002152:	4922      	ldr	r1, [pc, #136]	; (80021dc <FminusClicked+0x110>)
 8002154:	4828      	ldr	r0, [pc, #160]	; (80021f8 <FminusClicked+0x12c>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8002156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800215a:	f00f bf0a 	b.w	8011f72 <strcpy>
		CWindex = 0; // TODO toglimi
 800215e:	2100      	movs	r1, #0
 8002160:	4a26      	ldr	r2, [pc, #152]	; (80021fc <FminusClicked+0x130>)
		bw[CW] = newbw;
 8002162:	70e3      	strb	r3, [r4, #3]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8002164:	eddf 0a26 	vldr	s1, [pc, #152]	; 8002200 <FminusClicked+0x134>
		CWindex = 0; // TODO toglimi
 8002168:	8011      	strh	r1, [r2, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 800216a:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8002204 <FminusClicked+0x138>
 800216e:	f001 facb 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 8002172:	491a      	ldr	r1, [pc, #104]	; (80021dc <FminusClicked+0x110>)
 8002174:	4820      	ldr	r0, [pc, #128]	; (80021f8 <FminusClicked+0x12c>)
}
 8002176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800217a:	f00f befa 	b.w	8011f72 <strcpy>
		AMindex = 0; // TODO toglimi
 800217e:	2100      	movs	r1, #0
 8002180:	4a19      	ldr	r2, [pc, #100]	; (80021e8 <FminusClicked+0x11c>)
		bw[AM] = newbw;
 8002182:	7023      	strb	r3, [r4, #0]
		SetMask(-3000.0f, 3000.0f);
 8002184:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002208 <FminusClicked+0x13c>
		AMindex = 0; // TODO toglimi
 8002188:	8011      	strh	r1, [r2, #0]
		SetMask(-3000.0f, 3000.0f);
 800218a:	ed9f 0a20 	vldr	s0, [pc, #128]	; 800220c <FminusClicked+0x140>
 800218e:	f001 fabb 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 8002192:	4912      	ldr	r1, [pc, #72]	; (80021dc <FminusClicked+0x110>)
 8002194:	4818      	ldr	r0, [pc, #96]	; (80021f8 <FminusClicked+0x12c>)
}
 8002196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800219a:	f00f beea 	b.w	8011f72 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 800219e:	1e18      	subs	r0, r3, #0
		bw[LSB] = newbw;
 80021a0:	7063      	strb	r3, [r4, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80021a2:	4911      	ldr	r1, [pc, #68]	; (80021e8 <FminusClicked+0x11c>)
		LSBindex = 0; // TODO toglimi
 80021a4:	f04f 0300 	mov.w	r3, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80021a8:	bf18      	it	ne
 80021aa:	2001      	movne	r0, #1
		LSBindex = 0; // TODO toglimi
 80021ac:	4a18      	ldr	r2, [pc, #96]	; (8002210 <FminusClicked+0x144>)
		SetMask(300.0f, 2500.0f);
 80021ae:	eddf 0a10 	vldr	s1, [pc, #64]	; 80021f0 <FminusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 80021b2:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 80021b4:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80021f4 <FminusClicked+0x128>
		LSBindex = 0; // TODO toglimi
 80021b8:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 80021ba:	f001 faa5 	bl	8003708 <SetMask>
	strcpy(msg, psets[Idx].name);
 80021be:	4907      	ldr	r1, [pc, #28]	; (80021dc <FminusClicked+0x110>)
 80021c0:	480d      	ldr	r0, [pc, #52]	; (80021f8 <FminusClicked+0x12c>)
}
 80021c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 80021c6:	f00f bed4 	b.w	8011f72 <strcpy>
 80021ca:	bf00      	nop
 80021cc:	240051dc 	.word	0x240051dc
 80021d0:	240061f4 	.word	0x240061f4
 80021d4:	24000f9a 	.word	0x24000f9a
 80021d8:	45fa0000 	.word	0x45fa0000
 80021dc:	2400a810 	.word	0x2400a810
 80021e0:	24000f99 	.word	0x24000f99
 80021e4:	24007bd0 	.word	0x24007bd0
 80021e8:	24000770 	.word	0x24000770
 80021ec:	24006290 	.word	0x24006290
 80021f0:	451c4000 	.word	0x451c4000
 80021f4:	43960000 	.word	0x43960000
 80021f8:	2400a7e8 	.word	0x2400a7e8
 80021fc:	24000f8c 	.word	0x24000f8c
 8002200:	44480000 	.word	0x44480000
 8002204:	43fa0000 	.word	0x43fa0000
 8002208:	453b8000 	.word	0x453b8000
 800220c:	c53b8000 	.word	0xc53b8000
 8002210:	240061f8 	.word	0x240061f8

08002214 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop

08002218 <HAL_GPIO_EXTI_Callback>:
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
	if (pin == GPIO_PIN_14) {
 8002218:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800221c:	d000      	beq.n	8002220 <HAL_GPIO_EXTI_Callback+0x8>
 800221e:	4770      	bx	lr

if (DigitalModes)
 8002220:	4b5a      	ldr	r3, [pc, #360]	; (800238c <HAL_GPIO_EXTI_Callback+0x174>)
{
 8002222:	b510      	push	{r4, lr}
if (DigitalModes)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f040 8098 	bne.w	800235c <HAL_GPIO_EXTI_Callback+0x144>

		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


		// copy into work buffers the data received by CIC decimator
		SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 800222c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002230:	4957      	ldr	r1, [pc, #348]	; (8002390 <HAL_GPIO_EXTI_Callback+0x178>)
 8002232:	4858      	ldr	r0, [pc, #352]	; (8002394 <HAL_GPIO_EXTI_Callback+0x17c>)
 8002234:	f000 ff44 	bl	80030c0 <SDR_memcpy_f32>
		SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8002238:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800223c:	4956      	ldr	r1, [pc, #344]	; (8002398 <HAL_GPIO_EXTI_Callback+0x180>)
 800223e:	4857      	ldr	r0, [pc, #348]	; (800239c <HAL_GPIO_EXTI_Callback+0x184>)
 8002240:	f000 ff3e 	bl	80030c0 <SDR_memcpy_f32>




		// inverse sync filtering and decimation by 4
		arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8002244:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002248:	4a55      	ldr	r2, [pc, #340]	; (80023a0 <HAL_GPIO_EXTI_Callback+0x188>)
 800224a:	4952      	ldr	r1, [pc, #328]	; (8002394 <HAL_GPIO_EXTI_Callback+0x17c>)
 800224c:	4855      	ldr	r0, [pc, #340]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x18c>)
 800224e:	f7ff f8e1 	bl	8001414 <arm_fir_decimate_f32>
		arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8002252:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002256:	4a54      	ldr	r2, [pc, #336]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x190>)
 8002258:	4950      	ldr	r1, [pc, #320]	; (800239c <HAL_GPIO_EXTI_Callback+0x184>)
 800225a:	4854      	ldr	r0, [pc, #336]	; (80023ac <HAL_GPIO_EXTI_Callback+0x194>)
 800225c:	f7ff f8da 	bl	8001414 <arm_fir_decimate_f32>

		// filter now with fast convolution
		//---------------------------------
		// shift the FFT buffer to the left
		SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8002260:	4953      	ldr	r1, [pc, #332]	; (80023b0 <HAL_GPIO_EXTI_Callback+0x198>)
 8002262:	f44f 6280 	mov.w	r2, #1024	; 0x400
		 */

		// TODO: check why with the original code above LSB and USB are swapped

		//if USB, copy the USB in the lower half (LSB)
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002266:	4c53      	ldr	r4, [pc, #332]	; (80023b4 <HAL_GPIO_EXTI_Callback+0x19c>)
		SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8002268:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 800226c:	f000 ff28 	bl	80030c0 <SDR_memcpy_f32>
		SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8002270:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002274:	4a4e      	ldr	r2, [pc, #312]	; (80023b0 <HAL_GPIO_EXTI_Callback+0x198>)
 8002276:	494c      	ldr	r1, [pc, #304]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x190>)
 8002278:	4849      	ldr	r0, [pc, #292]	; (80023a0 <HAL_GPIO_EXTI_Callback+0x188>)
 800227a:	f000 fe1d 	bl	8002eb8 <SDR_2R_toC_f32>
		SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 800227e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002282:	494d      	ldr	r1, [pc, #308]	; (80023b8 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8002284:	484d      	ldr	r0, [pc, #308]	; (80023bc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8002286:	f000 ff1b 	bl	80030c0 <SDR_memcpy_f32>
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 800228a:	2301      	movs	r3, #1
 800228c:	2200      	movs	r2, #0
 800228e:	494b      	ldr	r1, [pc, #300]	; (80023bc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8002290:	484b      	ldr	r0, [pc, #300]	; (80023c0 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8002292:	f7fe fd71 	bl	8000d78 <arm_cfft_f32>
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002296:	7823      	ldrb	r3, [r4, #0]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d071      	beq.n	8002380 <HAL_GPIO_EXTI_Callback+0x168>

#endif
		 */

		// mult. by the fast convolution mask
		arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 800229c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022a0:	4a48      	ldr	r2, [pc, #288]	; (80023c4 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80022a2:	4949      	ldr	r1, [pc, #292]	; (80023c8 <HAL_GPIO_EXTI_Callback+0x1b0>)
 80022a4:	4845      	ldr	r0, [pc, #276]	; (80023bc <HAL_GPIO_EXTI_Callback+0x1a4>)
 80022a6:	f7ff f895 	bl	80013d4 <arm_cmplx_mult_cmplx_f32>

		// compute now the inverse FFT
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 80022aa:	2301      	movs	r3, #1
 80022ac:	4945      	ldr	r1, [pc, #276]	; (80023c4 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80022ae:	461a      	mov	r2, r3
 80022b0:	4843      	ldr	r0, [pc, #268]	; (80023c0 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80022b2:	f7fe fd61 	bl	8000d78 <arm_cfft_f32>
		// then do the overlap-discard
		SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 80022b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ba:	4944      	ldr	r1, [pc, #272]	; (80023cc <HAL_GPIO_EXTI_Callback+0x1b4>)
 80022bc:	4844      	ldr	r0, [pc, #272]	; (80023d0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80022be:	f000 feff 	bl	80030c0 <SDR_memcpy_f32>


		// we have now the bandpass filtered I/Q, demodulate the signal
		switch(CurrentMode)
 80022c2:	7823      	ldrb	r3, [r4, #0]
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d828      	bhi.n	800231a <HAL_GPIO_EXTI_Callback+0x102>
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d154      	bne.n	8002376 <HAL_GPIO_EXTI_Callback+0x15e>
		{
		case AM :
#ifdef RECEIVE_AM
			SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 80022cc:	4941      	ldr	r1, [pc, #260]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80022ce:	4840      	ldr	r0, [pc, #256]	; (80023d0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80022d0:	f001 f846 	bl	8003360 <SDR_demodAM_AGC>
#endif

#ifdef CW_TX_SIDETONE
		// CW tone while keying
		//TODO: make it sine and with attack/decay
		if (TXCarrierEnabled)
 80022d4:	4b40      	ldr	r3, [pc, #256]	; (80023d8 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80022d6:	7819      	ldrb	r1, [r3, #0]
 80022d8:	b379      	cbz	r1, 800233a <HAL_GPIO_EXTI_Callback+0x122>
			for (int i=0; i<BSIZE; i++)
			{
				if (i % 64 > 31)
					fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
				else
					fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 80022da:	4940      	ldr	r1, [pc, #256]	; (80023dc <HAL_GPIO_EXTI_Callback+0x1c4>)
			for (int i=0; i<BSIZE; i++)
 80022dc:	2300      	movs	r3, #0
					fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 80022de:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80023e0 <HAL_GPIO_EXTI_Callback+0x1c8>
 80022e2:	edd1 7a00 	vldr	s15, [r1]
 80022e6:	4a3b      	ldr	r2, [pc, #236]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 80022e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022ec:	eeb1 7a67 	vneg.f32	s14, s15
				if (i % 64 > 31)
 80022f0:	f013 0f20 	tst.w	r3, #32
			for (int i=0; i<BSIZE; i++)
 80022f4:	f103 0301 	add.w	r3, r3, #1
				if (i % 64 > 31)
 80022f8:	d109      	bne.n	800230e <HAL_GPIO_EXTI_Callback+0xf6>
			for (int i=0; i<BSIZE; i++)
 80022fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022fe:	ece2 7a01 	vstmia	r2!, {s15}
 8002302:	d022      	beq.n	800234a <HAL_GPIO_EXTI_Callback+0x132>
				if (i % 64 > 31)
 8002304:	f013 0f20 	tst.w	r3, #32
			for (int i=0; i<BSIZE; i++)
 8002308:	f103 0301 	add.w	r3, r3, #1
				if (i % 64 > 31)
 800230c:	d0f5      	beq.n	80022fa <HAL_GPIO_EXTI_Callback+0xe2>
			for (int i=0; i<BSIZE; i++)
 800230e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002312:	eca2 7a01 	vstmia	r2!, {s14}
 8002316:	d1eb      	bne.n	80022f0 <HAL_GPIO_EXTI_Callback+0xd8>
 8002318:	e017      	b.n	800234a <HAL_GPIO_EXTI_Callback+0x132>
		switch(CurrentMode)
 800231a:	2b03      	cmp	r3, #3
 800231c:	d1da      	bne.n	80022d4 <HAL_GPIO_EXTI_Callback+0xbc>
			SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 800231e:	492d      	ldr	r1, [pc, #180]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002320:	482b      	ldr	r0, [pc, #172]	; (80023d0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 8002322:	f001 f8ad 	bl	8003480 <SDR_demodSSB_CW_AGC>
			if(bw[CW] == Narrow)
 8002326:	4b2f      	ldr	r3, [pc, #188]	; (80023e4 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8002328:	78db      	ldrb	r3, [r3, #3]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1d2      	bne.n	80022d4 <HAL_GPIO_EXTI_Callback+0xbc>
				SDR_CWPeak(fAudio, BSIZE);
 800232e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002332:	4828      	ldr	r0, [pc, #160]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002334:	f000 ff86 	bl	8003244 <SDR_CWPeak>
 8002338:	e7cc      	b.n	80022d4 <HAL_GPIO_EXTI_Callback+0xbc>
			}
		else
		{
			if (TransmissionEnabled)
 800233a:	4b2b      	ldr	r3, [pc, #172]	; (80023e8 <HAL_GPIO_EXTI_Callback+0x1d0>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b123      	cbz	r3, 800234a <HAL_GPIO_EXTI_Callback+0x132>
				for (int i=0; i<BSIZE; i++)
				{
					fAudio[i] = 0.;
 8002340:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002344:	4823      	ldr	r0, [pc, #140]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002346:	f00f fd28 	bl	8011d9a <memset>
#endif

		// send the demodulated audio to the DMA buffer just emptied

		//LED_YELLOW_ON;
		SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 800234a:	4b28      	ldr	r3, [pc, #160]	; (80023ec <HAL_GPIO_EXTI_Callback+0x1d4>)
 800234c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002350:	4820      	ldr	r0, [pc, #128]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002352:	6819      	ldr	r1, [r3, #0]
		//LED_YELLOW_OFF;


		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
	}
}
 8002354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8002358:	f000 be4c 	b.w	8002ff4 <SDR_float_to_DAC_audio>
		if (CompCounter > LastCompCounter )
 800235c:	4a24      	ldr	r2, [pc, #144]	; (80023f0 <HAL_GPIO_EXTI_Callback+0x1d8>)
 800235e:	4b25      	ldr	r3, [pc, #148]	; (80023f4 <HAL_GPIO_EXTI_Callback+0x1dc>)
 8002360:	6810      	ldr	r0, [r2, #0]
 8002362:	6819      	ldr	r1, [r3, #0]
 8002364:	4288      	cmp	r0, r1
			FSKAudioPresent = 1;
 8002366:	4924      	ldr	r1, [pc, #144]	; (80023f8 <HAL_GPIO_EXTI_Callback+0x1e0>)
 8002368:	bf8c      	ite	hi
 800236a:	2001      	movhi	r0, #1
			FSKAudioPresent = 0;
 800236c:	2000      	movls	r0, #0
 800236e:	6008      	str	r0, [r1, #0]
		LastCompCounter = CompCounter;
 8002370:	6812      	ldr	r2, [r2, #0]
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	e75a      	b.n	800222c <HAL_GPIO_EXTI_Callback+0x14>
			SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8002376:	4917      	ldr	r1, [pc, #92]	; (80023d4 <HAL_GPIO_EXTI_Callback+0x1bc>)
 8002378:	4815      	ldr	r0, [pc, #84]	; (80023d0 <HAL_GPIO_EXTI_Callback+0x1b8>)
 800237a:	f001 f881 	bl	8003480 <SDR_demodSSB_CW_AGC>
 800237e:	e7a9      	b.n	80022d4 <HAL_GPIO_EXTI_Callback+0xbc>
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8002380:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002384:	480d      	ldr	r0, [pc, #52]	; (80023bc <HAL_GPIO_EXTI_Callback+0x1a4>)
 8002386:	f000 feb5 	bl	80030f4 <SDR_mirror_LSB>
 800238a:	e787      	b.n	800229c <HAL_GPIO_EXTI_Callback+0x84>
 800238c:	24000fac 	.word	0x24000fac
 8002390:	2000f800 	.word	0x2000f800
 8002394:	2000b800 	.word	0x2000b800
 8002398:	2000d800 	.word	0x2000d800
 800239c:	20009800 	.word	0x20009800
 80023a0:	20009000 	.word	0x20009000
 80023a4:	24006238 	.word	0x24006238
 80023a8:	20008800 	.word	0x20008800
 80023ac:	2400622c 	.word	0x2400622c
 80023b0:	240093dc 	.word	0x240093dc
 80023b4:	24000f9a 	.word	0x24000f9a
 80023b8:	240083dc 	.word	0x240083dc
 80023bc:	20004800 	.word	0x20004800
 80023c0:	08017fa0 	.word	0x08017fa0
 80023c4:	20002800 	.word	0x20002800
 80023c8:	20006800 	.word	0x20006800
 80023cc:	20003800 	.word	0x20003800
 80023d0:	2400a964 	.word	0x2400a964
 80023d4:	24007bdc 	.word	0x24007bdc
 80023d8:	24006278 	.word	0x24006278
 80023dc:	2400621c 	.word	0x2400621c
 80023e0:	be4ccccd 	.word	0xbe4ccccd
 80023e4:	24007bd0 	.word	0x24007bd0
 80023e8:	24006284 	.word	0x24006284
 80023ec:	24007394 	.word	0x24007394
 80023f0:	24000f90 	.word	0x24000f90
 80023f4:	240061fc 	.word	0x240061fc
 80023f8:	240051a8 	.word	0x240051a8

080023fc <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 80023fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR || TransmittingFT8)
 8002400:	4ea6      	ldr	r6, [pc, #664]	; (800269c <ADC_Stream0_Handler+0x2a0>)
 8002402:	4da7      	ldr	r5, [pc, #668]	; (80026a0 <ADC_Stream0_Handler+0x2a4>)
{
 8002404:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR || TransmittingFT8)
 8002408:	7833      	ldrb	r3, [r6, #0]
{
 800240a:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR || TransmittingFT8)
 800240c:	782a      	ldrb	r2, [r5, #0]
 800240e:	4313      	orrs	r3, r2
 8002410:	d004      	beq.n	800241c <ADC_Stream0_Handler+0x20>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 8002412:	4aa4      	ldr	r2, [pc, #656]	; (80026a4 <ADC_Stream0_Handler+0x2a8>)
 8002414:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002416:	f023 0310 	bic.w	r3, r3, #16
 800241a:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800241c:	4ba2      	ldr	r3, [pc, #648]	; (80026a8 <ADC_Stream0_Handler+0x2ac>)
 800241e:	f5a3 6280 	sub.w	r2, r3, #1024	; 0x400
 8002422:	2800      	cmp	r0, #0
 8002424:	bf14      	ite	ne
 8002426:	4698      	movne	r8, r3
 8002428:	4690      	moveq	r8, r2
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 800242a:	4ba0      	ldr	r3, [pc, #640]	; (80026ac <ADC_Stream0_Handler+0x2b0>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	2b03      	cmp	r3, #3
 8002430:	f000 846d 	beq.w	8002d0e <ADC_Stream0_Handler+0x912>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8002434:	4b9e      	ldr	r3, [pc, #632]	; (80026b0 <ADC_Stream0_Handler+0x2b4>)
 8002436:	ed93 0a00 	vldr	s0, [r3]
 800243a:	f000 fc7d 	bl	8002d38 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 800243e:	f208 32fe 	addw	r2, r8, #1022	; 0x3fe
 8002442:	f1a8 0002 	sub.w	r0, r8, #2
	sum = 0; k = BSIZE;
 8002446:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 80026b4 <ADC_Stream0_Handler+0x2b8>
	{
		sum += pR[k-1];
 800244a:	8814      	ldrh	r4, [r2, #0]
	while(k)
 800244c:	3a08      	subs	r2, #8
		sum += pR[k-2];
 800244e:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 8002450:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 8002452:	8897      	ldrh	r7, [r2, #4]
		sum += pR[k-2];
 8002454:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 8002456:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 8002458:	ee07 4a10 	vmov	s14, r4
		sum += pR[k-3];
 800245c:	b2bf      	uxth	r7, r7
		sum += pR[k-2];
 800245e:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 8002462:	b289      	uxth	r1, r1
		sum += pR[k-1];
 8002464:	eef8 6ac7 	vcvt.f32.s32	s13, s14
		sum += pR[k-3];
 8002468:	ee07 7a10 	vmov	s14, r7
		sum += pR[k-2];
 800246c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 8002470:	4290      	cmp	r0, r2
		sum += pR[k-3];
 8002472:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		sum += pR[k-4];
 8002476:	ee07 1a10 	vmov	s14, r1
 800247a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800247e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002486:	ee77 7a87 	vadd.f32	s15, s15, s14
 800248a:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 800248e:	d1dc      	bne.n	800244a <ADC_Stream0_Handler+0x4e>
 8002490:	2300      	movs	r3, #0
 8002492:	4c89      	ldr	r4, [pc, #548]	; (80026b8 <ADC_Stream0_Handler+0x2bc>)
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8002494:	eddf 7a89 	vldr	s15, [pc, #548]	; 80026bc <ADC_Stream0_Handler+0x2c0>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002498:	4640      	mov	r0, r8
 800249a:	8023      	strh	r3, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 800249c:	f8b8 3200 	ldrh.w	r3, [r8, #512]	; 0x200
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80024a0:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80024a4:	4a86      	ldr	r2, [pc, #536]	; (80026c0 <ADC_Stream0_Handler+0x2c4>)
	TestSampledValue=pR[BSIZE/2];
 80024a6:	b29b      	uxth	r3, r3
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80024a8:	4986      	ldr	r1, [pc, #536]	; (80026c4 <ADC_Stream0_Handler+0x2c8>)
	TestSampledValue=pR[BSIZE/2];
 80024aa:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80024ae:	4b86      	ldr	r3, [pc, #536]	; (80026c8 <ADC_Stream0_Handler+0x2cc>)
	TestSampledValue=pR[BSIZE/2];
 80024b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80024b4:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 80024b8:	4b84      	ldr	r3, [pc, #528]	; (80026cc <ADC_Stream0_Handler+0x2d0>)
 80024ba:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80024be:	f000 fd27 	bl	8002f10 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 80024c2:	7833      	ldrb	r3, [r6, #0]
 80024c4:	b303      	cbz	r3, 8002508 <ADC_Stream0_Handler+0x10c>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 80024c6:	4982      	ldr	r1, [pc, #520]	; (80026d0 <ADC_Stream0_Handler+0x2d4>)
 80024c8:	4b82      	ldr	r3, [pc, #520]	; (80026d4 <ADC_Stream0_Handler+0x2d8>)
 80024ca:	7809      	ldrb	r1, [r1, #0]
 80024cc:	4e82      	ldr	r6, [pc, #520]	; (80026d8 <ADC_Stream0_Handler+0x2dc>)
 80024ce:	f9b3 2000 	ldrsh.w	r2, [r3]
 80024d2:	f836 6011 	ldrh.w	r6, [r6, r1, lsl #1]
 80024d6:	1c50      	adds	r0, r2, #1
 80024d8:	42b2      	cmp	r2, r6
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 80024da:	4e72      	ldr	r6, [pc, #456]	; (80026a4 <ADC_Stream0_Handler+0x2a8>)
 80024dc:	4a7f      	ldr	r2, [pc, #508]	; (80026dc <ADC_Stream0_Handler+0x2e0>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 80024de:	b200      	sxth	r0, r0
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 80024e0:	6bf7      	ldr	r7, [r6, #60]	; 0x3c
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 80024e2:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 80024e6:	4a7e      	ldr	r2, [pc, #504]	; (80026e0 <ADC_Stream0_Handler+0x2e4>)
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 80024e8:	bfb8      	it	lt
 80024ea:	3101      	addlt	r1, #1
		}
		if (IntCounter == 8)
 80024ec:	2808      	cmp	r0, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 80024ee:	ea02 0207 	and.w	r2, r2, r7
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 80024f2:	8018      	strh	r0, [r3, #0]
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 80024f4:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80024f8:	63f2      	str	r2, [r6, #60]	; 0x3c
		if (IntCounter == 8)
 80024fa:	f000 8414 	beq.w	8002d26 <ADC_Stream0_Handler+0x92a>
		{
			IntCounter = 0;
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 80024fe:	4a69      	ldr	r2, [pc, #420]	; (80026a4 <ADC_Stream0_Handler+0x2a8>)
 8002500:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002502:	f043 0310 	orr.w	r3, r3, #16
 8002506:	62d3      	str	r3, [r2, #44]	; 0x2c
	}

	if (TransmittingFT8)
 8002508:	782b      	ldrb	r3, [r5, #0]
 800250a:	b1e3      	cbz	r3, 8002546 <ADC_Stream0_Handler+0x14a>
	{
		if (IntCounter++ < FT8FracPWMCoeff)
 800250c:	4b71      	ldr	r3, [pc, #452]	; (80026d4 <ADC_Stream0_Handler+0x2d8>)
 800250e:	4a75      	ldr	r2, [pc, #468]	; (80026e4 <ADC_Stream0_Handler+0x2e8>)
 8002510:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002514:	8810      	ldrh	r0, [r2, #0]
 8002516:	1c4a      	adds	r2, r1, #1
 8002518:	4281      	cmp	r1, r0
 800251a:	b212      	sxth	r2, r2
 800251c:	801a      	strh	r2, [r3, #0]
 800251e:	f2c0 836c 	blt.w	8002bfa <ADC_Stream0_Handler+0x7fe>
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FT8FracDivCoeff + 1);
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FT8FracDivCoeff );
 8002522:	4860      	ldr	r0, [pc, #384]	; (80026a4 <ADC_Stream0_Handler+0x2a8>)
 8002524:	4970      	ldr	r1, [pc, #448]	; (80026e8 <ADC_Stream0_Handler+0x2ec>)
 8002526:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8002528:	880d      	ldrh	r5, [r1, #0]
 800252a:	496d      	ldr	r1, [pc, #436]	; (80026e0 <ADC_Stream0_Handler+0x2e4>)
 800252c:	4031      	ands	r1, r6
 800252e:	ea41 01c5 	orr.w	r1, r1, r5, lsl #3
 8002532:	63c1      	str	r1, [r0, #60]	; 0x3c
		}
		if (IntCounter == 8)
 8002534:	2a08      	cmp	r2, #8
 8002536:	d101      	bne.n	800253c <ADC_Stream0_Handler+0x140>
		{
			IntCounter = 0;
 8002538:	2200      	movs	r2, #0
 800253a:	801a      	strh	r2, [r3, #0]
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 800253c:	4a59      	ldr	r2, [pc, #356]	; (80026a4 <ADC_Stream0_Handler+0x2a8>)
 800253e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002540:	f043 0310 	orr.w	r3, r3, #16
 8002544:	62d3      	str	r3, [r2, #44]	; 0x2c
	// A dividing by 16, order 4, CIC is used. Then a 4096-entry buffer is filled, and
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 8002546:	f44f 7380 	mov.w	r3, #256	; 0x100
 800254a:	8023      	strh	r3, [r4, #0]
	asm("nop");
 800254c:	bf00      	nop
	while(k--)
 800254e:	f9b4 2000 	ldrsh.w	r2, [r4]
 8002552:	f102 3cff 	add.w	ip, r2, #4294967295
 8002556:	fa0f fc8c 	sxth.w	ip, ip
 800255a:	f8a4 c000 	strh.w	ip, [r4]
 800255e:	2a00      	cmp	r2, #0
 8002560:	f000 82fa 	beq.w	8002b58 <ADC_Stream0_Handler+0x75c>
 8002564:	4b61      	ldr	r3, [pc, #388]	; (80026ec <ADC_Stream0_Handler+0x2f0>)
 8002566:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800256a:	f8df b208 	ldr.w	fp, [pc, #520]	; 8002774 <ADC_Stream0_Handler+0x378>
 800256e:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8002572:	edd3 2a00 	vldr	s5, [r3]
 8002576:	4b5e      	ldr	r3, [pc, #376]	; (80026f0 <ADC_Stream0_Handler+0x2f4>)
 8002578:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 8002778 <ADC_Stream0_Handler+0x37c>
 800257c:	ed93 1a00 	vldr	s2, [r3]
 8002580:	4b5c      	ldr	r3, [pc, #368]	; (80026f4 <ADC_Stream0_Handler+0x2f8>)
 8002582:	eddb 1a00 	vldr	s3, [fp]
 8002586:	ed93 7a00 	vldr	s14, [r3]
 800258a:	4b5b      	ldr	r3, [pc, #364]	; (80026f8 <ADC_Stream0_Handler+0x2fc>)
 800258c:	edda 7a00 	vldr	s15, [sl]
 8002590:	eeb0 6a47 	vmov.f32	s12, s14
 8002594:	ed93 2a00 	vldr	s4, [r3]
 8002598:	4b58      	ldr	r3, [pc, #352]	; (80026fc <ADC_Stream0_Handler+0x300>)
 800259a:	4e59      	ldr	r6, [pc, #356]	; (8002700 <ADC_Stream0_Handler+0x304>)
 800259c:	ed93 8a00 	vldr	s16, [r3]
 80025a0:	4b58      	ldr	r3, [pc, #352]	; (8002704 <ADC_Stream0_Handler+0x308>)
 80025a2:	4f59      	ldr	r7, [pc, #356]	; (8002708 <ADC_Stream0_Handler+0x30c>)
 80025a4:	edd3 5a00 	vldr	s11, [r3]
 80025a8:	4b58      	ldr	r3, [pc, #352]	; (800270c <ADC_Stream0_Handler+0x310>)
 80025aa:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 800277c <ADC_Stream0_Handler+0x380>
 80025ae:	ed93 fa00 	vldr	s30, [r3]
 80025b2:	4b57      	ldr	r3, [pc, #348]	; (8002710 <ADC_Stream0_Handler+0x314>)
 80025b4:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8002780 <ADC_Stream0_Handler+0x384>
 80025b8:	edd3 8a00 	vldr	s17, [r3]
 80025bc:	4b55      	ldr	r3, [pc, #340]	; (8002714 <ADC_Stream0_Handler+0x318>)
 80025be:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8002784 <ADC_Stream0_Handler+0x388>
 80025c2:	ed93 5a00 	vldr	s10, [r3]
 80025c6:	4b54      	ldr	r3, [pc, #336]	; (8002718 <ADC_Stream0_Handler+0x31c>)
 80025c8:	4954      	ldr	r1, [pc, #336]	; (800271c <ADC_Stream0_Handler+0x320>)
 80025ca:	edd3 fa00 	vldr	s31, [r3]
 80025ce:	4b54      	ldr	r3, [pc, #336]	; (8002720 <ADC_Stream0_Handler+0x324>)
 80025d0:	4a54      	ldr	r2, [pc, #336]	; (8002724 <ADC_Stream0_Handler+0x328>)
 80025d2:	ed93 ba00 	vldr	s22, [r3]
 80025d6:	4b54      	ldr	r3, [pc, #336]	; (8002728 <ADC_Stream0_Handler+0x32c>)
 80025d8:	edd3 3a00 	vldr	s7, [r3]
 80025dc:	4b53      	ldr	r3, [pc, #332]	; (800272c <ADC_Stream0_Handler+0x330>)
 80025de:	ed93 9a00 	vldr	s18, [r3]
 80025e2:	4b53      	ldr	r3, [pc, #332]	; (8002730 <ADC_Stream0_Handler+0x334>)
 80025e4:	edd3 ba00 	vldr	s23, [r3]
 80025e8:	4b52      	ldr	r3, [pc, #328]	; (8002734 <ADC_Stream0_Handler+0x338>)
 80025ea:	ed93 3a00 	vldr	s6, [r3]
 80025ee:	4b52      	ldr	r3, [pc, #328]	; (8002738 <ADC_Stream0_Handler+0x33c>)
 80025f0:	edd3 9a00 	vldr	s19, [r3]
 80025f4:	4b51      	ldr	r3, [pc, #324]	; (800273c <ADC_Stream0_Handler+0x340>)
 80025f6:	ed93 da00 	vldr	s26, [r3]
 80025fa:	4b51      	ldr	r3, [pc, #324]	; (8002740 <ADC_Stream0_Handler+0x344>)
 80025fc:	edd3 6a00 	vldr	s13, [r3]
 8002600:	4b50      	ldr	r3, [pc, #320]	; (8002744 <ADC_Stream0_Handler+0x348>)
 8002602:	edcd 6a01 	vstr	s13, [sp, #4]
 8002606:	ed93 ca00 	vldr	s24, [r3]
 800260a:	4b4f      	ldr	r3, [pc, #316]	; (8002748 <ADC_Stream0_Handler+0x34c>)
 800260c:	edd3 ea00 	vldr	s29, [r3]
 8002610:	4b4e      	ldr	r3, [pc, #312]	; (800274c <ADC_Stream0_Handler+0x350>)
 8002612:	edd3 6a00 	vldr	s13, [r3]
 8002616:	4b4e      	ldr	r3, [pc, #312]	; (8002750 <ADC_Stream0_Handler+0x354>)
 8002618:	edcd 6a02 	vstr	s13, [sp, #8]
 800261c:	edd3 ca00 	vldr	s25, [r3]
 8002620:	4b4c      	ldr	r3, [pc, #304]	; (8002754 <ADC_Stream0_Handler+0x358>)
 8002622:	edd3 6a00 	vldr	s13, [r3]
 8002626:	4b4c      	ldr	r3, [pc, #304]	; (8002758 <ADC_Stream0_Handler+0x35c>)
 8002628:	edcd 6a05 	vstr	s13, [sp, #20]
 800262c:	edd3 6a00 	vldr	s13, [r3]
 8002630:	4b4a      	ldr	r3, [pc, #296]	; (800275c <ADC_Stream0_Handler+0x360>)
 8002632:	edcd 6a08 	vstr	s13, [sp, #32]
 8002636:	edd3 6a00 	vldr	s13, [r3]
 800263a:	4b49      	ldr	r3, [pc, #292]	; (8002760 <ADC_Stream0_Handler+0x364>)
 800263c:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8002640:	edd3 6a00 	vldr	s13, [r3]
 8002644:	4b47      	ldr	r3, [pc, #284]	; (8002764 <ADC_Stream0_Handler+0x368>)
 8002646:	edcd 6a00 	vstr	s13, [sp]
 800264a:	edd3 6a00 	vldr	s13, [r3]
 800264e:	4b46      	ldr	r3, [pc, #280]	; (8002768 <ADC_Stream0_Handler+0x36c>)
 8002650:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 8002654:	edd3 6a00 	vldr	s13, [r3]
 8002658:	4b44      	ldr	r3, [pc, #272]	; (800276c <ADC_Stream0_Handler+0x370>)
 800265a:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 800265e:	edd3 6a00 	vldr	s13, [r3]
 8002662:	4b43      	ldr	r3, [pc, #268]	; (8002770 <ADC_Stream0_Handler+0x374>)
 8002664:	edcd 6a06 	vstr	s13, [sp, #24]
 8002668:	edd3 6a00 	vldr	s13, [r3]
 800266c:	4663      	mov	r3, ip
 800266e:	f9b9 0000 	ldrsh.w	r0, [r9]
 8002672:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8002676:	edd6 6a00 	vldr	s13, [r6]
 800267a:	4684      	mov	ip, r0
 800267c:	4618      	mov	r0, r3
 800267e:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8002682:	edd7 6a00 	vldr	s13, [r7]
 8002686:	edcd 6a07 	vstr	s13, [sp, #28]
 800268a:	edde 6a00 	vldr	s13, [lr]
 800268e:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 8002692:	edd8 6a00 	vldr	s13, [r8]
 8002696:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 800269a:	e180      	b.n	800299e <ADC_Stream0_Handler+0x5a2>
 800269c:	24006286 	.word	0x24006286
 80026a0:	24006285 	.word	0x24006285
 80026a4:	58024400 	.word	0x58024400
 80026a8:	240077c0 	.word	0x240077c0
 80026ac:	24000f9a 	.word	0x24000f9a
 80026b0:	240061f4 	.word	0x240061f4
 80026b4:	00000000 	.word	0x00000000
 80026b8:	24000690 	.word	0x24000690
 80026bc:	3b000000 	.word	0x3b000000
 80026c0:	20001000 	.word	0x20001000
 80026c4:	20001800 	.word	0x20001800
 80026c8:	2400a7e4 	.word	0x2400a7e4
 80026cc:	24006280 	.word	0x24006280
 80026d0:	2400739a 	.word	0x2400739a
 80026d4:	240005fc 	.word	0x240005fc
 80026d8:	240051d4 	.word	0x240051d4
 80026dc:	240051c8 	.word	0x240051c8
 80026e0:	ffff0007 	.word	0xffff0007
 80026e4:	240051b6 	.word	0x240051b6
 80026e8:	240051b4 	.word	0x240051b4
 80026ec:	24000604 	.word	0x24000604
 80026f0:	24000630 	.word	0x24000630
 80026f4:	24000634 	.word	0x24000634
 80026f8:	24000600 	.word	0x24000600
 80026fc:	24000648 	.word	0x24000648
 8002700:	2400062c 	.word	0x2400062c
 8002704:	2400064c 	.word	0x2400064c
 8002708:	24000680 	.word	0x24000680
 800270c:	2400060c 	.word	0x2400060c
 8002710:	24000640 	.word	0x24000640
 8002714:	24000644 	.word	0x24000644
 8002718:	24000608 	.word	0x24000608
 800271c:	20001808 	.word	0x20001808
 8002720:	24000658 	.word	0x24000658
 8002724:	20001008 	.word	0x20001008
 8002728:	2400065c 	.word	0x2400065c
 800272c:	24000614 	.word	0x24000614
 8002730:	24000650 	.word	0x24000650
 8002734:	24000654 	.word	0x24000654
 8002738:	24000610 	.word	0x24000610
 800273c:	24000668 	.word	0x24000668
 8002740:	2400066c 	.word	0x2400066c
 8002744:	2400061c 	.word	0x2400061c
 8002748:	24000660 	.word	0x24000660
 800274c:	24000664 	.word	0x24000664
 8002750:	24000618 	.word	0x24000618
 8002754:	24000678 	.word	0x24000678
 8002758:	2400067c 	.word	0x2400067c
 800275c:	24000624 	.word	0x24000624
 8002760:	24000670 	.word	0x24000670
 8002764:	24000674 	.word	0x24000674
 8002768:	24000620 	.word	0x24000620
 800276c:	24000688 	.word	0x24000688
 8002770:	2400068c 	.word	0x2400068c
 8002774:	24000638 	.word	0x24000638
 8002778:	2400063c 	.word	0x2400063c
 800277c:	24000684 	.word	0x24000684
 8002780:	24000628 	.word	0x24000628
 8002784:	240005fe 	.word	0x240005fe
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8002788:	eef0 6a65 	vmov.f32	s13, s11

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800278c:	0798      	lsls	r0, r3, #30
 800278e:	eeb0 6a45 	vmov.f32	s12, s10
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8002792:	ee3f fa2a 	vadd.f32	s30, s30, s21
 8002796:	eee8 6a04 	vfma.f32	s13, s16, s8
 800279a:	eea8 6a84 	vfma.f32	s12, s17, s8
 800279e:	ee7f fa8a 	vadd.f32	s31, s31, s20
 80027a2:	eeef 6a24 	vfma.f32	s13, s30, s9
 80027a6:	eeaf 6aa4 	vfma.f32	s12, s31, s9
 80027aa:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027ae:	ee36 6a07 	vadd.f32	s12, s12, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80027b2:	f100 811d 	bmi.w	80029f0 <ADC_Stream0_Handler+0x5f4>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80027b6:	eef0 5a63 	vmov.f32	s11, s7

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80027ba:	075d      	lsls	r5, r3, #29
 80027bc:	eeb0 5a43 	vmov.f32	s10, s6
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80027c0:	ee79 3a0e 	vadd.f32	s7, s18, s28
 80027c4:	eeeb 5a04 	vfma.f32	s11, s22, s8
 80027c8:	eeab 5a84 	vfma.f32	s10, s23, s8
 80027cc:	ee79 9aad 	vadd.f32	s19, s19, s27
 80027d0:	eee3 5aa4 	vfma.f32	s11, s7, s9
 80027d4:	eea9 5aa4 	vfma.f32	s10, s19, s9
 80027d8:	ee35 9aa6 	vadd.f32	s18, s11, s13
 80027dc:	ee75 9a06 	vadd.f32	s19, s10, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80027e0:	f100 8117 	bmi.w	8002a12 <ADC_Stream0_Handler+0x616>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80027e4:	ed9d 5a01 	vldr	s10, [sp, #4]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80027e8:	0718      	lsls	r0, r3, #28
 80027ea:	eddd 5a02 	vldr	s11, [sp, #8]
 80027ee:	eead 5a04 	vfma.f32	s10, s26, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80027f2:	eddd 3a04 	vldr	s7, [sp, #16]
 80027f6:	eeee 5a84 	vfma.f32	s11, s29, s8
 80027fa:	ed9d 3a03 	vldr	s6, [sp, #12]
 80027fe:	ee7c 3a23 	vadd.f32	s7, s24, s7
 8002802:	ee73 ca2c 	vadd.f32	s25, s6, s25
 8002806:	eea3 5aa4 	vfma.f32	s10, s7, s9
 800280a:	eeec 5aa4 	vfma.f32	s11, s25, s9
 800280e:	ee35 ca09 	vadd.f32	s24, s10, s18
 8002812:	ee75 caa9 	vadd.f32	s25, s11, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8002816:	f100 81a4 	bmi.w	8002b62 <ADC_Stream0_Handler+0x766>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800281a:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800281e:	f013 0010 	ands.w	r0, r3, #16
 8002822:	ed9d 3a05 	vldr	s6, [sp, #20]
 8002826:	eddd 5a00 	vldr	s11, [sp]
 800282a:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 800282e:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002832:	ed9d 5a0d 	vldr	s10, [sp, #52]	; 0x34
 8002836:	eee5 fa84 	vfma.f32	s31, s11, s8
 800283a:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 800283e:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002842:	ed9d 5a0c 	vldr	s10, [sp, #48]	; 0x30
 8002846:	eea5 faa4 	vfma.f32	s30, s11, s9
 800284a:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800284e:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002850:	ee75 5a25 	vadd.f32	s11, s10, s11
 8002854:	eee5 faa4 	vfma.f32	s31, s11, s9
 8002858:	ee3f fa0c 	vadd.f32	s30, s30, s24
 800285c:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 8002860:	ee7f faac 	vadd.f32	s31, s31, s25
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002864:	f040 819a 	bne.w	8002b9c <ADC_Stream0_Handler+0x7a0>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002868:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800286c:	ea4f 008c 	mov.w	r0, ip, lsl #2
 8002870:	eddd 5a0e 	vldr	s11, [sp, #56]	; 0x38
 8002874:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 8002878:	eee3 5a84 	vfma.f32	s11, s7, s8
 800287c:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002880:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
 8002884:	eea3 5a84 	vfma.f32	s10, s7, s8
 8002888:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800288c:	4de0      	ldr	r5, [pc, #896]	; (8002c10 <ADC_Stream0_Handler+0x814>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800288e:	ee73 3a8f 	vadd.f32	s7, s7, s30
 8002892:	ed9d fa11 	vldr	s30, [sp, #68]	; 0x44
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002896:	4428      	add	r0, r5
 8002898:	4dde      	ldr	r5, [pc, #888]	; (8002c14 <ADC_Stream0_Handler+0x818>)
 800289a:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800289e:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 80028a2:	ee73 3a8f 	vadd.f32	s7, s7, s30
 80028a6:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 80028aa:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80028ae:	eddf 3ada 	vldr	s7, [pc, #872]	; 8002c18 <ADC_Stream0_Handler+0x81c>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80028b2:	ee7f 5a25 	vadd.f32	s11, s30, s11
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80028b6:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80028ba:	ee3f 5a85 	vadd.f32	s10, s31, s10
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80028be:	ee25 5a23 	vmul.f32	s10, s10, s7
 80028c2:	ed80 5a00 	vstr	s10, [r0]
 80028c6:	f10c 0001 	add.w	r0, ip, #1
 80028ca:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 80028ce:	edcc 5a00 	vstr	s11, [ip]
 80028d2:	fa0f fc80 	sxth.w	ip, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80028d6:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 80028da:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80028de:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		if(idx < BSIZE*4)
 80028e2:	f2c0 81dd 	blt.w	8002ca0 <ADC_Stream0_Handler+0x8a4>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 80028e6:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028ea:	eddd 5a00 	vldr	s11, [sp]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80028ee:	eddd 3a06 	vldr	s7, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028f2:	eeb0 5a68 	vmov.f32	s10, s17
			EXTI->SWIER1 |= GPIO_PIN_14;
 80028f6:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80028f8:	eef0 8a47 	vmov.f32	s17, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80028fc:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002900:	eef0 5a48 	vmov.f32	s11, s16
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002904:	edcd ea02 	vstr	s29, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002908:	eeb0 8a67 	vmov.f32	s16, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800290c:	ed8d da01 	vstr	s26, [sp, #4]
 8002910:	eef0 ea69 	vmov.f32	s29, s19
 8002914:	eeb0 da49 	vmov.f32	s26, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002918:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800291c:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002920:	eef0 3a4b 	vmov.f32	s7, s22
 8002924:	eeb0 3a6b 	vmov.f32	s6, s23
			EXTI->SWIER1 |= GPIO_PIN_14;
 8002928:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800292c:	eef0 ba46 	vmov.f32	s23, s12
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002930:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002934:	eeb0 ba66 	vmov.f32	s22, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 8002938:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
 800293c:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 8002940:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002944:	edcd fa07 	vstr	s31, [sp, #28]
 8002948:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800294c:	edcd ca00 	vstr	s25, [sp]
 8002950:	ed8d ca05 	vstr	s24, [sp, #20]
			EXTI->SWIER1 |= GPIO_PIN_14;
 8002954:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002956:	ed8d 6a11 	vstr	s12, [sp, #68]	; 0x44
 800295a:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800295e:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 8002962:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 8002966:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800296a:	eef0 9a6d 	vmov.f32	s19, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 800296e:	eddd ca03 	vldr	s25, [sp, #12]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002972:	eeb0 9a4e 	vmov.f32	s18, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 8002976:	ed9d ca04 	vldr	s24, [sp, #16]
		inE2Rold = inER;                           inE2Iold = inEI;
 800297a:	eef0 fa4a 	vmov.f32	s31, s20
 800297e:	eeb0 fa6a 	vmov.f32	s30, s21
	while(k--)
 8002982:	3b01      	subs	r3, #1
 8002984:	eef0 7a61 	vmov.f32	s15, s3
 8002988:	eeb0 6a41 	vmov.f32	s12, s2
 800298c:	3108      	adds	r1, #8
 800298e:	b218      	sxth	r0, r3
 8002990:	3208      	adds	r2, #8
 8002992:	1c43      	adds	r3, r0, #1
 8002994:	d05a      	beq.n	8002a4c <ADC_Stream0_Handler+0x650>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8002996:	eeb0 1a40 	vmov.f32	s2, s0
 800299a:	eef0 1a60 	vmov.f32	s3, s1
 800299e:	eeb0 7a62 	vmov.f32	s14, s5
 80029a2:	ed51 0a01 	vldr	s1, [r1, #-4]
 80029a6:	ed51 2a02 	vldr	s5, [r1, #-8]
 80029aa:	eef0 6a42 	vmov.f32	s13, s4
 80029ae:	ed12 0a01 	vldr	s0, [r2, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80029b2:	07c5      	lsls	r5, r0, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80029b4:	ee32 2a87 	vadd.f32	s4, s5, s14
 80029b8:	b283      	uxth	r3, r0
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 80029ba:	eeb0 7a60 	vmov.f32	s14, s1
 80029be:	eea1 7a84 	vfma.f32	s14, s3, s8
 80029c2:	eea2 7a24 	vfma.f32	s14, s4, s9
 80029c6:	ed12 2a02 	vldr	s4, [r2, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80029ca:	ee76 6a82 	vadd.f32	s13, s13, s4
 80029ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029d2:	eeb0 7a40 	vmov.f32	s14, s0
 80029d6:	eea1 7a04 	vfma.f32	s14, s2, s8
 80029da:	eea6 7aa4 	vfma.f32	s14, s13, s9
 80029de:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80029e2:	f57f aed1 	bpl.w	8002788 <ADC_Stream0_Handler+0x38c>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 80029e6:	eeb0 aa47 	vmov.f32	s20, s14
 80029ea:	eef0 aa67 	vmov.f32	s21, s15
 80029ee:	e7c8      	b.n	8002982 <ADC_Stream0_Handler+0x586>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029f0:	eeb0 5a68 	vmov.f32	s10, s17
 80029f4:	eef0 5a48 	vmov.f32	s11, s16
 80029f8:	eef0 8a47 	vmov.f32	s17, s14
 80029fc:	eeb0 8a67 	vmov.f32	s16, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 8002a00:	eef0 da46 	vmov.f32	s27, s12
 8002a04:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8002a08:	eef0 fa4a 	vmov.f32	s31, s20
 8002a0c:	eeb0 fa6a 	vmov.f32	s30, s21
 8002a10:	e7b7      	b.n	8002982 <ADC_Stream0_Handler+0x586>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a12:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002a16:	edcd 9a03 	vstr	s19, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a1a:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002a1e:	ed8d 9a04 	vstr	s18, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a22:	eeb0 5a68 	vmov.f32	s10, s17
 8002a26:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a2a:	eef0 ba46 	vmov.f32	s23, s12
 8002a2e:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a32:	eef0 8a47 	vmov.f32	s17, s14
 8002a36:	eeb0 8a67 	vmov.f32	s16, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002a3a:	eef0 9a6d 	vmov.f32	s19, s27
 8002a3e:	eeb0 9a4e 	vmov.f32	s18, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 8002a42:	eef0 fa4a 	vmov.f32	s31, s20
 8002a46:	eeb0 fa6a 	vmov.f32	s30, s21
 8002a4a:	e79a      	b.n	8002982 <ADC_Stream0_Handler+0x586>
 8002a4c:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8002a50:	4603      	mov	r3, r0
 8002a52:	f8a9 c000 	strh.w	ip, [r9]
 8002a56:	edc8 7a00 	vstr	s15, [r8]
 8002a5a:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8002a5e:	8023      	strh	r3, [r4, #0]
 8002a60:	edce 7a00 	vstr	s15, [lr]
 8002a64:	eddd 7a07 	vldr	s15, [sp, #28]
 8002a68:	4b6c      	ldr	r3, [pc, #432]	; (8002c1c <ADC_Stream0_Handler+0x820>)
 8002a6a:	edc7 7a00 	vstr	s15, [r7]
 8002a6e:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8002a72:	edc6 7a00 	vstr	s15, [r6]
 8002a76:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8002a7a:	edc3 7a00 	vstr	s15, [r3]
 8002a7e:	eddd 7a06 	vldr	s15, [sp, #24]
 8002a82:	4b67      	ldr	r3, [pc, #412]	; (8002c20 <ADC_Stream0_Handler+0x824>)
 8002a84:	edc3 7a00 	vstr	s15, [r3]
 8002a88:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8002a8c:	4b65      	ldr	r3, [pc, #404]	; (8002c24 <ADC_Stream0_Handler+0x828>)
 8002a8e:	edc3 7a00 	vstr	s15, [r3]
 8002a92:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8002a96:	4b64      	ldr	r3, [pc, #400]	; (8002c28 <ADC_Stream0_Handler+0x82c>)
 8002a98:	edc3 7a00 	vstr	s15, [r3]
 8002a9c:	eddd 7a00 	vldr	s15, [sp]
 8002aa0:	4b62      	ldr	r3, [pc, #392]	; (8002c2c <ADC_Stream0_Handler+0x830>)
 8002aa2:	edc3 7a00 	vstr	s15, [r3]
 8002aa6:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8002aaa:	4b61      	ldr	r3, [pc, #388]	; (8002c30 <ADC_Stream0_Handler+0x834>)
 8002aac:	edc3 7a00 	vstr	s15, [r3]
 8002ab0:	eddd 7a08 	vldr	s15, [sp, #32]
 8002ab4:	4b5f      	ldr	r3, [pc, #380]	; (8002c34 <ADC_Stream0_Handler+0x838>)
 8002ab6:	edc3 7a00 	vstr	s15, [r3]
 8002aba:	eddd 7a05 	vldr	s15, [sp, #20]
 8002abe:	4b5e      	ldr	r3, [pc, #376]	; (8002c38 <ADC_Stream0_Handler+0x83c>)
 8002ac0:	edc3 7a00 	vstr	s15, [r3]
 8002ac4:	4b5d      	ldr	r3, [pc, #372]	; (8002c3c <ADC_Stream0_Handler+0x840>)
 8002ac6:	eddd 7a02 	vldr	s15, [sp, #8]
 8002aca:	edc3 ca00 	vstr	s25, [r3]
 8002ace:	4b5c      	ldr	r3, [pc, #368]	; (8002c40 <ADC_Stream0_Handler+0x844>)
 8002ad0:	edc3 7a00 	vstr	s15, [r3]
 8002ad4:	4b5b      	ldr	r3, [pc, #364]	; (8002c44 <ADC_Stream0_Handler+0x848>)
 8002ad6:	eddd 7a01 	vldr	s15, [sp, #4]
 8002ada:	edc3 ea00 	vstr	s29, [r3]
 8002ade:	4b5a      	ldr	r3, [pc, #360]	; (8002c48 <ADC_Stream0_Handler+0x84c>)
 8002ae0:	ed83 ca00 	vstr	s24, [r3]
 8002ae4:	4b59      	ldr	r3, [pc, #356]	; (8002c4c <ADC_Stream0_Handler+0x850>)
 8002ae6:	edc3 7a00 	vstr	s15, [r3]
 8002aea:	4b59      	ldr	r3, [pc, #356]	; (8002c50 <ADC_Stream0_Handler+0x854>)
 8002aec:	edca 1a00 	vstr	s3, [sl]
 8002af0:	ed83 da00 	vstr	s26, [r3]
 8002af4:	4b57      	ldr	r3, [pc, #348]	; (8002c54 <ADC_Stream0_Handler+0x858>)
 8002af6:	edcb 0a00 	vstr	s1, [fp]
 8002afa:	edc3 9a00 	vstr	s19, [r3]
 8002afe:	4b56      	ldr	r3, [pc, #344]	; (8002c58 <ADC_Stream0_Handler+0x85c>)
 8002b00:	ed83 3a00 	vstr	s6, [r3]
 8002b04:	4b55      	ldr	r3, [pc, #340]	; (8002c5c <ADC_Stream0_Handler+0x860>)
 8002b06:	edc3 ba00 	vstr	s23, [r3]
 8002b0a:	4b55      	ldr	r3, [pc, #340]	; (8002c60 <ADC_Stream0_Handler+0x864>)
 8002b0c:	ed83 9a00 	vstr	s18, [r3]
 8002b10:	4b54      	ldr	r3, [pc, #336]	; (8002c64 <ADC_Stream0_Handler+0x868>)
 8002b12:	edc3 3a00 	vstr	s7, [r3]
 8002b16:	4b54      	ldr	r3, [pc, #336]	; (8002c68 <ADC_Stream0_Handler+0x86c>)
 8002b18:	ed83 ba00 	vstr	s22, [r3]
 8002b1c:	4b53      	ldr	r3, [pc, #332]	; (8002c6c <ADC_Stream0_Handler+0x870>)
 8002b1e:	edc3 fa00 	vstr	s31, [r3]
 8002b22:	4b53      	ldr	r3, [pc, #332]	; (8002c70 <ADC_Stream0_Handler+0x874>)
 8002b24:	ed83 5a00 	vstr	s10, [r3]
 8002b28:	4b52      	ldr	r3, [pc, #328]	; (8002c74 <ADC_Stream0_Handler+0x878>)
 8002b2a:	edc3 8a00 	vstr	s17, [r3]
 8002b2e:	4b52      	ldr	r3, [pc, #328]	; (8002c78 <ADC_Stream0_Handler+0x87c>)
 8002b30:	ed83 fa00 	vstr	s30, [r3]
 8002b34:	4b51      	ldr	r3, [pc, #324]	; (8002c7c <ADC_Stream0_Handler+0x880>)
 8002b36:	edc3 5a00 	vstr	s11, [r3]
 8002b3a:	4b51      	ldr	r3, [pc, #324]	; (8002c80 <ADC_Stream0_Handler+0x884>)
 8002b3c:	ed83 8a00 	vstr	s16, [r3]
 8002b40:	4b50      	ldr	r3, [pc, #320]	; (8002c84 <ADC_Stream0_Handler+0x888>)
 8002b42:	ed83 2a00 	vstr	s4, [r3]
 8002b46:	4b50      	ldr	r3, [pc, #320]	; (8002c88 <ADC_Stream0_Handler+0x88c>)
 8002b48:	ed83 1a00 	vstr	s2, [r3]
 8002b4c:	4b4f      	ldr	r3, [pc, #316]	; (8002c8c <ADC_Stream0_Handler+0x890>)
 8002b4e:	ed83 0a00 	vstr	s0, [r3]
 8002b52:	4b4f      	ldr	r3, [pc, #316]	; (8002c90 <ADC_Stream0_Handler+0x894>)
 8002b54:	edc3 2a00 	vstr	s5, [r3]
		}

		// LED_YELLOW_OFF;

	}
 8002b58:	b015      	add	sp, #84	; 0x54
 8002b5a:	ecbd 8b10 	vpop	{d8-d15}
 8002b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002b62:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002b66:	edcd ea02 	vstr	s29, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002b6a:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002b6e:	ed8d da01 	vstr	s26, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002b72:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8002b76:	edcd ca0c 	vstr	s25, [sp, #48]	; 0x30
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002b7a:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8002b7e:	ed8d ca0d 	vstr	s24, [sp, #52]	; 0x34
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002b82:	eef0 ea69 	vmov.f32	s29, s19
 8002b86:	eeb0 da49 	vmov.f32	s26, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002b8a:	eef0 ba46 	vmov.f32	s23, s12
 8002b8e:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002b92:	eef0 8a47 	vmov.f32	s17, s14
 8002b96:	eeb0 8a67 	vmov.f32	s16, s15
 8002b9a:	e6e6      	b.n	800296a <ADC_Stream0_Handler+0x56e>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002b9c:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002ba0:	eeb0 3a6b 	vmov.f32	s6, s23
 8002ba4:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002ba8:	edcd ea02 	vstr	s29, [sp, #8]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002bac:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002bb0:	eeb0 5a68 	vmov.f32	s10, s17
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002bb4:	eddd 5a05 	vldr	s11, [sp, #20]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002bb8:	eef0 ea69 	vmov.f32	s29, s19
 8002bbc:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002bc0:	eef0 ba46 	vmov.f32	s23, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002bc4:	eeb0 da49 	vmov.f32	s26, s18
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002bc8:	edcd 5a08 	vstr	s11, [sp, #32]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002bcc:	eeb0 ba66 	vmov.f32	s22, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002bd0:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002bd4:	eef0 8a47 	vmov.f32	s17, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002bd8:	ed8d ca05 	vstr	s24, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002bdc:	eef0 5a48 	vmov.f32	s11, s16
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8002be0:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002be4:	eeb0 8a67 	vmov.f32	s16, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 8002be8:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8002bec:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002bf0:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8002bf4:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 8002bf8:	e6b3      	b.n	8002962 <ADC_Stream0_Handler+0x566>
			__HAL_RCC_PLL2FRACN_CONFIG(FT8FracDivCoeff + 1);
 8002bfa:	4d26      	ldr	r5, [pc, #152]	; (8002c94 <ADC_Stream0_Handler+0x898>)
 8002bfc:	4926      	ldr	r1, [pc, #152]	; (8002c98 <ADC_Stream0_Handler+0x89c>)
 8002bfe:	6bee      	ldr	r6, [r5, #60]	; 0x3c
 8002c00:	8808      	ldrh	r0, [r1, #0]
 8002c02:	4926      	ldr	r1, [pc, #152]	; (8002c9c <ADC_Stream0_Handler+0x8a0>)
 8002c04:	3001      	adds	r0, #1
 8002c06:	4031      	ands	r1, r6
 8002c08:	ea41 01c0 	orr.w	r1, r1, r0, lsl #3
 8002c0c:	63e9      	str	r1, [r5, #60]	; 0x3c
 8002c0e:	e491      	b.n	8002534 <ADC_Stream0_Handler+0x138>
 8002c10:	2000d800 	.word	0x2000d800
 8002c14:	2000f800 	.word	0x2000f800
 8002c18:	34000000 	.word	0x34000000
 8002c1c:	2400068c 	.word	0x2400068c
 8002c20:	24000688 	.word	0x24000688
 8002c24:	24000620 	.word	0x24000620
 8002c28:	24000674 	.word	0x24000674
 8002c2c:	24000670 	.word	0x24000670
 8002c30:	24000624 	.word	0x24000624
 8002c34:	2400067c 	.word	0x2400067c
 8002c38:	24000678 	.word	0x24000678
 8002c3c:	24000618 	.word	0x24000618
 8002c40:	24000664 	.word	0x24000664
 8002c44:	24000660 	.word	0x24000660
 8002c48:	2400061c 	.word	0x2400061c
 8002c4c:	2400066c 	.word	0x2400066c
 8002c50:	24000668 	.word	0x24000668
 8002c54:	24000610 	.word	0x24000610
 8002c58:	24000654 	.word	0x24000654
 8002c5c:	24000650 	.word	0x24000650
 8002c60:	24000614 	.word	0x24000614
 8002c64:	2400065c 	.word	0x2400065c
 8002c68:	24000658 	.word	0x24000658
 8002c6c:	24000608 	.word	0x24000608
 8002c70:	24000644 	.word	0x24000644
 8002c74:	24000640 	.word	0x24000640
 8002c78:	2400060c 	.word	0x2400060c
 8002c7c:	2400064c 	.word	0x2400064c
 8002c80:	24000648 	.word	0x24000648
 8002c84:	24000600 	.word	0x24000600
 8002c88:	24000634 	.word	0x24000634
 8002c8c:	24000630 	.word	0x24000630
 8002c90:	24000604 	.word	0x24000604
 8002c94:	58024400 	.word	0x58024400
 8002c98:	240051b4 	.word	0x240051b4
 8002c9c:	ffff0007 	.word	0xffff0007
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002ca0:	eddd 5a06 	vldr	s11, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002ca4:	eeb0 3a6b 	vmov.f32	s6, s23
 8002ca8:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002cac:	edcd ea02 	vstr	s29, [sp, #8]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002cb0:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002cb4:	eeb0 5a68 	vmov.f32	s10, s17
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cb8:	eddd 5a00 	vldr	s11, [sp]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002cbc:	eef0 ea69 	vmov.f32	s29, s19
 8002cc0:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002cc4:	eef0 ba46 	vmov.f32	s23, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cc8:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002ccc:	eeb0 da49 	vmov.f32	s26, s18
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cd0:	eddd 5a05 	vldr	s11, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002cd4:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002cd8:	eef0 8a47 	vmov.f32	s17, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002cdc:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002ce0:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002ce4:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002ce8:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cec:	edcd ca00 	vstr	s25, [sp]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002cf0:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002cf4:	eeb0 8a67 	vmov.f32	s16, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8002cf8:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002cfc:	ed8d ca05 	vstr	s24, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002d00:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
 8002d04:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 8002d08:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8002d0c:	e770      	b.n	8002bf0 <ADC_Stream0_Handler+0x7f4>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 8002d0e:	4a08      	ldr	r2, [pc, #32]	; (8002d30 <ADC_Stream0_Handler+0x934>)
 8002d10:	4b08      	ldr	r3, [pc, #32]	; (8002d34 <ADC_Stream0_Handler+0x938>)
 8002d12:	ed92 0a00 	vldr	s0, [r2]
 8002d16:	edd3 7a00 	vldr	s15, [r3]
 8002d1a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002d1e:	f000 f80b 	bl	8002d38 <SDR_ComputeLO>
 8002d22:	f7ff bb8c 	b.w	800243e <ADC_Stream0_Handler+0x42>
			IntCounter = 0;
 8002d26:	2200      	movs	r2, #0
 8002d28:	801a      	strh	r2, [r3, #0]
 8002d2a:	f7ff bbe8 	b.w	80024fe <ADC_Stream0_Handler+0x102>
 8002d2e:	bf00      	nop
 8002d30:	240061f4 	.word	0x240061f4
 8002d34:	24007bd4 	.word	0x24007bd4

08002d38 <SDR_ComputeLO>:

#include <arm_const_structs.h>

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8002d38:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 8002d3a:	4b51      	ldr	r3, [pc, #324]	; (8002e80 <SDR_ComputeLO+0x148>)
 8002d3c:	edd3 7a00 	vldr	s15, [r3]
 8002d40:	eef4 7a40 	vcmp.f32	s15, s0
{
 8002d44:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8002d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4c:	d175      	bne.n	8002e3a <SDR_ComputeLO+0x102>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002d4e:	4a4d      	ldr	r2, [pc, #308]	; (8002e84 <SDR_ComputeLO+0x14c>)
 8002d50:	4b4d      	ldr	r3, [pc, #308]	; (8002e88 <SDR_ComputeLO+0x150>)
 8002d52:	ed92 8a00 	vldr	s16, [r2]
 8002d56:	ed93 7a00 	vldr	s14, [r3]
 8002d5a:	4c4c      	ldr	r4, [pc, #304]	; (8002e8c <SDR_ComputeLO+0x154>)
 8002d5c:	4d4c      	ldr	r5, [pc, #304]	; (8002e90 <SDR_ComputeLO+0x158>)
 8002d5e:	484d      	ldr	r0, [pc, #308]	; (8002e94 <SDR_ComputeLO+0x15c>)
 8002d60:	4b4d      	ldr	r3, [pc, #308]	; (8002e98 <SDR_ComputeLO+0x160>)
 8002d62:	edd4 5a00 	vldr	s11, [r4]
 8002d66:	edd5 7a00 	vldr	s15, [r5]
 8002d6a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002d6e:	edd0 6a00 	vldr	s13, [r0]
 8002d72:	4a4a      	ldr	r2, [pc, #296]	; (8002e9c <SDR_ComputeLO+0x164>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002d74:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 8002d78:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002d7a:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002d7e:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002d80:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002d84:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002d86:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002d8a:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002d8e:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002d92:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002d96:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002d9a:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002d9e:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002da2:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002da6:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002daa:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dae:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002db2:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002db6:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dba:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dbe:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002dc2:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dc6:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002dca:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dce:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002dd2:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002dd6:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dda:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dde:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002de2:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002de6:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002dea:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002dee:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002df2:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002df6:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002dfa:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8002dfe:	d1b9      	bne.n	8002d74 <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002e00:	ee66 6a06 	vmul.f32	s13, s12, s12
 8002e04:	edc5 7a00 	vstr	s15, [r5]
 8002e08:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002ea0 <SDR_ComputeLO+0x168>
 8002e0c:	eddf 4a25 	vldr	s9, [pc, #148]	; 8002ea4 <SDR_ComputeLO+0x16c>
 8002e10:	eef0 7a66 	vmov.f32	s15, s13
 8002e14:	4a24      	ldr	r2, [pc, #144]	; (8002ea8 <SDR_ComputeLO+0x170>)
 8002e16:	4b25      	ldr	r3, [pc, #148]	; (8002eac <SDR_ComputeLO+0x174>)
 8002e18:	ed82 5a00 	vstr	s10, [r2]
 8002e1c:	eee5 7a05 	vfma.f32	s15, s10, s10
 8002e20:	ed83 6a00 	vstr	s12, [r3]
 8002e24:	edc4 5a00 	vstr	s11, [r4]
}	
 8002e28:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e30:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002e34:	edc0 7a00 	vstr	s15, [r0]
}	
 8002e38:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002e3a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002eb0 <SDR_ComputeLO+0x178>
 8002e3e:	4a1d      	ldr	r2, [pc, #116]	; (8002eb4 <SDR_ComputeLO+0x17c>)
 8002e40:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 8002e44:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002e48:	ed92 7a00 	vldr	s14, [r2]
 8002e4c:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8002e50:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8002e54:	eeb0 0b49 	vmov.f64	d0, d9
 8002e58:	f011 f88e 	bl	8013f78 <cos>
 8002e5c:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8002e60:	4b08      	ldr	r3, [pc, #32]	; (8002e84 <SDR_ComputeLO+0x14c>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002e62:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002e66:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002e6a:	f011 f8d1 	bl	8014010 <sin>
 8002e6e:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002e72:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <SDR_ComputeLO+0x150>)
 8002e74:	eeb1 7a47 	vneg.f32	s14, s14
 8002e78:	ed83 7a00 	vstr	s14, [r3]
 8002e7c:	e76d      	b.n	8002d5a <SDR_ComputeLO+0x22>
 8002e7e:	bf00      	nop
 8002e80:	24000204 	.word	0x24000204
 8002e84:	24000694 	.word	0x24000694
 8002e88:	2400069c 	.word	0x2400069c
 8002e8c:	24000208 	.word	0x24000208
 8002e90:	240006b4 	.word	0x240006b4
 8002e94:	24000200 	.word	0x24000200
 8002e98:	24005a04 	.word	0x24005a04
 8002e9c:	24005204 	.word	0x24005204
 8002ea0:	46000200 	.word	0x46000200
 8002ea4:	39000000 	.word	0x39000000
 8002ea8:	240006b8 	.word	0x240006b8
 8002eac:	240006bc 	.word	0x240006bc
 8002eb0:	40c90fdb 	.word	0x40c90fdb
 8002eb4:	24006224 	.word	0x24006224

08002eb8 <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002eb8:	089b      	lsrs	r3, r3, #2
 8002eba:	d028      	beq.n	8002f0e <SDR_2R_toC_f32+0x56>
 8002ebc:	3010      	adds	r0, #16
 8002ebe:	3110      	adds	r1, #16
 8002ec0:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002ec2:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002ec6:	3110      	adds	r1, #16
 8002ec8:	3010      	adds	r0, #16
 8002eca:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002ecc:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002ed0:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002ed4:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002ed8:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002edc:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002ee0:	f842 cc38 	str.w	ip, [r2, #-56]
 8002ee4:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002ee8:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002eec:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002ef0:	f842 cc30 	str.w	ip, [r2, #-48]
 8002ef4:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002ef8:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002efc:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8002f00:	f842 cc28 	str.w	ip, [r2, #-40]
 8002f04:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8002f08:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 8002f0c:	d1d9      	bne.n	8002ec2 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 8002f0e:	4770      	bx	lr

08002f10 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8002f10:	4b35      	ldr	r3, [pc, #212]	; (8002fe8 <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 8002f12:	3110      	adds	r1, #16
 8002f14:	3210      	adds	r2, #16
 8002f16:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002f18:	eddf 5a34 	vldr	s11, [pc, #208]	; 8002fec <SDR_downconvert_f32+0xdc>
 8002f1c:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 8002f20:	b510      	push	{r4, lr}
 8002f22:	4c33      	ldr	r4, [pc, #204]	; (8002ff0 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002f24:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 8002f28:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002f2a:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 8002f2e:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002f30:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002f34:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 8002f38:	3310      	adds	r3, #16
 8002f3a:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002f3c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002f40:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002f44:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 8002f48:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002f4a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 8002f4e:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002f52:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002f56:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002f5a:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002f5e:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002f62:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002f66:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002f6e:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002f72:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002f76:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002f7a:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002f7e:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8002f82:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002f86:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002f8a:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002f8e:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002f92:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002f96:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8002f9a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8002f9e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002fa2:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8002fa6:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8002faa:	ee66 6a26 	vmul.f32	s13, s12, s13
 8002fae:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8002fb2:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8002fb6:	ee66 6a87 	vmul.f32	s13, s13, s14
 8002fba:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8002fbe:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8002fc2:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002fc6:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8002fca:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 8002fce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fd2:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8002fd6:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8002fda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fde:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 8002fe2:	d19f      	bne.n	8002f24 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 8002fe4:	bd10      	pop	{r4, pc}
 8002fe6:	bf00      	nop
 8002fe8:	24005204 	.word	0x24005204
 8002fec:	3a000000 	.word	0x3a000000
 8002ff0:	24005a04 	.word	0x24005a04

08002ff4 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8002ff4:	b410      	push	{r4}
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8002ff6:	0894      	lsrs	r4, r2, #2
	while(blkCnt--)
 8002ff8:	2c00      	cmp	r4, #0
 8002ffa:	d057      	beq.n	80030ac <SDR_float_to_DAC_audio+0xb8>
 8002ffc:	1e63      	subs	r3, r4, #1
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002ffe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003002:	fa1f fc83 	uxth.w	ip, r3
 8003006:	4b2c      	ldr	r3, [pc, #176]	; (80030b8 <SDR_float_to_DAC_audio+0xc4>)
 8003008:	edd3 7a00 	vldr	s15, [r3]
 800300c:	f100 0310 	add.w	r3, r0, #16
 8003010:	3020      	adds	r0, #32
 8003012:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 8003016:	f101 0008 	add.w	r0, r1, #8
 800301a:	eeb0 5a47 	vmov.f32	s10, s14
 800301e:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003022:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 8003026:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003028:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 800302c:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 800302e:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003032:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003036:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 800303a:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 800303c:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003040:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003044:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003048:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 800304c:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003050:	ee15 4a10 	vmov	r4, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003054:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003058:	f820 4c10 	strh.w	r4, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 800305c:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003060:	ee15 4a90 	vmov	r4, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003064:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003068:	f820 4c0e 	strh.w	r4, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 800306c:	ee16 4a10 	vmov	r4, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003070:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003074:	f820 4c0c 	strh.w	r4, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8003078:	ee16 4a90 	vmov	r4, s13
 800307c:	f820 4c0a 	strh.w	r4, [r0, #-10]
	while(blkCnt--)
 8003080:	d1cb      	bne.n	800301a <SDR_float_to_DAC_audio+0x26>
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8003082:	f001 031f 	and.w	r3, r1, #31
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8003086:	0092      	lsls	r2, r2, #2
 8003088:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800308a:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800308e:	480b      	ldr	r0, [pc, #44]	; (80030bc <SDR_float_to_DAC_audio+0xc8>)
 8003090:	440a      	add	r2, r1
 8003092:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8003096:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8003098:	1a53      	subs	r3, r2, r1
 800309a:	2b00      	cmp	r3, #0
 800309c:	dcf9      	bgt.n	8003092 <SDR_float_to_DAC_audio+0x9e>
 800309e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80030a2:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 80030a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030aa:	4770      	bx	lr
    if ( dsize > 0 ) { 
 80030ac:	2a00      	cmp	r2, #0
 80030ae:	d1e8      	bne.n	8003082 <SDR_float_to_DAC_audio+0x8e>
 80030b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	2400621c 	.word	0x2400621c
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 80030c0:	0892      	lsrs	r2, r2, #2
 80030c2:	d016      	beq.n	80030f2 <SDR_memcpy_f32+0x32>
 80030c4:	3110      	adds	r1, #16
 80030c6:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 80030c8:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 80030cc:	3110      	adds	r1, #16
 80030ce:	3a01      	subs	r2, #1
 80030d0:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 80030d4:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 80030d8:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 80030dc:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 80030e0:	f851 3c18 	ldr.w	r3, [r1, #-24]
 80030e4:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 80030e8:	f851 3c14 	ldr.w	r3, [r1, #-20]
 80030ec:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 80030f0:	d1ea      	bne.n	80030c8 <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 80030f2:	4770      	bx	lr

080030f4 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 80030f4:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80030f6:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 80030fa:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 80030fc:	440b      	add	r3, r1
	while(blkCnt--)
 80030fe:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8003102:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 8003106:	d036      	beq.n	8003176 <SDR_mirror_LSB+0x82>
 8003108:	f1a3 0220 	sub.w	r2, r3, #32
 800310c:	f1a3 0c1c 	sub.w	ip, r3, #28
 8003110:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8003114:	4402      	add	r2, r0
 8003116:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003118:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 800311c:	3a20      	subs	r2, #32
 800311e:	3820      	subs	r0, #32
 8003120:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003122:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 8003126:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003128:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 800312c:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003130:	eef1 7a67 	vneg.f32	s15, s15
 8003134:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003138:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 800313c:	f843 cc38 	str.w	ip, [r3, #-56]
 8003140:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8003144:	eef1 7a67 	vneg.f32	s15, s15
 8003148:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 800314c:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8003150:	f843 cc30 	str.w	ip, [r3, #-48]
 8003154:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8003158:	eef1 7a67 	vneg.f32	s15, s15
 800315c:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8003160:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8003164:	f843 cc28 	str.w	ip, [r3, #-40]
 8003168:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 800316c:	eef1 7a67 	vneg.f32	s15, s15
 8003170:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8003174:	d1d0      	bne.n	8003118 <SDR_mirror_LSB+0x24>
	}
}
 8003176:	4770      	bx	lr

08003178 <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8003178:	4929      	ldr	r1, [pc, #164]	; (8003220 <SDR_compute_IIR_parms+0xa8>)
 800317a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003224 <SDR_compute_IIR_parms+0xac>
 800317e:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8003182:	4a29      	ldr	r2, [pc, #164]	; (8003228 <SDR_compute_IIR_parms+0xb0>)
	wr = 2.f * cwpitch / rate * myPI;
 8003184:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003188:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800322c <SDR_compute_IIR_parms+0xb4>
 800318c:	edd2 6a00 	vldr	s13, [r2]
{
 8003190:	b508      	push	{r3, lr}
 8003192:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8003196:	eec7 8aa6 	vdiv.f32	s17, s15, s13
	r = Qfactor;
 800319a:	4b25      	ldr	r3, [pc, #148]	; (8003230 <SDR_compute_IIR_parms+0xb8>)
 800319c:	ed93 aa00 	vldr	s20, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80031a0:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 80031a4:	ee6a aa0a 	vmul.f32	s21, s20, s20
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80031a8:	ee7a 9a0a 	vadd.f32	s19, s20, s20
 80031ac:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80031b0:	ee38 8a4a 	vsub.f32	s16, s16, s20
	wr = 2.f * cwpitch / rate * myPI;
 80031b4:	ee68 8a87 	vmul.f32	s17, s17, s14
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80031b8:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 80031bc:	f010 fedc 	bl	8013f78 <cos>
 80031c0:	ee89 7a89 	vdiv.f32	s14, s19, s18
	a1 = -2.f * r * cosw0;
 80031c4:	4b1b      	ldr	r3, [pc, #108]	; (8003234 <SDR_compute_IIR_parms+0xbc>)
	a2 = r2;
 80031c6:	4a1c      	ldr	r2, [pc, #112]	; (8003238 <SDR_compute_IIR_parms+0xc0>)
 80031c8:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80031cc:	eeb0 6b40 	vmov.f64	d6, d0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80031d0:	ee78 8aa8 	vadd.f32	s17, s17, s17
 80031d4:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 80031d8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80031dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80031e0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	a1 = -2.f * r * cosw0;
 80031e4:	ee29 7ac7 	vnmul.f32	s14, s19, s14
 80031e8:	ed83 7a00 	vstr	s14, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 80031ec:	f010 fec4 	bl	8013f78 <cos>
 80031f0:	eeb7 7ae9 	vcvt.f64.f32	d7, s19
 80031f4:	eddf 5a11 	vldr	s11, [pc, #68]	; 800323c <SDR_compute_IIR_parms+0xc4>
 80031f8:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 80031fc:	4b10      	ldr	r3, [pc, #64]	; (8003240 <SDR_compute_IIR_parms+0xc8>)
 80031fe:	eea7 6b40 	vfms.f64	d6, d7, d0
 8003202:	ee28 7a25 	vmul.f32	s14, s16, s11
}
 8003206:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 800320a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800320e:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8003212:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003216:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800321a:	ed83 7a00 	vstr	s14, [r3]
}
 800321e:	bd08      	pop	{r3, pc}
 8003220:	24007bd4 	.word	0x24007bd4
 8003224:	44000000 	.word	0x44000000
 8003228:	24006224 	.word	0x24006224
 800322c:	40490fdb 	.word	0x40490fdb
 8003230:	24006218 	.word	0x24006218
 8003234:	240073a0 	.word	0x240073a0
 8003238:	240073a4 	.word	0x240073a4
 800323c:	3f99999a 	.word	0x3f99999a
 8003240:	24007bcc 	.word	0x24007bcc

08003244 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8003244:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 8003246:	2900      	cmp	r1, #0
 8003248:	d07b      	beq.n	8003342 <SDR_CWPeak+0xfe>
 800324a:	1e4b      	subs	r3, r1, #1
 800324c:	f8df c10c 	ldr.w	ip, [pc, #268]	; 800335c <SDR_CWPeak+0x118>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003250:	493c      	ldr	r1, [pc, #240]	; (8003344 <SDR_CWPeak+0x100>)
 8003252:	3010      	adds	r0, #16
 8003254:	4a3c      	ldr	r2, [pc, #240]	; (8003348 <SDR_CWPeak+0x104>)
 8003256:	ed9c 7a00 	vldr	s14, [ip]
 800325a:	edd1 6a00 	vldr	s13, [r1]
 800325e:	edd2 5a00 	vldr	s11, [r2]
{
 8003262:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003264:	4c39      	ldr	r4, [pc, #228]	; (800334c <SDR_CWPeak+0x108>)
 8003266:	4f3a      	ldr	r7, [pc, #232]	; (8003350 <SDR_CWPeak+0x10c>)
 8003268:	edd4 4a00 	vldr	s9, [r4]
 800326c:	4d39      	ldr	r5, [pc, #228]	; (8003354 <SDR_CWPeak+0x110>)
 800326e:	4e3a      	ldr	r6, [pc, #232]	; (8003358 <SDR_CWPeak+0x114>)
 8003270:	eef1 2a64 	vneg.f32	s5, s9
 8003274:	ed97 3a00 	vldr	s6, [r7]
 8003278:	ed95 6a00 	vldr	s12, [r5]
 800327c:	ed96 5a00 	vldr	s10, [r6]
 8003280:	ee66 4ac7 	vnmul.f32	s9, s13, s14
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003284:	ed50 7a03 	vldr	s15, [r0, #-12]
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003288:	ee26 4ac5 	vnmul.f32	s8, s13, s10
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800328c:	ed50 6a04 	vldr	s13, [r0, #-16]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003290:	ed10 7a02 	vldr	s14, [r0, #-8]
	while(blkCnt--)
 8003294:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003296:	eeb0 5a64 	vmov.f32	s10, s9
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800329a:	ed50 3a05 	vldr	s7, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800329e:	eea2 4a86 	vfma.f32	s8, s5, s12
	while(blkCnt--)
 80032a2:	3b01      	subs	r3, #1
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032a4:	eea2 5a83 	vfma.f32	s10, s5, s6
	while(blkCnt--)
 80032a8:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032ac:	eea6 5aa5 	vfma.f32	s10, s13, s11
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80032b0:	eea5 4a25 	vfma.f32	s8, s10, s11
		*buf++ = y0;
 80032b4:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032b8:	edd2 5a00 	vldr	s11, [r2]
 80032bc:	edd1 6a00 	vldr	s13, [r1]
 80032c0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80032c4:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032c8:	ee25 7a87 	vmul.f32	s14, s11, s14
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032cc:	ee65 3aa3 	vmul.f32	s7, s11, s7
 80032d0:	eee6 7ac3 	vfms.f32	s15, s13, s6
 80032d4:	eea6 7ac5 	vfms.f32	s14, s13, s10
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032d8:	eef1 2a64 	vneg.f32	s5, s9
 80032dc:	eee4 7ac5 	vfms.f32	s15, s9, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80032e0:	eeb0 5a63 	vmov.f32	s10, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032e4:	eea4 7ae7 	vfms.f32	s14, s9, s15
 80032e8:	eea6 5ae7 	vfms.f32	s10, s13, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80032ec:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80032f0:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80032f4:	eea4 5ac7 	vfms.f32	s10, s9, s14
 80032f8:	eeb0 3a45 	vmov.f32	s6, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80032fc:	ee25 5a87 	vmul.f32	s10, s11, s14
 8003300:	eea6 5ac4 	vfms.f32	s10, s13, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003304:	eeb0 4a67 	vmov.f32	s8, s15
 8003308:	eed6 7a86 	vfnms.f32	s15, s13, s12
 800330c:	eea6 4ac6 	vfms.f32	s8, s13, s12
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003310:	ee25 6a83 	vmul.f32	s12, s11, s6
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003314:	eea4 5aa7 	vfma.f32	s10, s9, s15
 8003318:	eea6 6ac4 	vfms.f32	s12, s13, s8
		*buf++ = y0;
 800331c:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 8003320:	ed00 5a06 	vstr	s10, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003324:	eea4 6ac5 	vfms.f32	s12, s9, s10
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 8003328:	ed00 6a05 	vstr	s12, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 800332c:	d1a8      	bne.n	8003280 <SDR_CWPeak+0x3c>
 800332e:	ed87 3a00 	vstr	s6, [r7]
 8003332:	ed86 5a00 	vstr	s10, [r6]
 8003336:	ed85 6a00 	vstr	s12, [r5]
 800333a:	ed8c 7a00 	vstr	s14, [ip]
	}
}
 800333e:	bcf0      	pop	{r4, r5, r6, r7}
 8003340:	4770      	bx	lr
 8003342:	4770      	bx	lr
 8003344:	240073a4 	.word	0x240073a4
 8003348:	24007bcc 	.word	0x24007bcc
 800334c:	240073a0 	.word	0x240073a0
 8003350:	240006a4 	.word	0x240006a4
 8003354:	240006a8 	.word	0x240006a8
 8003358:	240006b0 	.word	0x240006b0
 800335c:	240006ac 	.word	0x240006ac

08003360 <SDR_demodAM_AGC>:

#ifdef RECEIVE_AM

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

		if(pk < audiotmp)
		{
			pk = audiotmp;
			hangcnt = Hcount[AM];
 8003364:	4b3c      	ldr	r3, [pc, #240]	; (8003458 <SDR_demodAM_AGC+0xf8>)
{
 8003366:	b082      	sub	sp, #8
 8003368:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8003478 <SDR_demodAM_AGC+0x118>
 800336c:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
			hangcnt = Hcount[AM];
 8003370:	881c      	ldrh	r4, [r3, #0]
 8003372:	ed98 7a00 	vldr	s14, [r8]

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8003376:	eddf 4a39 	vldr	s9, [pc, #228]	; 800345c <SDR_demodAM_AGC+0xfc>

		if(hangcnt == 0)
			pk  *= Decay[AM];

		// DC removal filter -----------------------
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800337a:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8003460 <SDR_demodAM_AGC+0x100>
 800337e:	4f39      	ldr	r7, [pc, #228]	; (8003464 <SDR_demodAM_AGC+0x104>)
 8003380:	4a39      	ldr	r2, [pc, #228]	; (8003468 <SDR_demodAM_AGC+0x108>)
 8003382:	4d3a      	ldr	r5, [pc, #232]	; (800346c <SDR_demodAM_AGC+0x10c>)
 8003384:	4e3a      	ldr	r6, [pc, #232]	; (8003470 <SDR_demodAM_AGC+0x110>)
			pk  *= Decay[AM];
 8003386:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 800347c <SDR_demodAM_AGC+0x11c>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800338a:	edd0 7a01 	vldr	s15, [r0, #4]
			hangcnt = Hcount[AM];
 800338e:	4623      	mov	r3, r4
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8003390:	edd0 6a00 	vldr	s13, [r0]
 8003394:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003398:	eee6 7aa6 	vfma.f32	s15, s13, s13
 800339c:	edcd 7a01 	vstr	s15, [sp, #4]
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 80033a0:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 80033a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 80033ac:	bfa8      	it	ge
 80033ae:	eef1 5ae7 	vsqrtge.f32	s11, s15
		if(pk < audiotmp)
 80033b2:	edd2 7a00 	vldr	s15, [r2]
      *pOut = 0.0f;
 80033b6:	bfb8      	it	lt
 80033b8:	eef0 5a64 	vmovlt.f32	s11, s9
 80033bc:	eef4 7ae5 	vcmpe.f32	s15, s11
 80033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c4:	d52c      	bpl.n	8003420 <SDR_demodAM_AGC+0xc0>
			hangcnt = Hcount[AM];
 80033c6:	eef0 7a65 	vmov.f32	s15, s11
			pk = audiotmp;
 80033ca:	edc2 5a00 	vstr	s11, [r2]
			hangcnt = Hcount[AM];
 80033ce:	602c      	str	r4, [r5, #0]
		audiotmp /= max(pk, AgcThreshold);
 80033d0:	ed96 6a00 	vldr	s12, [r6]
 80033d4:	fe87 6a86 	vmaxnm.f32	s12, s15, s12
 80033d8:	eec5 6a86 	vdiv.f32	s13, s11, s12
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80033dc:	eef0 5a66 	vmov.f32	s11, s13
		audiotmp /= max(pk, AgcThreshold);
 80033e0:	edc7 6a00 	vstr	s13, [r7]
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80033e4:	eee7 5a05 	vfma.f32	s11, s14, s10
		if(hangcnt == 0)
 80033e8:	b9e3      	cbnz	r3, 8003424 <SDR_demodAM_AGC+0xc4>
			pk  *= Decay[AM];
 80033ea:	edde 6a00 	vldr	s13, [lr]
	for(k=j=0; k<BSIZE*2; k+=2)
 80033ee:	3008      	adds	r0, #8
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80033f0:	edcd 5a00 	vstr	s11, [sp]
			pk  *= Decay[AM];
 80033f4:	ee66 6aa7 	vmul.f32	s13, s13, s15
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80033f8:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80033fc:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80033fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 8003402:	ed9d 7a00 	vldr	s14, [sp]
			pk  *= Decay[AM];
 8003406:	edc2 6a00 	vstr	s13, [r2]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800340a:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 800340e:	d1bc      	bne.n	800338a <SDR_demodAM_AGC+0x2a>
		// -----------------------------------------
	}
	PeakAudioValue=pk;
 8003410:	4b18      	ldr	r3, [pc, #96]	; (8003474 <SDR_demodAM_AGC+0x114>)
 8003412:	6812      	ldr	r2, [r2, #0]
 8003414:	ed88 7a00 	vstr	s14, [r8]
 8003418:	601a      	str	r2, [r3, #0]
	if(hangcnt > 0)  hangcnt--;
}
 800341a:	b002      	add	sp, #8
 800341c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(hangcnt == 0)
 8003420:	682b      	ldr	r3, [r5, #0]
 8003422:	e7d5      	b.n	80033d0 <SDR_demodAM_AGC+0x70>
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8003424:	edcd 5a00 	vstr	s11, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003428:	3008      	adds	r0, #8
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800342a:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 800342e:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8003430:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 8003434:	ed9d 7a00 	vldr	s14, [sp]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8003438:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 800343c:	d1a5      	bne.n	800338a <SDR_demodAM_AGC+0x2a>
	PeakAudioValue=pk;
 800343e:	490d      	ldr	r1, [pc, #52]	; (8003474 <SDR_demodAM_AGC+0x114>)
	if(hangcnt > 0)  hangcnt--;
 8003440:	2b00      	cmp	r3, #0
	PeakAudioValue=pk;
 8003442:	6812      	ldr	r2, [r2, #0]
 8003444:	ed88 7a00 	vstr	s14, [r8]
 8003448:	600a      	str	r2, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
 800344a:	dd01      	ble.n	8003450 <SDR_demodAM_AGC+0xf0>
 800344c:	3b01      	subs	r3, #1
 800344e:	602b      	str	r3, [r5, #0]
}
 8003450:	b002      	add	sp, #8
 8003452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003456:	bf00      	nop
 8003458:	240051e8 	.word	0x240051e8
 800345c:	00000000 	.word	0x00000000
 8003460:	3f75c28f 	.word	0x3f75c28f
 8003464:	24007bc8 	.word	0x24007bc8
 8003468:	2400a80c 	.word	0x2400a80c
 800346c:	2400a4a4 	.word	0x2400a4a4
 8003470:	24000774 	.word	0x24000774
 8003474:	24006214 	.word	0x24006214
 8003478:	240006a0 	.word	0x240006a0
 800347c:	24000f9c 	.word	0x24000f9c

08003480 <SDR_demodSSB_CW_AGC>:
#endif

//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003484:	4b38      	ldr	r3, [pc, #224]	; (8003568 <SDR_demodSSB_CW_AGC+0xe8>)
 8003486:	f241 0c04 	movw	ip, #4100	; 0x1004
		if(pk < sav)
 800348a:	4c38      	ldr	r4, [pc, #224]	; (800356c <SDR_demodSSB_CW_AGC+0xec>)
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 800348c:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8003490:	4484      	add	ip, r0
 8003492:	f8b3 8002 	ldrh.w	r8, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8003496:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 800349a:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 800349c:	edd4 7a00 	vldr	s15, [r4]
 80034a0:	4d33      	ldr	r5, [pc, #204]	; (8003570 <SDR_demodSSB_CW_AGC+0xf0>)
 80034a2:	4f34      	ldr	r7, [pc, #208]	; (8003574 <SDR_demodSSB_CW_AGC+0xf4>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80034a4:	4e34      	ldr	r6, [pc, #208]	; (8003578 <SDR_demodSSB_CW_AGC+0xf8>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80034a6:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8003584 <SDR_demodSSB_CW_AGC+0x104>
 80034aa:	e011      	b.n	80034d0 <SDR_demodSSB_CW_AGC+0x50>
			if(CurrentMode == CW) pk  *= Decay[CW];
 80034ac:	7830      	ldrb	r0, [r6, #0]
 80034ae:	2803      	cmp	r0, #3
 80034b0:	d050      	beq.n	8003554 <SDR_demodSSB_CW_AGC+0xd4>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 80034b2:	2801      	cmp	r0, #1
 80034b4:	ed94 7a00 	vldr	s14, [r4]
 80034b8:	bf0c      	ite	eq
 80034ba:	edda 7a01 	vldreq	s15, [sl, #4]
 80034be:	edda 7a02 	vldrne	s15, [sl, #8]
 80034c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034c6:	edc4 7a00 	vstr	s15, [r4]
	for(k=j=0; k<BSIZE*2; k+=2)
 80034ca:	3308      	adds	r3, #8
 80034cc:	459c      	cmp	ip, r3
 80034ce:	d02b      	beq.n	8003528 <SDR_demodSSB_CW_AGC+0xa8>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80034d0:	ed93 7a00 	vldr	s14, [r3]
 80034d4:	ed53 6a01 	vldr	s13, [r3, #-4]
 80034d8:	ee27 7a07 	vmul.f32	s14, s14, s14
 80034dc:	eea6 7aa6 	vfma.f32	s14, s13, s13
      *pOut = sqrtf(in);
 80034e0:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 80034e4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80034e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ec:	d528      	bpl.n	8003540 <SDR_demodSSB_CW_AGC+0xc0>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80034ee:	7830      	ldrb	r0, [r6, #0]
			pk = sav;
 80034f0:	ed84 6a00 	vstr	s12, [r4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80034f4:	2803      	cmp	r0, #3
 80034f6:	d025      	beq.n	8003544 <SDR_demodSSB_CW_AGC+0xc4>
 80034f8:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80034fc:	2801      	cmp	r0, #1
 80034fe:	bf0c      	ite	eq
 8003500:	4642      	moveq	r2, r8
 8003502:	464a      	movne	r2, r9
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8003504:	ed53 6a01 	vldr	s13, [r3, #-4]
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003508:	602a      	str	r2, [r5, #0]
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 800350a:	ed97 7a00 	vldr	s14, [r7]
 800350e:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8003512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003516:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 800351a:	2a00      	cmp	r2, #0
 800351c:	d0c6      	beq.n	80034ac <SDR_demodSSB_CW_AGC+0x2c>
	for(k=j=0; k<BSIZE*2; k+=2)
 800351e:	3308      	adds	r3, #8
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003520:	edd4 7a00 	vldr	s15, [r4]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003524:	459c      	cmp	ip, r3
 8003526:	d1d3      	bne.n	80034d0 <SDR_demodSSB_CW_AGC+0x50>
 8003528:	4914      	ldr	r1, [pc, #80]	; (800357c <SDR_demodSSB_CW_AGC+0xfc>)
		}
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 800352a:	2a00      	cmp	r2, #0
	PeakAudioValue=pk;
 800352c:	4b14      	ldr	r3, [pc, #80]	; (8003580 <SDR_demodSSB_CW_AGC+0x100>)
 800352e:	ed81 6a00 	vstr	s12, [r1]
 8003532:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 8003536:	dd01      	ble.n	800353c <SDR_demodSSB_CW_AGC+0xbc>
 8003538:	3a01      	subs	r2, #1
 800353a:	602a      	str	r2, [r5, #0]
}
 800353c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if(hangcnt == 0)
 8003540:	682a      	ldr	r2, [r5, #0]
 8003542:	e7e2      	b.n	800350a <SDR_demodSSB_CW_AGC+0x8a>
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8003544:	ed53 6a01 	vldr	s13, [r3, #-4]
 8003548:	eef0 7a46 	vmov.f32	s15, s12
 800354c:	4672      	mov	r2, lr
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800354e:	f8c5 e000 	str.w	lr, [r5]
 8003552:	e7da      	b.n	800350a <SDR_demodSSB_CW_AGC+0x8a>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003554:	ed94 7a00 	vldr	s14, [r4]
 8003558:	edda 7a03 	vldr	s15, [sl, #12]
 800355c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003560:	edc4 7a00 	vstr	s15, [r4]
 8003564:	e7b1      	b.n	80034ca <SDR_demodSSB_CW_AGC+0x4a>
 8003566:	bf00      	nop
 8003568:	240051e8 	.word	0x240051e8
 800356c:	2400a80c 	.word	0x2400a80c
 8003570:	2400a4a4 	.word	0x2400a4a4
 8003574:	24000774 	.word	0x24000774
 8003578:	24000f9a 	.word	0x24000f9a
 800357c:	24000698 	.word	0x24000698
 8003580:	24006214 	.word	0x24006214
 8003584:	24000f9c 	.word	0x24000f9c

08003588 <make_kaiser>:
	return sum;
}

// Compute an entire Kaiser window
// More efficient than repeatedly calling kaiser(n,M,beta)
int make_kaiser(float * const window,unsigned int const M,float const beta){
 8003588:	b570      	push	{r4, r5, r6, lr}
 800358a:	ed2d 8b02 	vpush	{d8}
	assert(window != NULL);
 800358e:	2800      	cmp	r0, #0
 8003590:	f000 80a1 	beq.w	80036d6 <make_kaiser+0x14e>
	if(window == NULL)
		return -1;
	// Precompute unchanging partial values
	float const numc = M_PI * beta;
 8003594:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	for(int k=2;k<40;k++){
 8003598:	2302      	movs	r3, #2
	const float t = 0.25 * x * x;
 800359a:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
	float sum = 1 + t;
 800359e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	float const numc = M_PI * beta;
 80035a2:	ed9f 4b51 	vldr	d4, [pc, #324]	; 80036e8 <make_kaiser+0x160>
		if(term < 1e-12 * sum)
 80035a6:	ed9f 3b52 	vldr	d3, [pc, #328]	; 80036f0 <make_kaiser+0x168>
	float const numc = M_PI * beta;
 80035aa:	ee27 7b04 	vmul.f64	d7, d7, d4
 80035ae:	eef7 1bc7 	vcvt.f32.f64	s3, d7
	const float t = 0.25 * x * x;
 80035b2:	eeb7 7ae1 	vcvt.f64.f32	d7, s3
 80035b6:	ee27 7b07 	vmul.f64	d7, d7, d7
 80035ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 80035be:	eeb7 5bc7 	vcvt.f32.f64	s10, d7
	float sum = 1 + t;
 80035c2:	ee75 5a25 	vadd.f32	s11, s10, s11
	float term = t;
 80035c6:	eef0 7a45 	vmov.f32	s15, s10
 80035ca:	e002      	b.n	80035d2 <make_kaiser+0x4a>
	for(int k=2;k<40;k++){
 80035cc:	3301      	adds	r3, #1
 80035ce:	2b28      	cmp	r3, #40	; 0x28
 80035d0:	d016      	beq.n	8003600 <make_kaiser+0x78>
		term *= t/(k*k);
 80035d2:	fb03 f203 	mul.w	r2, r3, r3
 80035d6:	ee07 2a10 	vmov	s14, r2
 80035da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80035de:	eec5 6a07 	vdiv.f32	s13, s10, s14
 80035e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
		sum += term;
 80035e6:	ee75 5aa7 	vadd.f32	s11, s11, s15
		if(term < 1e-12 * sum)
 80035ea:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 80035ee:	eeb7 6ae5 	vcvt.f64.f32	d6, s11
 80035f2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80035f6:	eeb4 4bc6 	vcmpe.f64	d4, d6
 80035fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fe:	d5e5      	bpl.n	80035cc <make_kaiser+0x44>
	float const inv_denom = 1. / i0(numc); // Inverse of denominator
	float const pc = 2.0 / (M-1);
 8003600:	1e4d      	subs	r5, r1, #1
 8003602:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8003606:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0

	// The window is symmetrical, so compute only half of it and mirror
	// this won't compute the middle value in an odd-length sequence
	for(int n = 0; n < M/2; n++){
 800360a:	084c      	lsrs	r4, r1, #1
	float const pc = 2.0 / (M-1);
 800360c:	ee07 5a90 	vmov	s15, r5
 8003610:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003614:	ee81 0a25 	vdiv.f32	s0, s2, s11
 8003618:	ee84 7b06 	vdiv.f64	d7, d4, d6
 800361c:	eef7 0bc7 	vcvt.f32.f64	s1, d7
	for(int n = 0; n < M/2; n++){
 8003620:	d04d      	beq.n	80036be <make_kaiser+0x136>
	const float t = 0.25 * x * x;
 8003622:	eeb5 3b00 	vmov.f64	d3, #80	; 0x3e800000  0.250
 8003626:	4686      	mov	lr, r0
		float const p = pc * n  - 1;
 8003628:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
	for(int n = 0; n < M/2; n++){
 800362c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80036f8 <make_kaiser+0x170>
 8003630:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
 8003634:	2200      	movs	r2, #0
		if(term < 1e-12 * sum)
 8003636:	ed9f 4b2e 	vldr	d4, [pc, #184]	; 80036f0 <make_kaiser+0x168>
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 800363a:	ee21 7a87 	vmul.f32	s14, s3, s14
	for(int k=2;k<40;k++){
 800363e:	2302      	movs	r3, #2
	const float t = 0.25 * x * x;
 8003640:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8003644:	ee27 7b07 	vmul.f64	d7, d7, d7
 8003648:	ee27 7b03 	vmul.f64	d7, d7, d3
 800364c:	eeb7 5bc7 	vcvt.f32.f64	s10, d7
	float sum = 1 + t;
 8003650:	ee75 5a01 	vadd.f32	s11, s10, s2
	float term = t;
 8003654:	eef0 7a45 	vmov.f32	s15, s10
 8003658:	e002      	b.n	8003660 <make_kaiser+0xd8>
	for(int k=2;k<40;k++){
 800365a:	3301      	adds	r3, #1
 800365c:	2b28      	cmp	r3, #40	; 0x28
 800365e:	d016      	beq.n	800368e <make_kaiser+0x106>
		term *= t/(k*k);
 8003660:	fb03 f603 	mul.w	r6, r3, r3
 8003664:	ee07 6a10 	vmov	s14, r6
 8003668:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800366c:	eec5 6a07 	vdiv.f32	s13, s10, s14
 8003670:	ee67 7aa6 	vmul.f32	s15, s15, s13
		sum += term;
 8003674:	ee75 5aa7 	vadd.f32	s11, s11, s15
		if(term < 1e-12 * sum)
 8003678:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 800367c:	eeb7 6ae5 	vcvt.f64.f32	d6, s11
 8003680:	ee26 6b04 	vmul.f64	d6, d6, d4
 8003684:	eeb4 2bc6 	vcmpe.f64	d2, d6
 8003688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800368c:	d5e5      	bpl.n	800365a <make_kaiser+0xd2>
	for(int n = 0; n < M/2; n++){
 800368e:	3201      	adds	r2, #1
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 8003690:	ee65 5a80 	vmul.f32	s11, s11, s0
	for(int n = 0; n < M/2; n++){
 8003694:	42a2      	cmp	r2, r4
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 8003696:	ecee 5a01 	vstmia	lr!, {s11}
 800369a:	ed6c 5a01 	vstmdb	ip!, {s11}
	for(int n = 0; n < M/2; n++){
 800369e:	d00e      	beq.n	80036be <make_kaiser+0x136>
		float const p = pc * n  - 1;
 80036a0:	ee07 2a90 	vmov	s15, r2
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 80036a4:	eef0 6a41 	vmov.f32	s13, s2
		float const p = pc * n  - 1;
 80036a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036ac:	eef0 7a48 	vmov.f32	s15, s16
 80036b0:	eee0 7a87 	vfma.f32	s15, s1, s14
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 80036b4:	eee7 6ae7 	vfms.f32	s13, s15, s15
 80036b8:	eeb1 7ae6 	vsqrt.f32	s14, s13
 80036bc:	e7bd      	b.n	800363a <make_kaiser+0xb2>
	}
	// If sequence length is odd, middle value is unity
	if(M & 1)
 80036be:	07cb      	lsls	r3, r1, #31
 80036c0:	d505      	bpl.n	80036ce <make_kaiser+0x146>
		window[(M-1)/2] = 1; // The -1 is actually unnecessary
 80036c2:	086d      	lsrs	r5, r5, #1
 80036c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80036c8:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80036cc:	6003      	str	r3, [r0, #0]

	return 0;
}
 80036ce:	2000      	movs	r0, #0
 80036d0:	ecbd 8b02 	vpop	{d8}
 80036d4:	bd70      	pop	{r4, r5, r6, pc}
	assert(window != NULL);
 80036d6:	4b09      	ldr	r3, [pc, #36]	; (80036fc <make_kaiser+0x174>)
 80036d8:	f44f 71c3 	mov.w	r1, #390	; 0x186
 80036dc:	4a08      	ldr	r2, [pc, #32]	; (8003700 <make_kaiser+0x178>)
 80036de:	4809      	ldr	r0, [pc, #36]	; (8003704 <make_kaiser+0x17c>)
 80036e0:	f00d fcfc 	bl	80110dc <__assert_func>
 80036e4:	f3af 8000 	nop.w
 80036e8:	54442d18 	.word	0x54442d18
 80036ec:	400921fb 	.word	0x400921fb
 80036f0:	812dea11 	.word	0x812dea11
 80036f4:	3d719799 	.word	0x3d719799
 80036f8:	00000000 	.word	0x00000000
 80036fc:	08018088 	.word	0x08018088
 8003700:	080180b0 	.word	0x080180b0
 8003704:	08018098 	.word	0x08018098

08003708 <SetMask>:
		float f;
		if(n <= N/2)
			f = (float)n / N;
		else
			f = (float)(n-N) / N;
		if(f >= low / AudioRate && f <= high /AudioRate)
 8003708:	4b3e      	ldr	r3, [pc, #248]	; (8003804 <SetMask+0xfc>)
	for(int n=0;n<N;n++){
 800370a:	2200      	movs	r2, #0
 800370c:	493e      	ldr	r1, [pc, #248]	; (8003808 <SetMask+0x100>)
			FFTmask[n * 2] = 1024;
		else
			FFTmask[n * 2] = 0;
 800370e:	2000      	movs	r0, #0
		if(f >= low / AudioRate && f <= high /AudioRate)
 8003710:	edd3 7a00 	vldr	s15, [r3]
			f = (float)(n-N) / N;
 8003714:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 800380c <SetMask+0x104>
		if(f >= low / AudioRate && f <= high /AudioRate)
 8003718:	eec0 6a27 	vdiv.f32	s13, s0, s15
 800371c:	eec0 5aa7 	vdiv.f32	s11, s1, s15
{
 8003720:	b5b0      	push	{r4, r5, r7, lr}
 8003722:	af00      	add	r7, sp, #0
	float kaiser_window[M];
 8003724:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
			FFTmask[n * 2] = 1024;
 8003728:	f04f 4489 	mov.w	r4, #1149239296	; 0x44800000
	float kaiser_window[M];
 800372c:	466d      	mov	r5, sp
	for(int n=0;n<N;n++){
 800372e:	e00c      	b.n	800374a <SetMask+0x42>
		if(f >= low / AudioRate && f <= high /AudioRate)
 8003730:	eef4 5ae7 	vcmpe.f32	s11, s15
 8003734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003738:	db1d      	blt.n	8003776 <SetMask+0x6e>
	for(int n=0;n<N;n++){
 800373a:	3201      	adds	r2, #1
			FFTmask[n * 2] = 1024;
 800373c:	f841 4c04 	str.w	r4, [r1, #-4]
		FFTmask[n * 2 + 1] = 0; // Imaginary part
 8003740:	f841 0b08 	str.w	r0, [r1], #8
	for(int n=0;n<N;n++){
 8003744:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003748:	d01d      	beq.n	8003786 <SetMask+0x7e>
			f = (float)n / N;
 800374a:	ee07 2a90 	vmov	s15, r2
			f = (float)(n-N) / N;
 800374e:	f5a2 6380 	sub.w	r3, r2, #1024	; 0x400
		if(n <= N/2)
 8003752:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
			f = (float)n / N;
 8003756:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
			f = (float)(n-N) / N;
 800375a:	ee07 3a90 	vmov	s15, r3
 800375e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			f = (float)n / N;
 8003762:	bfd4      	ite	le
 8003764:	ee67 7a06 	vmulle.f32	s15, s14, s12
			f = (float)(n-N) / N;
 8003768:	ee67 7a86 	vmulgt.f32	s15, s15, s12
		if(f >= low / AudioRate && f <= high /AudioRate)
 800376c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003774:	d9dc      	bls.n	8003730 <SetMask+0x28>
	for(int n=0;n<N;n++){
 8003776:	3201      	adds	r2, #1
			FFTmask[n * 2] = 0;
 8003778:	f841 0c04 	str.w	r0, [r1, #-4]
		FFTmask[n * 2 + 1] = 0; // Imaginary part
 800377c:	f841 0b08 	str.w	r0, [r1], #8
	for(int n=0;n<N;n++){
 8003780:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003784:	d1e1      	bne.n	800374a <SetMask+0x42>
	}


	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTmask, INVERSEFFT, NOREVERSE);
 8003786:	2301      	movs	r3, #1
 8003788:	4c21      	ldr	r4, [pc, #132]	; (8003810 <SetMask+0x108>)
 800378a:	4822      	ldr	r0, [pc, #136]	; (8003814 <SetMask+0x10c>)
 800378c:	461a      	mov	r2, r3
 800378e:	4621      	mov	r1, r4
 8003790:	f7fd faf2 	bl	8000d78 <arm_cfft_f32>
	make_kaiser(kaiser_window,M,Kaiser_beta); //TODO: integrate coefficient in window shaping loop
 8003794:	f240 2101 	movw	r1, #513	; 0x201
 8003798:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800379c:	4628      	mov	r0, r5
 800379e:	f7ff fef3 	bl	8003588 <make_kaiser>


	// Round trip through FFT/IFFT scales by N
	float const gain = 1./N;
	// Shift to beginning of buffer to make causal; apply window and gain
	for(int n = M - 1; n >= 0; n--){
 80037a2:	f605 0004 	addw	r0, r5, #2052	; 0x804
 80037a6:	f504 5280 	add.w	r2, r4, #4096	; 0x1000
	make_kaiser(kaiser_window,M,Kaiser_beta); //TODO: integrate coefficient in window shaping loop
 80037aa:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80037ae:	eddf 6a17 	vldr	s13, [pc, #92]	; 800380c <SetMask+0x104>
		FFTmask[n * 2] = FFTmask[((n-M/2+N)%N) * 2] * kaiser_window[n] * gain;
 80037b2:	f3c1 0309 	ubfx	r3, r1, #0, #10
 80037b6:	ed70 7a01 	vldmdb	r0!, {s15}
 80037ba:	4615      	mov	r5, r2
	for(int n = M - 1; n >= 0; n--){
 80037bc:	3a08      	subs	r2, #8
		FFTmask[n * 2] = FFTmask[((n-M/2+N)%N) * 2] * kaiser_window[n] * gain;
 80037be:	eb04 0cc3 	add.w	ip, r4, r3, lsl #3
 80037c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
	for(int n = M - 1; n >= 0; n--){
 80037c6:	42a5      	cmp	r5, r4
		FFTmask[n * 2] = FFTmask[((n-M/2+N)%N) * 2] * kaiser_window[n] * gain;
 80037c8:	f101 31ff 	add.w	r1, r1, #4294967295
 80037cc:	ed9c 7a00 	vldr	s14, [ip]
 80037d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037d4:	ed82 7a02 	vstr	s14, [r2, #8]
	//	FFTmask[n * 2 + 1] = FFTmask[((n-M/2+N)%N) * 2 + 1];
		FFTmask[n * 2 + 1] = FFTmask[((n-M/2+N)%N) * 2 + 1] * kaiser_window[n] * gain;
 80037d8:	ed9c 7a01 	vldr	s14, [ip, #4]
 80037dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037e0:	edc2 7a03 	vstr	s15, [r2, #12]
	for(int n = M - 1; n >= 0; n--){
 80037e4:	d1e5      	bne.n	80037b2 <SetMask+0xaa>
	}
	// Pad with zeroes on right side
	memset(FFTmask + M * 2,0,(N-M)* 2 * sizeof(*FFTmask));
 80037e6:	f640 72f8 	movw	r2, #4088	; 0xff8
 80037ea:	2100      	movs	r1, #0
 80037ec:	480a      	ldr	r0, [pc, #40]	; (8003818 <SetMask+0x110>)
 80037ee:	f00e fad4 	bl	8011d9a <memset>


	// Now back to frequency domain
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTmask, DIRECTFFT, NOREVERSE);
 80037f2:	2301      	movs	r3, #1
 80037f4:	2200      	movs	r2, #0
 80037f6:	4906      	ldr	r1, [pc, #24]	; (8003810 <SetMask+0x108>)
 80037f8:	4806      	ldr	r0, [pc, #24]	; (8003814 <SetMask+0x10c>)
 80037fa:	f7fd fabd 	bl	8000d78 <arm_cfft_f32>

			blkCnt--;
		}
	}
#endif
}
 80037fe:	46bd      	mov	sp, r7
 8003800:	bdb0      	pop	{r4, r5, r7, pc}
 8003802:	bf00      	nop
 8003804:	24000f80 	.word	0x24000f80
 8003808:	20006804 	.word	0x20006804
 800380c:	3a800000 	.word	0x3a800000
 8003810:	20006800 	.word	0x20006800
 8003814:	08017fa0 	.word	0x08017fa0
 8003818:	20007808 	.word	0x20007808

0800381c <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 800381c:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 800381e:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 8003822:	b082      	sub	sp, #8
 8003824:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 800382c:	f7fc fe08 	bl	8000440 <strlen>
	if( call_len > 6 ) {
 8003830:	2806      	cmp	r0, #6
 8003832:	f200 808e 	bhi.w	8003952 <pack_call+0x136>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 8003836:	78a2      	ldrb	r2, [r4, #2]
 8003838:	4b58      	ldr	r3, [pc, #352]	; (800399c <pack_call+0x180>)
 800383a:	5c9a      	ldrb	r2, [r3, r2]
 800383c:	0752      	lsls	r2, r2, #29
 800383e:	d57b      	bpl.n	8003938 <pack_call+0x11c>
		for (i=0; i<call_len; i++) {
 8003840:	b120      	cbz	r0, 800384c <pack_call+0x30>
			call6[i]=callsign[i];
 8003842:	4602      	mov	r2, r0
 8003844:	4621      	mov	r1, r4
 8003846:	4668      	mov	r0, sp
 8003848:	f00e fb9b 	bl	8011f82 <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 800384c:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 8003850:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8003854:	fa5f fe8e 	uxtb.w	lr, lr
 8003858:	f1be 0f09 	cmp.w	lr, #9
 800385c:	d908      	bls.n	8003870 <pack_call+0x54>
	if( ch == 32 ) {  //space
 800385e:	2b20      	cmp	r3, #32
 8003860:	f000 8095 	beq.w	800398e <pack_call+0x172>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003864:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003868:	2a19      	cmp	r2, #25
 800386a:	d975      	bls.n	8003958 <pack_call+0x13c>
	return -1;
 800386c:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003870:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8003874:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8003878:	b2e4      	uxtb	r4, r4
 800387a:	2c09      	cmp	r4, #9
 800387c:	d907      	bls.n	800388e <pack_call+0x72>
	if( ch == 32 ) {  //space
 800387e:	2b20      	cmp	r3, #32
 8003880:	f000 8083 	beq.w	800398a <pack_call+0x16e>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003884:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003888:	2a19      	cmp	r2, #25
 800388a:	d977      	bls.n	800397c <pack_call+0x160>
	return -1;
 800388c:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 800388e:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8003892:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003896:	b2c9      	uxtb	r1, r1
 8003898:	2909      	cmp	r1, #9
 800389a:	d906      	bls.n	80038aa <pack_call+0x8e>
	if( ch == 32 ) {  //space
 800389c:	2b20      	cmp	r3, #32
 800389e:	d072      	beq.n	8003986 <pack_call+0x16a>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80038a0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80038a4:	2a19      	cmp	r2, #25
 80038a6:	d966      	bls.n	8003976 <pack_call+0x15a>
	return -1;
 80038a8:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80038aa:	f89d 3003 	ldrb.w	r3, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 80038ae:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80038b2:	b2d2      	uxtb	r2, r2
 80038b4:	2a09      	cmp	r2, #9
 80038b6:	d906      	bls.n	80038c6 <pack_call+0xaa>
	if( ch == 32 ) {  //space
 80038b8:	2b20      	cmp	r3, #32
 80038ba:	d062      	beq.n	8003982 <pack_call+0x166>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80038bc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80038c0:	2a19      	cmp	r2, #25
 80038c2:	d955      	bls.n	8003970 <pack_call+0x154>
	return -1;
 80038c4:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80038c6:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 80038ca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b09      	cmp	r3, #9
 80038d2:	d906      	bls.n	80038e2 <pack_call+0xc6>
	if( ch == 32 ) {  //space
 80038d4:	2820      	cmp	r0, #32
 80038d6:	d05d      	beq.n	8003994 <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80038d8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80038dc:	2b19      	cmp	r3, #25
 80038de:	d93f      	bls.n	8003960 <pack_call+0x144>
	return -1;
 80038e0:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80038e2:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 80038e6:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 80038ea:	b2c0      	uxtb	r0, r0
 80038ec:	2809      	cmp	r0, #9
 80038ee:	d907      	bls.n	8003900 <pack_call+0xe4>
	if( ch == 32 ) {  //space
 80038f0:	f1bc 0f20 	cmp.w	ip, #32
 80038f4:	d050      	beq.n	8003998 <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80038f6:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 80038fa:	2819      	cmp	r0, #25
 80038fc:	d933      	bls.n	8003966 <pack_call+0x14a>
	return -1;
 80038fe:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 8003900:	f04f 0c24 	mov.w	ip, #36	; 0x24
 8003904:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 8003908:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 800390c:	eb01 014c 	add.w	r1, r1, ip, lsl #1
	n = n*27+call6[3]-10;
 8003910:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8003914:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8003918:	390a      	subs	r1, #10
 800391a:	440a      	add	r2, r1
	n = n*27+call6[4]-10;
 800391c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003920:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 8003924:	3a0a      	subs	r2, #10
 8003926:	4413      	add	r3, r2
	n = n*27+call6[5]-10;
 8003928:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800392c:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8003930:	3b0a      	subs	r3, #10
 8003932:	4418      	add	r0, r3
	return n;
}
 8003934:	b002      	add	sp, #8
 8003936:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 8003938:	7862      	ldrb	r2, [r4, #1]
 800393a:	5c9b      	ldrb	r3, [r3, r2]
 800393c:	075b      	lsls	r3, r3, #29
 800393e:	d585      	bpl.n	800384c <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 8003940:	2800      	cmp	r0, #0
 8003942:	d083      	beq.n	800384c <pack_call+0x30>
			call6[i]=callsign[i-1];
 8003944:	4602      	mov	r2, r0
 8003946:	4621      	mov	r1, r4
 8003948:	f10d 0001 	add.w	r0, sp, #1
 800394c:	f00e fb19 	bl	8011f82 <memcpy>
 8003950:	e77c      	b.n	800384c <pack_call+0x30>
		return 0;
 8003952:	2000      	movs	r0, #0
}
 8003954:	b002      	add	sp, #8
 8003956:	bd10      	pop	{r4, pc}
		return ch-55;
 8003958:	3b37      	subs	r3, #55	; 0x37
 800395a:	fa5f fe83 	uxtb.w	lr, r3
 800395e:	e787      	b.n	8003870 <pack_call+0x54>
 8003960:	3837      	subs	r0, #55	; 0x37
 8003962:	b2c3      	uxtb	r3, r0
 8003964:	e7bd      	b.n	80038e2 <pack_call+0xc6>
 8003966:	f1ac 0c37 	sub.w	ip, ip, #55	; 0x37
 800396a:	fa5f f08c 	uxtb.w	r0, ip
 800396e:	e7c7      	b.n	8003900 <pack_call+0xe4>
 8003970:	3b37      	subs	r3, #55	; 0x37
 8003972:	b2da      	uxtb	r2, r3
 8003974:	e7a7      	b.n	80038c6 <pack_call+0xaa>
 8003976:	3b37      	subs	r3, #55	; 0x37
 8003978:	b2d9      	uxtb	r1, r3
 800397a:	e796      	b.n	80038aa <pack_call+0x8e>
 800397c:	3b37      	subs	r3, #55	; 0x37
 800397e:	b2dc      	uxtb	r4, r3
 8003980:	e785      	b.n	800388e <pack_call+0x72>
		return 36;
 8003982:	2224      	movs	r2, #36	; 0x24
 8003984:	e79f      	b.n	80038c6 <pack_call+0xaa>
 8003986:	2124      	movs	r1, #36	; 0x24
 8003988:	e78f      	b.n	80038aa <pack_call+0x8e>
 800398a:	2424      	movs	r4, #36	; 0x24
 800398c:	e77f      	b.n	800388e <pack_call+0x72>
 800398e:	f04f 0e24 	mov.w	lr, #36	; 0x24
 8003992:	e76d      	b.n	8003870 <pack_call+0x54>
 8003994:	2324      	movs	r3, #36	; 0x24
 8003996:	e7a4      	b.n	80038e2 <pack_call+0xc6>
 8003998:	2024      	movs	r0, #36	; 0x24
 800399a:	e7b1      	b.n	8003900 <pack_call+0xe4>
 800399c:	080184e0 	.word	0x080184e0

080039a0 <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 80039a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 80039a4:	2300      	movs	r3, #0
{
 80039a6:	b0ed      	sub	sp, #436	; 0x1b4
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80039a8:	4fb0      	ldr	r7, [pc, #704]	; (8003c6c <get_wspr_channel_symbols+0x2cc>)
{
 80039aa:	4605      	mov	r5, r0
	memset(message,0,sizeof(char)*23);
 80039ac:	930b      	str	r3, [sp, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80039ae:	ae0d      	add	r6, sp, #52	; 0x34
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 80039b0:	7804      	ldrb	r4, [r0, #0]
{
 80039b2:	9103      	str	r1, [sp, #12]
	memset(message,0,sizeof(char)*23);
 80039b4:	f8cd 302f 	str.w	r3, [sp, #47]	; 0x2f
 80039b8:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80039bc:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 80039c0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80039c2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80039c4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80039c6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80039c8:	e897 0003 	ldmia.w	r7, {r0, r1}
 80039cc:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 80039d0:	b154      	cbz	r4, 80039e8 <get_wspr_channel_symbols+0x48>
 80039d2:	aa07      	add	r2, sp, #28
 80039d4:	1c6b      	adds	r3, r5, #1
 80039d6:	e000      	b.n	80039da <get_wspr_channel_symbols+0x3a>
 80039d8:	b134      	cbz	r4, 80039e8 <get_wspr_channel_symbols+0x48>
		message[i]=rawmessage[i];
 80039da:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 80039de:	f813 4b01 	ldrb.w	r4, [r3], #1
 80039e2:	1b59      	subs	r1, r3, r5
 80039e4:	2918      	cmp	r1, #24
 80039e6:	d1f7      	bne.n	80039d8 <get_wspr_channel_symbols+0x38>
		i++;
	}

	size_t i1=strcspn(message," ");
 80039e8:	49a1      	ldr	r1, [pc, #644]	; (8003c70 <get_wspr_channel_symbols+0x2d0>)
 80039ea:	a807      	add	r0, sp, #28
 80039ec:	f00e f9dd 	bl	8011daa <strcspn>
	size_t i2=strcspn(message,"/");
 80039f0:	49a0      	ldr	r1, [pc, #640]	; (8003c74 <get_wspr_channel_symbols+0x2d4>)
	size_t i1=strcspn(message," ");
 80039f2:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 80039f4:	a807      	add	r0, sp, #28
 80039f6:	f00e f9d8 	bl	8011daa <strcspn>
	size_t i3=strcspn(message,"<");
 80039fa:	499f      	ldr	r1, [pc, #636]	; (8003c78 <get_wspr_channel_symbols+0x2d8>)
	size_t i2=strcspn(message,"/");
 80039fc:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 80039fe:	a807      	add	r0, sp, #28
 8003a00:	f00e f9d3 	bl	8011daa <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003a04:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 8003a06:	499d      	ldr	r1, [pc, #628]	; (8003c7c <get_wspr_channel_symbols+0x2dc>)
	size_t i3=strcspn(message,"<");
 8003a08:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 8003a0a:	a807      	add	r0, sp, #28
 8003a0c:	f00e f9cd 	bl	8011daa <strcspn>
 8003a10:	4607      	mov	r7, r0
	size_t mlen=strlen(message);
 8003a12:	a807      	add	r0, sp, #28
 8003a14:	f7fc fd14 	bl	8000440 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003a18:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 8003a1a:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 8003a1c:	d804      	bhi.n	8003a28 <get_wspr_channel_symbols+0x88>
 8003a1e:	4286      	cmp	r6, r0
 8003a20:	d102      	bne.n	8003a28 <get_wspr_channel_symbols+0x88>
 8003a22:	4285      	cmp	r5, r0
 8003a24:	f000 8132 	beq.w	8003c8c <get_wspr_channel_symbols+0x2ec>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 8003a28:	b90d      	cbnz	r5, 8003a2e <get_wspr_channel_symbols+0x8e>
 8003a2a:	429f      	cmp	r7, r3
 8003a2c:	d37e      	bcc.n	8003b2c <get_wspr_channel_symbols+0x18c>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 8003a2e:	429e      	cmp	r6, r3
 8003a30:	d303      	bcc.n	8003a3a <get_wspr_channel_symbols+0x9a>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 8003a32:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 8003a34:	b06d      	add	sp, #436	; 0x1b4
 8003a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 8003a3a:	498d      	ldr	r1, [pc, #564]	; (8003c70 <get_wspr_channel_symbols+0x2d0>)
 8003a3c:	a807      	add	r0, sp, #28
 8003a3e:	f00e f9c5 	bl	8011dcc <strtok>
 8003a42:	4605      	mov	r5, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 8003a44:	2e00      	cmp	r6, #0
 8003a46:	d0f4      	beq.n	8003a32 <get_wspr_channel_symbols+0x92>
 8003a48:	f7fc fcfa 	bl	8000440 <strlen>
 8003a4c:	42b0      	cmp	r0, r6
 8003a4e:	d3f0      	bcc.n	8003a32 <get_wspr_channel_symbols+0x92>
		powstr = strtok (NULL," ");
 8003a50:	4987      	ldr	r1, [pc, #540]	; (8003c70 <get_wspr_channel_symbols+0x2d0>)
 8003a52:	2000      	movs	r0, #0
 8003a54:	f00e f9ba 	bl	8011dcc <strtok>
		int power = atoi (powstr);
 8003a58:	f00d fb5e 	bl	8011118 <atoi>
		if( power < 0 ) power=0;
 8003a5c:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8003a5e:	4b88      	ldr	r3, [pc, #544]	; (8003c80 <get_wspr_channel_symbols+0x2e0>)
 8003a60:	bfa8      	it	ge
 8003a62:	203c      	movge	r0, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 8003a64:	4983      	ldr	r1, [pc, #524]	; (8003c74 <get_wspr_channel_symbols+0x2d4>)
 8003a66:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
		power=power+nu[power%10];
 8003a6a:	fba3 2300 	umull	r2, r3, r3, r0
 8003a6e:	aa0d      	add	r2, sp, #52	; 0x34
 8003a70:	08db      	lsrs	r3, r3, #3
 8003a72:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003a76:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 8003a7a:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8003a7e:	4406      	add	r6, r0
	size_t i1 = strcspn(callsign,"/");
 8003a80:	4628      	mov	r0, r5
 8003a82:	f00e f992 	bl	8011daa <strcspn>
	if( callsign[i1+2] == 0 ) {
 8003a86:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 8003a8a:	4607      	mov	r7, r0
	if( callsign[i1+2] == 0 ) {
 8003a8c:	f815 3008 	ldrb.w	r3, [r5, r8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 842b 	beq.w	80042ec <get_wspr_channel_symbols+0x94c>
	} else if( callsign[i1+3]==0 ) {
 8003a96:	eb05 0900 	add.w	r9, r5, r0
 8003a9a:	f899 3003 	ldrb.w	r3, [r9, #3]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f040 8502 	bne.w	80044a8 <get_wspr_channel_symbols+0xb08>
		for (i=0; i<i1; i++) {
 8003aa4:	ab40      	add	r3, sp, #256	; 0x100
 8003aa6:	2800      	cmp	r0, #0
 8003aa8:	f000 857d 	beq.w	80045a6 <get_wspr_channel_symbols+0xc06>
 8003aac:	461a      	mov	r2, r3
 8003aae:	9302      	str	r3, [sp, #8]
 8003ab0:	1c6b      	adds	r3, r5, #1
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	f240 854d 	bls.w	8004554 <get_wspr_channel_symbols+0xbb4>
 8003aba:	1e43      	subs	r3, r0, #1
 8003abc:	2b05      	cmp	r3, #5
 8003abe:	f240 8549 	bls.w	8004554 <get_wspr_channel_symbols+0xbb4>
			call6[i]=callsign[i];
 8003ac2:	682b      	ldr	r3, [r5, #0]
 8003ac4:	0782      	lsls	r2, r0, #30
 8003ac6:	9340      	str	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8003ac8:	f020 0303 	bic.w	r3, r0, #3
 8003acc:	d017      	beq.n	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8003ace:	f503 72d8 	add.w	r2, r3, #432	; 0x1b0
 8003ad2:	5ce9      	ldrb	r1, [r5, r3]
 8003ad4:	446a      	add	r2, sp
 8003ad6:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	4290      	cmp	r0, r2
 8003ade:	d90e      	bls.n	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8003ae0:	5ca9      	ldrb	r1, [r5, r2]
		for (i=0; i<i1; i++) {
 8003ae2:	3302      	adds	r3, #2
			call6[i]=callsign[i];
 8003ae4:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
		for (i=0; i<i1; i++) {
 8003ae8:	4298      	cmp	r0, r3
			call6[i]=callsign[i];
 8003aea:	446a      	add	r2, sp
 8003aec:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8003af0:	d905      	bls.n	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8003af2:	5cea      	ldrb	r2, [r5, r3]
 8003af4:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8003af8:	446b      	add	r3, sp
 8003afa:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 8003afe:	9802      	ldr	r0, [sp, #8]
 8003b00:	f7ff fe8c 	bl	800381c <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8003b04:	f899 3001 	ldrb.w	r3, [r9, #1]
 8003b08:	f815 2008 	ldrb.w	r2, [r5, r8]
		*n=pack_call(call6);
 8003b0c:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 8003b0e:	3b30      	subs	r3, #48	; 0x30
 8003b10:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003b14:	eb02 0243 	add.w	r2, r2, r3, lsl #1
		*m=60000 + 26 + *m;
 8003b18:	f64e 234a 	movw	r3, #59978	; 0xea4a
 8003b1c:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8003b1e:	01db      	lsls	r3, r3, #7
		*nadd=1;
 8003b20:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 8003b22:	f106 0541 	add.w	r5, r6, #65	; 0x41
 8003b26:	4405      	add	r5, r0
 8003b28:	441d      	add	r5, r3
		n=n1;
 8003b2a:	e110      	b.n	8003d4e <get_wspr_channel_symbols+0x3ae>
		callsign=strtok(message,"<> ");
 8003b2c:	4955      	ldr	r1, [pc, #340]	; (8003c84 <get_wspr_channel_symbols+0x2e4>)
 8003b2e:	a807      	add	r0, sp, #28
 8003b30:	f00e f94c 	bl	8011dcc <strtok>
		grid=strtok(NULL," ");
 8003b34:	494e      	ldr	r1, [pc, #312]	; (8003c70 <get_wspr_channel_symbols+0x2d0>)
		callsign=strtok(message,"<> ");
 8003b36:	4607      	mov	r7, r0
		grid=strtok(NULL," ");
 8003b38:	2000      	movs	r0, #0
 8003b3a:	f00e f947 	bl	8011dcc <strtok>
		powstr=strtok(NULL," ");
 8003b3e:	494c      	ldr	r1, [pc, #304]	; (8003c70 <get_wspr_channel_symbols+0x2d0>)
		grid=strtok(NULL," ");
 8003b40:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 8003b42:	2000      	movs	r0, #0
 8003b44:	f00e f942 	bl	8011dcc <strtok>
		int power = atoi(powstr);
 8003b48:	f00d fae6 	bl	8011118 <atoi>
		if( power < 0 ) power=0;
 8003b4c:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8003b4e:	4b4c      	ldr	r3, [pc, #304]	; (8003c80 <get_wspr_channel_symbols+0x2e0>)
 8003b50:	bfa8      	it	ge
 8003b52:	203c      	movge	r0, #60	; 0x3c
 8003b54:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8003b58:	fba3 2300 	umull	r2, r3, r3, r0
 8003b5c:	aa0d      	add	r2, sp, #52	; 0x34
 8003b5e:	08db      	lsrs	r3, r3, #3
 8003b60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003b64:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 8003b68:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8003b6c:	4405      	add	r5, r0
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8003b6e:	4638      	mov	r0, r7
 8003b70:	f7fc fc66 	bl	8000440 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003b74:	4b44      	ldr	r3, [pc, #272]	; (8003c88 <get_wspr_channel_symbols+0x2e8>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003b76:	07ba      	lsls	r2, r7, #30
		ntype=-(power+1);
 8003b78:	ea6f 0505 	mvn.w	r5, r5
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003b7c:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003b7e:	f000 8282 	beq.w	8004086 <get_wspr_channel_symbols+0x6e6>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 8003b82:	07fe      	lsls	r6, r7, #31
 8003b84:	f140 8350 	bpl.w	8004228 <get_wspr_channel_symbols+0x888>
		while (length > 12)
 8003b88:	280c      	cmp	r0, #12
 8003b8a:	f240 853a 	bls.w	8004602 <get_wspr_channel_symbols+0xc62>
 8003b8e:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003b92:	461a      	mov	r2, r3
 8003b94:	4619      	mov	r1, r3
 8003b96:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 8003b98:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 8003b9c:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 8003b9e:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 8003ba2:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			a += ((uint32_t)k[2])<<16;
 8003ba6:	f816 7c0a 	ldrb.w	r7, [r6, #-10]
			c += ((uint32_t)k[11])<<24;
 8003baa:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 8003bae:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 8003bb0:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			c += k[8];
 8003bb4:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			a += ((uint32_t)k[2])<<16;
 8003bb8:	ea4f 4707 	mov.w	r7, r7, lsl #16
			c += ((uint32_t)k[11])<<24;
 8003bbc:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8003bbe:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 8003bc2:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 8003bc6:	eb07 2703 	add.w	r7, r7, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 8003bca:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 8003bce:	4472      	add	r2, lr
			a += k[0];
 8003bd0:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 8003bd4:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 8003bd8:	4477      	add	r7, lr
			b += ((uint32_t)k[5])<<8;
 8003bda:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 8003bde:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 8003be2:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 8003be6:	eb07 670e 	add.w	r7, r7, lr, lsl #24
 8003bea:	eba7 0702 	sub.w	r7, r7, r2
 8003bee:	4467      	add	r7, ip
			b += k[4];
 8003bf0:	f816 cc08 	ldrb.w	ip, [r6, #-8]
			b += ((uint32_t)k[7])<<24;
 8003bf4:	4463      	add	r3, ip
 8003bf6:	f816 cc05 	ldrb.w	ip, [r6, #-5]
			mix(a,b,c);
 8003bfa:	ea87 7732 	eor.w	r7, r7, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 8003bfe:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 8003c02:	440b      	add	r3, r1
			mix(a,b,c);
 8003c04:	441a      	add	r2, r3
 8003c06:	eba3 0307 	sub.w	r3, r3, r7
 8003c0a:	ea83 63b7 	eor.w	r3, r3, r7, ror #26
 8003c0e:	eb07 0102 	add.w	r1, r7, r2
 8003c12:	eba2 0203 	sub.w	r2, r2, r3
 8003c16:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003c1a:	440b      	add	r3, r1
 8003c1c:	eba1 0102 	sub.w	r1, r1, r2
 8003c20:	ea81 4732 	eor.w	r7, r1, r2, ror #16
 8003c24:	441a      	add	r2, r3
 8003c26:	eba3 0307 	sub.w	r3, r3, r7
 8003c2a:	eb07 0c02 	add.w	ip, r7, r2
 8003c2e:	ea83 3177 	eor.w	r1, r3, r7, ror #13
 8003c32:	4637      	mov	r7, r6
		while (length > 12)
 8003c34:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8003c38:	eba2 0201 	sub.w	r2, r2, r1
 8003c3c:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003c40:	4461      	add	r1, ip
		while (length > 12)
 8003c42:	d8a9      	bhi.n	8003b98 <get_wspr_channel_symbols+0x1f8>
 8003c44:	4663      	mov	r3, ip
		switch(length)                   /* all the case statements fall through */
 8003c46:	3801      	subs	r0, #1
 8003c48:	280b      	cmp	r0, #11
 8003c4a:	f200 829c 	bhi.w	8004186 <get_wspr_channel_symbols+0x7e6>
 8003c4e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003c52:	027f      	.short	0x027f
 8003c54:	0279027c 	.word	0x0279027c
 8003c58:	02740276 	.word	0x02740276
 8003c5c:	026e0271 	.word	0x026e0271
 8003c60:	0269026b 	.word	0x0269026b
 8003c64:	02630266 	.word	0x02630266
 8003c68:	0260      	.short	0x0260
 8003c6a:	bf00      	nop
 8003c6c:	08015168 	.word	0x08015168
 8003c70:	08018294 	.word	0x08018294
 8003c74:	080180bc 	.word	0x080180bc
 8003c78:	080180c0 	.word	0x080180c0
 8003c7c:	080180c4 	.word	0x080180c4
 8003c80:	cccccccd 	.word	0xcccccccd
 8003c84:	080180c8 	.word	0x080180c8
 8003c88:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8003c8c:	49cb      	ldr	r1, [pc, #812]	; (8003fbc <get_wspr_channel_symbols+0x61c>)
 8003c8e:	a807      	add	r0, sp, #28
 8003c90:	f00e f89c 	bl	8011dcc <strtok>
		grid = strtok(NULL," ");
 8003c94:	49c9      	ldr	r1, [pc, #804]	; (8003fbc <get_wspr_channel_symbols+0x61c>)
		callsign = strtok(message," ");
 8003c96:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f00e f897 	bl	8011dcc <strtok>
		powstr = strtok(NULL," ");
 8003c9e:	49c7      	ldr	r1, [pc, #796]	; (8003fbc <get_wspr_channel_symbols+0x61c>)
		grid = strtok(NULL," ");
 8003ca0:	4605      	mov	r5, r0
		powstr = strtok(NULL," ");
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	f00e f892 	bl	8011dcc <strtok>
		int power = atoi(powstr);
 8003ca8:	f00d fa36 	bl	8011118 <atoi>
 8003cac:	4607      	mov	r7, r0
		n = pack_call(callsign);
 8003cae:	4620      	mov	r0, r4
 8003cb0:	f7ff fdb4 	bl	800381c <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8003cb4:	782b      	ldrb	r3, [r5, #0]
		n = pack_call(callsign);
 8003cb6:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8003cb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	2a09      	cmp	r2, #9
 8003cc0:	d907      	bls.n	8003cd2 <get_wspr_channel_symbols+0x332>
	if( ch == 32 ) {  //space
 8003cc2:	2b20      	cmp	r3, #32
 8003cc4:	f000 8439 	beq.w	800453a <get_wspr_channel_symbols+0xb9a>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003cc8:	3b41      	subs	r3, #65	; 0x41
 8003cca:	b2da      	uxtb	r2, r3
	return -1;
 8003ccc:	2a12      	cmp	r2, #18
 8003cce:	bf28      	it	cs
 8003cd0:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003cd2:	7869      	ldrb	r1, [r5, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8003cd4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b09      	cmp	r3, #9
 8003cdc:	d907      	bls.n	8003cee <get_wspr_channel_symbols+0x34e>
	if( ch == 32 ) {  //space
 8003cde:	2920      	cmp	r1, #32
 8003ce0:	f000 8428 	beq.w	8004534 <get_wspr_channel_symbols+0xb94>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003ce4:	3941      	subs	r1, #65	; 0x41
 8003ce6:	b2cb      	uxtb	r3, r1
	return -1;
 8003ce8:	2b12      	cmp	r3, #18
 8003cea:	bf28      	it	cs
 8003cec:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003cee:	78a9      	ldrb	r1, [r5, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8003cf0:	f1a1 0630 	sub.w	r6, r1, #48	; 0x30
 8003cf4:	b2f6      	uxtb	r6, r6
 8003cf6:	2e09      	cmp	r6, #9
 8003cf8:	d907      	bls.n	8003d0a <get_wspr_channel_symbols+0x36a>
	if( ch == 32 ) {  //space
 8003cfa:	2920      	cmp	r1, #32
 8003cfc:	f000 8417 	beq.w	800452e <get_wspr_channel_symbols+0xb8e>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003d00:	3941      	subs	r1, #65	; 0x41
 8003d02:	b2ce      	uxtb	r6, r1
	return -1;
 8003d04:	2e12      	cmp	r6, #18
 8003d06:	bf28      	it	cs
 8003d08:	26ff      	movcs	r6, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003d0a:	78e8      	ldrb	r0, [r5, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8003d0c:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 8003d10:	b2c9      	uxtb	r1, r1
 8003d12:	2909      	cmp	r1, #9
 8003d14:	d907      	bls.n	8003d26 <get_wspr_channel_symbols+0x386>
	if( ch == 32 ) {  //space
 8003d16:	2820      	cmp	r0, #32
 8003d18:	f000 8406 	beq.w	8004528 <get_wspr_channel_symbols+0xb88>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003d1c:	3841      	subs	r0, #65	; 0x41
 8003d1e:	b2c1      	uxtb	r1, r0
	return -1;
 8003d20:	2912      	cmp	r1, #18
 8003d22:	bf28      	it	cs
 8003d24:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8003d26:	f06f 0509 	mvn.w	r5, #9
 8003d2a:	b21b      	sxth	r3, r3
	m=m*128+power+64;
 8003d2c:	f107 0040 	add.w	r0, r7, #64	; 0x40
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8003d30:	fb05 f202 	mul.w	r2, r5, r2
 8003d34:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003d38:	25b4      	movs	r5, #180	; 0xb4
 8003d3a:	32b3      	adds	r2, #179	; 0xb3
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	1b92      	subs	r2, r2, r6
 8003d40:	fb05 3302 	mla	r3, r5, r2, r3
 8003d44:	aa40      	add	r2, sp, #256	; 0x100
 8003d46:	440b      	add	r3, r1
	return m;
 8003d48:	9202      	str	r2, [sp, #8]
	m=m*128+power+64;
 8003d4a:	eb00 15c3 	add.w	r5, r0, r3, lsl #7
	memset(data,0,sizeof(data));
 8003d4e:	2600      	movs	r6, #0
	it=0xFF & (n>>20);
 8003d50:	0d21      	lsrs	r1, r4, #20
	it=0xFF & (n>>12);
 8003d52:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003d54:	f3c5 4083 	ubfx	r0, r5, #18, #4
	data[0]=it;
 8003d58:	4632      	mov	r2, r6
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003d5a:	f8dd 9008 	ldr.w	r9, [sp, #8]
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003d5e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	memset(data,0,sizeof(data));
 8003d62:	f8cd 6017 	str.w	r6, [sp, #23]
	data[0]=it;
 8003d66:	f361 0207 	bfi	r2, r1, #0, #8
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003d6a:	4631      	mov	r1, r6
			ENCODE(sym,encstate);
 8003d6c:	46b2      	mov	sl, r6
	data[0]=it;
 8003d6e:	f363 220f 	bfi	r2, r3, #8, #8
	it=0xFF & (n>>4);
 8003d72:	0923      	lsrs	r3, r4, #4
	data[0]=it;
 8003d74:	f363 4217 	bfi	r2, r3, #16, #8
	it=0xFF & (m>>10);
 8003d78:	12ab      	asrs	r3, r5, #10
 8003d7a:	f88d 3014 	strb.w	r3, [sp, #20]
	it=0xFF & (m>>2);
 8003d7e:	10ab      	asrs	r3, r5, #2
	data[0]=it;
 8003d80:	f360 621f 	bfi	r2, r0, #24, #8
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003d84:	4648      	mov	r0, r9
	it=0xFF & (m>>2);
 8003d86:	f88d 3015 	strb.w	r3, [sp, #21]
	it=(m & 0x03)<<6 ;
 8003d8a:	01ab      	lsls	r3, r5, #6
	data[0]=it;
 8003d8c:	9204      	str	r2, [sp, #16]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003d8e:	22b0      	movs	r2, #176	; 0xb0
	it=(m & 0x03)<<6 ;
 8003d90:	f88d 3016 	strb.w	r3, [sp, #22]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003d94:	f00e f801 	bl	8011d9a <memset>
	while(nbytes-- != 0) {
 8003d98:	ab04      	add	r3, sp, #16
			ENCODE(sym,encstate);
 8003d9a:	4989      	ldr	r1, [pc, #548]	; (8003fc0 <get_wspr_channel_symbols+0x620>)
 8003d9c:	4a89      	ldr	r2, [pc, #548]	; (8003fc4 <get_wspr_channel_symbols+0x624>)
 8003d9e:	9301      	str	r3, [sp, #4]
 8003da0:	4b89      	ldr	r3, [pc, #548]	; (8003fc8 <get_wspr_channel_symbols+0x628>)
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003da2:	9801      	ldr	r0, [sp, #4]
 8003da4:	f810 7b01 	ldrb.w	r7, [r0], #1
 8003da8:	9001      	str	r0, [sp, #4]
 8003daa:	09f8      	lsrs	r0, r7, #7
 8003dac:	f3c7 1480 	ubfx	r4, r7, #6, #1
 8003db0:	f3c7 06c0 	ubfx	r6, r7, #3, #1
 8003db4:	ea40 004a 	orr.w	r0, r0, sl, lsl #1
 8003db8:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
			ENCODE(sym,encstate);
 8003dbc:	ea00 0501 	and.w	r5, r0, r1
 8003dc0:	4010      	ands	r0, r2
 8003dc2:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003dc6:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003dca:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003dce:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003dd2:	b2ed      	uxtb	r5, r5
 8003dd4:	b2c0      	uxtb	r0, r0
 8003dd6:	5d5d      	ldrb	r5, [r3, r5]
 8003dd8:	f813 e000 	ldrb.w	lr, [r3, r0]
 8003ddc:	ea04 0002 	and.w	r0, r4, r2
 8003de0:	ea4e 0e45 	orr.w	lr, lr, r5, lsl #1
 8003de4:	ea04 0501 	and.w	r5, r4, r1
 8003de8:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003dec:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003df0:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003df4:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003df8:	b2c0      	uxtb	r0, r0
 8003dfa:	b2ed      	uxtb	r5, r5
 8003dfc:	5c18      	ldrb	r0, [r3, r0]
			*symbols++ = sym >> 1;
 8003dfe:	ea4f 0b6e 	mov.w	fp, lr, asr #1
			ENCODE(sym,encstate);
 8003e02:	5d5d      	ldrb	r5, [r3, r5]
			*symbols++ = sym & 1;
 8003e04:	f00e 0e01 	and.w	lr, lr, #1
			ENCODE(sym,encstate);
 8003e08:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8003e0c:	9000      	str	r0, [sp, #0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003e0e:	f3c7 1040 	ubfx	r0, r7, #5, #1
 8003e12:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
			ENCODE(sym,encstate);
 8003e16:	ea00 0401 	and.w	r4, r0, r1
 8003e1a:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003e1e:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003e22:	b2e4      	uxtb	r4, r4
 8003e24:	5d1d      	ldrb	r5, [r3, r4]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003e26:	f3c7 1400 	ubfx	r4, r7, #4, #1
 8003e2a:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
			ENCODE(sym,encstate);
 8003e2e:	4010      	ands	r0, r2
 8003e30:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003e34:	ea46 0644 	orr.w	r6, r6, r4, lsl #1
			ENCODE(sym,encstate);
 8003e38:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003e3c:	b2c0      	uxtb	r0, r0
 8003e3e:	f813 c000 	ldrb.w	ip, [r3, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003e42:	f3c7 0080 	ubfx	r0, r7, #2, #1
			ENCODE(sym,encstate);
 8003e46:	ea4c 0c45 	orr.w	ip, ip, r5, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003e4a:	f3c7 0540 	ubfx	r5, r7, #1, #1
 8003e4e:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
 8003e52:	f007 0701 	and.w	r7, r7, #1
 8003e56:	ea45 0540 	orr.w	r5, r5, r0, lsl #1
 8003e5a:	ea47 0a45 	orr.w	sl, r7, r5, lsl #1
			ENCODE(sym,encstate);
 8003e5e:	ea06 0701 	and.w	r7, r6, r1
 8003e62:	4016      	ands	r6, r2
 8003e64:	ea87 4717 	eor.w	r7, r7, r7, lsr #16
 8003e68:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003e6c:	ea87 2717 	eor.w	r7, r7, r7, lsr #8
 8003e70:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003e74:	b2ff      	uxtb	r7, r7
 8003e76:	b2f6      	uxtb	r6, r6
 8003e78:	f813 8007 	ldrb.w	r8, [r3, r7]
 8003e7c:	5d9f      	ldrb	r7, [r3, r6]
 8003e7e:	ea05 0601 	and.w	r6, r5, r1
 8003e82:	4015      	ands	r5, r2
 8003e84:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003e88:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003e8c:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003e90:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003e94:	b2f6      	uxtb	r6, r6
 8003e96:	b2ed      	uxtb	r5, r5
 8003e98:	ea47 0748 	orr.w	r7, r7, r8, lsl #1
 8003e9c:	f813 8006 	ldrb.w	r8, [r3, r6]
 8003ea0:	5d5e      	ldrb	r6, [r3, r5]
 8003ea2:	ea04 0501 	and.w	r5, r4, r1
 8003ea6:	4014      	ands	r4, r2
 8003ea8:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003eac:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003eb0:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003eb4:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003eb8:	b2ed      	uxtb	r5, r5
 8003eba:	b2e4      	uxtb	r4, r4
 8003ebc:	ea46 0648 	orr.w	r6, r6, r8, lsl #1
 8003ec0:	f813 8005 	ldrb.w	r8, [r3, r5]
 8003ec4:	5d1d      	ldrb	r5, [r3, r4]
 8003ec6:	ea00 0401 	and.w	r4, r0, r1
 8003eca:	4010      	ands	r0, r2
 8003ecc:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003ed0:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003ed4:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003ed8:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003edc:	b2e4      	uxtb	r4, r4
 8003ede:	b2c0      	uxtb	r0, r0
 8003ee0:	ea45 0548 	orr.w	r5, r5, r8, lsl #1
 8003ee4:	f813 8004 	ldrb.w	r8, [r3, r4]
 8003ee8:	5c1c      	ldrb	r4, [r3, r0]
 8003eea:	ea0a 0001 	and.w	r0, sl, r1
 8003eee:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003ef2:	ea44 0448 	orr.w	r4, r4, r8, lsl #1
 8003ef6:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003efa:	b2c0      	uxtb	r0, r0
 8003efc:	f813 8000 	ldrb.w	r8, [r3, r0]
 8003f00:	ea0a 0002 	and.w	r0, sl, r2
 8003f04:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003f08:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003f0c:	b2c0      	uxtb	r0, r0
 8003f0e:	5c18      	ldrb	r0, [r3, r0]
 8003f10:	ea40 0048 	orr.w	r0, r0, r8, lsl #1
			*symbols++ = sym >> 1;
 8003f14:	f04f 0800 	mov.w	r8, #0
 8003f18:	f36b 0807 	bfi	r8, fp, #0, #8
 8003f1c:	ea4f 0b6c 	mov.w	fp, ip, asr #1
			*symbols++ = sym & 1;
 8003f20:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 8003f24:	f36e 280f 	bfi	r8, lr, #8, #8
 8003f28:	f04f 0e00 	mov.w	lr, #0
 8003f2c:	f36b 0e07 	bfi	lr, fp, #0, #8
 8003f30:	ea4f 0b67 	mov.w	fp, r7, asr #1
			*symbols++ = sym & 1;
 8003f34:	f007 0701 	and.w	r7, r7, #1
			*symbols++ = sym >> 1;
 8003f38:	f36c 2e0f 	bfi	lr, ip, #8, #8
 8003f3c:	f04f 0c00 	mov.w	ip, #0
 8003f40:	f36b 0c07 	bfi	ip, fp, #0, #8
 8003f44:	ea4f 0b66 	mov.w	fp, r6, asr #1
			*symbols++ = sym & 1;
 8003f48:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003f4c:	f367 2c0f 	bfi	ip, r7, #8, #8
 8003f50:	2700      	movs	r7, #0
 8003f52:	f36b 0707 	bfi	r7, fp, #0, #8
 8003f56:	f366 270f 	bfi	r7, r6, #8, #8
 8003f5a:	9e00      	ldr	r6, [sp, #0]
 8003f5c:	1076      	asrs	r6, r6, #1
 8003f5e:	f366 4817 	bfi	r8, r6, #16, #8
			*symbols++ = sym & 1;
 8003f62:	9e00      	ldr	r6, [sp, #0]
 8003f64:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003f68:	f366 681f 	bfi	r8, r6, #24, #8
 8003f6c:	106e      	asrs	r6, r5, #1
			*symbols++ = sym & 1;
 8003f6e:	f005 0501 	and.w	r5, r5, #1
			*symbols++ = sym >> 1;
 8003f72:	f366 4e17 	bfi	lr, r6, #16, #8
 8003f76:	f849 8b10 	str.w	r8, [r9], #16
 8003f7a:	f365 6e1f 	bfi	lr, r5, #24, #8
 8003f7e:	1065      	asrs	r5, r4, #1
			*symbols++ = sym & 1;
 8003f80:	f004 0401 	and.w	r4, r4, #1
			*symbols++ = sym >> 1;
 8003f84:	f365 4c17 	bfi	ip, r5, #16, #8
 8003f88:	f849 ec0c 	str.w	lr, [r9, #-12]
 8003f8c:	f364 6c1f 	bfi	ip, r4, #24, #8
 8003f90:	1044      	asrs	r4, r0, #1
			*symbols++ = sym & 1;
 8003f92:	f000 0001 	and.w	r0, r0, #1
			*symbols++ = sym >> 1;
 8003f96:	f364 4717 	bfi	r7, r4, #16, #8
 8003f9a:	f849 cc08 	str.w	ip, [r9, #-8]
 8003f9e:	f360 671f 	bfi	r7, r0, #24, #8
	while(nbytes-- != 0) {
 8003fa2:	a86c      	add	r0, sp, #432	; 0x1b0
 8003fa4:	4581      	cmp	r9, r0
			*symbols++ = sym >> 1;
 8003fa6:	f849 7c04 	str.w	r7, [r9, #-4]
	while(nbytes-- != 0) {
 8003faa:	f47f aefa 	bne.w	8003da2 <get_wspr_channel_symbols+0x402>
 8003fae:	f04f 0e00 	mov.w	lr, #0
 8003fb2:	a917      	add	r1, sp, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003fb4:	f8df a014 	ldr.w	sl, [pc, #20]	; 8003fcc <get_wspr_channel_symbols+0x62c>
	i = p = 0;
 8003fb8:	46f4      	mov	ip, lr
 8003fba:	e009      	b.n	8003fd0 <get_wspr_channel_symbols+0x630>
 8003fbc:	08018294 	.word	0x08018294
 8003fc0:	f2d05351 	.word	0xf2d05351
 8003fc4:	e4613c47 	.word	0xe4613c47
 8003fc8:	080180dc 	.word	0x080180dc
 8003fcc:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003fd0:	fa5f f28e 	uxtb.w	r2, lr
 8003fd4:	2300      	movs	r3, #0
			tmp[j] = sym[p];
 8003fd6:	f50c 70d8 	add.w	r0, ip, #432	; 0x1b0
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003fda:	0295      	lsls	r5, r2, #10
			tmp[j] = sym[p];
 8003fdc:	eb0d 0400 	add.w	r4, sp, r0
			p++;
 8003fe0:	f10c 0001 	add.w	r0, ip, #1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003fe4:	18ad      	adds	r5, r5, r2
 8003fe6:	f143 0300 	adc.w	r3, r3, #0
 8003fea:	052a      	lsls	r2, r5, #20
 8003fec:	051e      	lsls	r6, r3, #20
 8003fee:	18aa      	adds	r2, r5, r2
 8003ff0:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 8003ff4:	eb43 0306 	adc.w	r3, r3, r6
 8003ff8:	1892      	adds	r2, r2, r2
 8003ffa:	415b      	adcs	r3, r3
 8003ffc:	ea02 060a 	and.w	r6, r2, sl
 8004000:	f003 0308 	and.w	r3, r3, #8
 8004004:	0235      	lsls	r5, r6, #8
 8004006:	021a      	lsls	r2, r3, #8
 8004008:	19ad      	adds	r5, r5, r6
 800400a:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 800400e:	ea4f 4705 	mov.w	r7, r5, lsl #16
 8004012:	eb43 0202 	adc.w	r2, r3, r2
 8004016:	19ef      	adds	r7, r5, r7
 8004018:	ea4f 4902 	mov.w	r9, r2, lsl #16
 800401c:	ea4f 2807 	mov.w	r8, r7, lsl #8
 8004020:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 8004024:	eb42 0209 	adc.w	r2, r2, r9
 8004028:	eb18 0806 	adds.w	r8, r8, r6
 800402c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004030:	ea42 6217 	orr.w	r2, r2, r7, lsr #24
 8004034:	eb43 0302 	adc.w	r3, r3, r2
 8004038:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 800403a:	2ba1      	cmp	r3, #161	; 0xa1
 800403c:	f200 80ed 	bhi.w	800421a <get_wspr_channel_symbols+0x87a>
			p++;
 8004040:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 8004044:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 8004048:	f10e 0e01 	add.w	lr, lr, #1
 800404c:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 8004050:	54ca      	strb	r2, [r1, r3]
	while (p < 162) {
 8004052:	d1bd      	bne.n	8003fd0 <get_wspr_channel_symbols+0x630>
	memcpy(sym, tmp, sizeof(tmp));
 8004054:	22a2      	movs	r2, #162	; 0xa2
 8004056:	9802      	ldr	r0, [sp, #8]
 8004058:	f00d ff93 	bl	8011f82 <memcpy>
	for (i=0; i < 162; i++) {
 800405c:	9b03      	ldr	r3, [sp, #12]
 800405e:	f10d 02ff 	add.w	r2, sp, #255	; 0xff
 8004062:	48ca      	ldr	r0, [pc, #808]	; (800438c <get_wspr_channel_symbols+0x9ec>)
 8004064:	1e59      	subs	r1, r3, #1
 8004066:	f20d 15a1 	addw	r5, sp, #417	; 0x1a1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 800406a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800406e:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8004072:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 8004076:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8004078:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 800407c:	d1f5      	bne.n	800406a <get_wspr_channel_symbols+0x6ca>
	return 1;
 800407e:	2001      	movs	r0, #1
}
 8004080:	b06d      	add	sp, #436	; 0x1b4
 8004082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 8004086:	280c      	cmp	r0, #12
 8004088:	f240 824b 	bls.w	8004522 <get_wspr_channel_symbols+0xb82>
 800408c:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8004090:	461a      	mov	r2, r3
 8004092:	4619      	mov	r1, r3
			c += k[2];
 8004094:	f856 7c04 	ldr.w	r7, [r6, #-4]
			length -= 12;
 8004098:	380c      	subs	r0, #12
			c += k[2];
 800409a:	443a      	add	r2, r7
			mix(a,b,c);
 800409c:	f856 7c0c 	ldr.w	r7, [r6, #-12]
		while (length > 12)
 80040a0:	280c      	cmp	r0, #12
			mix(a,b,c);
 80040a2:	eba7 0702 	sub.w	r7, r7, r2
 80040a6:	441f      	add	r7, r3
			b += k[1];
 80040a8:	f856 3c08 	ldr.w	r3, [r6, #-8]
			mix(a,b,c);
 80040ac:	ea87 7732 	eor.w	r7, r7, r2, ror #28
			b += k[1];
 80040b0:	440b      	add	r3, r1
			mix(a,b,c);
 80040b2:	441a      	add	r2, r3
 80040b4:	eba3 0307 	sub.w	r3, r3, r7
 80040b8:	ea83 63b7 	eor.w	r3, r3, r7, ror #26
 80040bc:	4417      	add	r7, r2
 80040be:	eba2 0203 	sub.w	r2, r2, r3
 80040c2:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 80040c6:	443b      	add	r3, r7
 80040c8:	eba7 0702 	sub.w	r7, r7, r2
 80040cc:	ea87 4732 	eor.w	r7, r7, r2, ror #16
 80040d0:	441a      	add	r2, r3
 80040d2:	eba3 0307 	sub.w	r3, r3, r7
 80040d6:	ea83 3177 	eor.w	r1, r3, r7, ror #13
 80040da:	eb07 0302 	add.w	r3, r7, r2
 80040de:	4637      	mov	r7, r6
		while (length > 12)
 80040e0:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 80040e4:	eba2 0201 	sub.w	r2, r2, r1
 80040e8:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 80040ec:	4419      	add	r1, r3
		while (length > 12)
 80040ee:	d8d1      	bhi.n	8004094 <get_wspr_channel_symbols+0x6f4>
		switch(length)
 80040f0:	3801      	subs	r0, #1
 80040f2:	280b      	cmp	r0, #11
 80040f4:	d847      	bhi.n	8004186 <get_wspr_channel_symbols+0x7e6>
 80040f6:	e8df f010 	tbh	[pc, r0, lsl #1]
 80040fa:	002b      	.short	0x002b
 80040fc:	015f0140 	.word	0x015f0140
 8004100:	015a008d 	.word	0x015a008d
 8004104:	014e0155 	.word	0x014e0155
 8004108:	014b008b 	.word	0x014b008b
 800410c:	00870146 	.word	0x00870146
 8004110:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 8004112:	7af8      	ldrb	r0, [r7, #11]
 8004114:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 8004118:	7ab8      	ldrb	r0, [r7, #10]
 800411a:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 800411e:	7a78      	ldrb	r0, [r7, #9]
 8004120:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 8004124:	7a38      	ldrb	r0, [r7, #8]
 8004126:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 8004128:	79f8      	ldrb	r0, [r7, #7]
 800412a:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 800412e:	79b8      	ldrb	r0, [r7, #6]
 8004130:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 8004134:	7978      	ldrb	r0, [r7, #5]
 8004136:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 800413a:	7938      	ldrb	r0, [r7, #4]
 800413c:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 800413e:	78f8      	ldrb	r0, [r7, #3]
 8004140:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 8004144:	78b8      	ldrb	r0, [r7, #2]
 8004146:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 800414a:	7878      	ldrb	r0, [r7, #1]
 800414c:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 8004150:	7838      	ldrb	r0, [r7, #0]
 8004152:	4403      	add	r3, r0
	final(a,b,c);
 8004154:	404a      	eors	r2, r1
 8004156:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 800415a:	4043      	eors	r3, r0
 800415c:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 8004160:	4059      	eors	r1, r3
 8004162:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 8004166:	ea80 0102 	eor.w	r1, r0, r2
 800416a:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 800416e:	404b      	eors	r3, r1
 8004170:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8004174:	405a      	eors	r2, r3
 8004176:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 800417a:	ea81 0203 	eor.w	r2, r1, r3
 800417e:	eba2 2233 	sub.w	r2, r2, r3, ror #8
	c=(32767&c);
 8004182:	f3c2 020e 	ubfx	r2, r2, #0, #15
		memset(grid6,0,sizeof(char)*7);
 8004186:	2300      	movs	r3, #0
		m=128*ihash + ntype + 64;
 8004188:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 800418c:	aa40      	add	r2, sp, #256	; 0x100
		j=strlen(grid);
 800418e:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 8004190:	9340      	str	r3, [sp, #256]	; 0x100
		m=128*ihash + ntype + 64;
 8004192:	3540      	adds	r5, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 8004194:	9202      	str	r2, [sp, #8]
 8004196:	f8cd 3103 	str.w	r3, [sp, #259]	; 0x103
		j=strlen(grid);
 800419a:	f7fc f951 	bl	8000440 <strlen>
		for(i=0; i<j-1; i++) {
 800419e:	1e42      	subs	r2, r0, #1
 80041a0:	2a00      	cmp	r2, #0
 80041a2:	dd29      	ble.n	80041f8 <get_wspr_channel_symbols+0x858>
 80041a4:	1ca3      	adds	r3, r4, #2
 80041a6:	9902      	ldr	r1, [sp, #8]
 80041a8:	1acb      	subs	r3, r1, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	f240 814a 	bls.w	8004444 <get_wspr_channel_symbols+0xaa4>
 80041b0:	3802      	subs	r0, #2
 80041b2:	2805      	cmp	r0, #5
 80041b4:	f240 8146 	bls.w	8004444 <get_wspr_channel_symbols+0xaa4>
			grid6[i]=grid[i+1];
 80041b8:	f8d4 3001 	ldr.w	r3, [r4, #1]
 80041bc:	0790      	lsls	r0, r2, #30
 80041be:	9340      	str	r3, [sp, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 80041c0:	f022 0303 	bic.w	r3, r2, #3
 80041c4:	d018      	beq.n	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80041c6:	18e0      	adds	r0, r4, r3
		for(i=0; i<j-1; i++) {
 80041c8:	1c59      	adds	r1, r3, #1
			grid6[i]=grid[i+1];
 80041ca:	f503 76d8 	add.w	r6, r3, #432	; 0x1b0
 80041ce:	7847      	ldrb	r7, [r0, #1]
		for(i=0; i<j-1; i++) {
 80041d0:	428a      	cmp	r2, r1
			grid6[i]=grid[i+1];
 80041d2:	446e      	add	r6, sp
 80041d4:	f806 7cb0 	strb.w	r7, [r6, #-176]
		for(i=0; i<j-1; i++) {
 80041d8:	dd0e      	ble.n	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80041da:	f203 11b1 	addw	r1, r3, #433	; 0x1b1
		for(i=0; i<j-1; i++) {
 80041de:	3302      	adds	r3, #2
			grid6[i]=grid[i+1];
 80041e0:	7886      	ldrb	r6, [r0, #2]
 80041e2:	4469      	add	r1, sp
		for(i=0; i<j-1; i++) {
 80041e4:	429a      	cmp	r2, r3
			grid6[i]=grid[i+1];
 80041e6:	f801 6cb0 	strb.w	r6, [r1, #-176]
		for(i=0; i<j-1; i++) {
 80041ea:	dd05      	ble.n	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 80041ec:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 80041f0:	78c2      	ldrb	r2, [r0, #3]
 80041f2:	446b      	add	r3, sp
 80041f4:	f803 2cb0 	strb.w	r2, [r3, #-176]
		grid6[5]=grid[0];
 80041f8:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 80041fa:	9802      	ldr	r0, [sp, #8]
		grid6[5]=grid[0];
 80041fc:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		n = pack_call(grid6);
 8004200:	f7ff fb0c 	bl	800381c <pack_call>
 8004204:	4604      	mov	r4, r0
 8004206:	e5a2      	b.n	8003d4e <get_wspr_channel_symbols+0x3ae>
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8004208:	68b8      	ldr	r0, [r7, #8]
 800420a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800420e:	4402      	add	r2, r0
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	4401      	add	r1, r0
 8004214:	6838      	ldr	r0, [r7, #0]
 8004216:	4403      	add	r3, r0
 8004218:	e79c      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
	while (p < 162) {
 800421a:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
 800421e:	f10e 0e01 	add.w	lr, lr, #1
 8004222:	f47f aed5 	bne.w	8003fd0 <get_wspr_channel_symbols+0x630>
 8004226:	e715      	b.n	8004054 <get_wspr_channel_symbols+0x6b4>
		while (length > 12)
 8004228:	280c      	cmp	r0, #12
 800422a:	f240 81bf 	bls.w	80045ac <get_wspr_channel_symbols+0xc0c>
 800422e:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8004232:	461a      	mov	r2, r3
 8004234:	4619      	mov	r1, r3
			c += k[4] + (((uint32_t)k[5])<<16);
 8004236:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 800423a:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 800423c:	f836 7c04 	ldrh.w	r7, [r6, #-4]
		while (length > 12)
 8004240:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8004242:	eb07 470c 	add.w	r7, r7, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 8004246:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 800424a:	4417      	add	r7, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 800424c:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 8004250:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 8004254:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 8004258:	eba2 0207 	sub.w	r2, r2, r7
 800425c:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 800425e:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 8004262:	eb03 430c 	add.w	r3, r3, ip, lsl #16
			mix(a,b,c);
 8004266:	ea82 7237 	eor.w	r2, r2, r7, ror #28
			b += k[2] + (((uint32_t)k[3])<<16);
 800426a:	440b      	add	r3, r1
			mix(a,b,c);
 800426c:	441f      	add	r7, r3
 800426e:	eba3 0302 	sub.w	r3, r3, r2
 8004272:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 8004276:	443a      	add	r2, r7
 8004278:	eba7 0703 	sub.w	r7, r7, r3
 800427c:	ea87 6133 	eor.w	r1, r7, r3, ror #24
 8004280:	4413      	add	r3, r2
 8004282:	eba2 0201 	sub.w	r2, r2, r1
 8004286:	eb01 0703 	add.w	r7, r1, r3
 800428a:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 800428e:	eba3 0302 	sub.w	r3, r3, r2
 8004292:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 8004296:	eb02 0307 	add.w	r3, r2, r7
 800429a:	eba7 0701 	sub.w	r7, r7, r1
 800429e:	ea87 7231 	eor.w	r2, r7, r1, ror #28
 80042a2:	4637      	mov	r7, r6
 80042a4:	4419      	add	r1, r3
		while (length > 12)
 80042a6:	f106 060c 	add.w	r6, r6, #12
 80042aa:	d8c4      	bhi.n	8004236 <get_wspr_channel_symbols+0x896>
		switch(length)
 80042ac:	3801      	subs	r0, #1
 80042ae:	280b      	cmp	r0, #11
 80042b0:	f63f af69 	bhi.w	8004186 <get_wspr_channel_symbols+0x7e6>
 80042b4:	a601      	add	r6, pc, #4	; (adr r6, 80042bc <get_wspr_channel_symbols+0x91c>)
 80042b6:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 80042ba:	bf00      	nop
 80042bc:	08004151 	.word	0x08004151
 80042c0:	0800437b 	.word	0x0800437b
 80042c4:	08004375 	.word	0x08004375
 80042c8:	080043f7 	.word	0x080043f7
 80042cc:	080043f3 	.word	0x080043f3
 80042d0:	080043e3 	.word	0x080043e3
 80042d4:	080043dd 	.word	0x080043dd
 80042d8:	080043c7 	.word	0x080043c7
 80042dc:	080043c3 	.word	0x080043c3
 80042e0:	08004409 	.word	0x08004409
 80042e4:	08004403 	.word	0x08004403
 80042e8:	08004423 	.word	0x08004423
		for (i=0; i<i1; i++) {
 80042ec:	ab40      	add	r3, sp, #256	; 0x100
 80042ee:	2800      	cmp	r0, #0
 80042f0:	f000 812e 	beq.w	8004550 <get_wspr_channel_symbols+0xbb0>
 80042f4:	461a      	mov	r2, r3
 80042f6:	9302      	str	r3, [sp, #8]
 80042f8:	1c6b      	adds	r3, r5, #1
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	f240 8158 	bls.w	80045b2 <get_wspr_channel_symbols+0xc12>
 8004302:	1e43      	subs	r3, r0, #1
 8004304:	2b05      	cmp	r3, #5
 8004306:	f240 8154 	bls.w	80045b2 <get_wspr_channel_symbols+0xc12>
			call6[i]=callsign[i];
 800430a:	682b      	ldr	r3, [r5, #0]
 800430c:	0781      	lsls	r1, r0, #30
 800430e:	9340      	str	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8004310:	f020 0303 	bic.w	r3, r0, #3
 8004314:	d017      	beq.n	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004316:	f503 72d8 	add.w	r2, r3, #432	; 0x1b0
 800431a:	5ce9      	ldrb	r1, [r5, r3]
 800431c:	446a      	add	r2, sp
 800431e:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	4290      	cmp	r0, r2
 8004326:	d90e      	bls.n	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004328:	5ca9      	ldrb	r1, [r5, r2]
		for (i=0; i<i1; i++) {
 800432a:	3302      	adds	r3, #2
			call6[i]=callsign[i];
 800432c:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
		for (i=0; i<i1; i++) {
 8004330:	4298      	cmp	r0, r3
			call6[i]=callsign[i];
 8004332:	446a      	add	r2, sp
 8004334:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8004338:	d905      	bls.n	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 800433a:	5cea      	ldrb	r2, [r5, r3]
 800433c:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8004340:	446b      	add	r3, sp
 8004342:	f803 2cb0 	strb.w	r2, [r3, #-176]
		call6[i] = '\0';
 8004346:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800434a:	2200      	movs	r2, #0
		int nc = callsign[i1+1];
 800434c:	442f      	add	r7, r5
		*n=pack_call(call6);
 800434e:	9802      	ldr	r0, [sp, #8]
		call6[i] = '\0';
 8004350:	446b      	add	r3, sp
 8004352:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 8004356:	f7ff fa61 	bl	800381c <pack_call>
		int nc = callsign[i1+1];
 800435a:	787a      	ldrb	r2, [r7, #1]
		*n=pack_call(call6);
 800435c:	4604      	mov	r4, r0
		if( nc >= 48 && nc <= 57 ) {
 800435e:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004362:	2b09      	cmp	r3, #9
 8004364:	f200 8096 	bhi.w	8004494 <get_wspr_channel_symbols+0xaf4>
		*m=60000-32768+*m;
 8004368:	f646 2330 	movw	r3, #27184	; 0x6a30
 800436c:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 800436e:	01db      	lsls	r3, r3, #7
 8004370:	f7ff bbd6 	b.w	8003b20 <get_wspr_channel_symbols+0x180>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 8004374:	78b8      	ldrb	r0, [r7, #2]
 8004376:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 800437a:	8838      	ldrh	r0, [r7, #0]
 800437c:	4403      	add	r3, r0
		break;
 800437e:	e6e9      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 8004380:	68b8      	ldr	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8004382:	4402      	add	r2, r0
 8004384:	e744      	b.n	8004210 <get_wspr_channel_symbols+0x870>
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 8004386:	8938      	ldrh	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8004388:	4402      	add	r2, r0
 800438a:	e741      	b.n	8004210 <get_wspr_channel_symbols+0x870>
 800438c:	080181db 	.word	0x080181db
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 8004390:	7a38      	ldrb	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8004392:	4402      	add	r2, r0
 8004394:	e73c      	b.n	8004210 <get_wspr_channel_symbols+0x870>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 8004396:	e9d7 6000 	ldrd	r6, r0, [r7]
 800439a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800439e:	4433      	add	r3, r6
 80043a0:	4401      	add	r1, r0
 80043a2:	e6d7      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 80043a4:	88b8      	ldrh	r0, [r7, #4]
 80043a6:	4401      	add	r1, r0
 80043a8:	6838      	ldr	r0, [r7, #0]
 80043aa:	4403      	add	r3, r0
 80043ac:	e6d2      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 80043ae:	7938      	ldrb	r0, [r7, #4]
 80043b0:	4401      	add	r1, r0
 80043b2:	6838      	ldr	r0, [r7, #0]
 80043b4:	4403      	add	r3, r0
 80043b6:	e6cd      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 3 : a+=k[0]&0xffffff; break;
 80043b8:	6838      	ldr	r0, [r7, #0]
 80043ba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80043be:	4403      	add	r3, r0
 80043c0:	e6c8      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 9 : c+=k8[8];                      /* fall through */
 80043c2:	7a38      	ldrb	r0, [r7, #8]
 80043c4:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80043c6:	88be      	ldrh	r6, [r7, #4]
		a+=k[0]+(((uint32_t)k[1])<<16);
 80043c8:	8838      	ldrh	r0, [r7, #0]
 80043ca:	440e      	add	r6, r1
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80043cc:	88f9      	ldrh	r1, [r7, #6]
 80043ce:	4418      	add	r0, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 80043d0:	887b      	ldrh	r3, [r7, #2]
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80043d2:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80043d6:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80043da:	e6bb      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 80043dc:	79b8      	ldrb	r0, [r7, #6]
 80043de:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80043e2:	8838      	ldrh	r0, [r7, #0]
 80043e4:	4418      	add	r0, r3
		case 6 : b+=k[2];
 80043e6:	88bb      	ldrh	r3, [r7, #4]
 80043e8:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 80043ea:	887b      	ldrh	r3, [r7, #2]
 80043ec:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80043f0:	e6b0      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 5 : b+=k8[4];                      /* fall through */
 80043f2:	7938      	ldrb	r0, [r7, #4]
 80043f4:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 80043f6:	8838      	ldrh	r0, [r7, #0]
 80043f8:	4418      	add	r0, r3
 80043fa:	887b      	ldrh	r3, [r7, #2]
 80043fc:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8004400:	e6a8      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 8004402:	7ab8      	ldrb	r0, [r7, #10]
 8004404:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004408:	8838      	ldrh	r0, [r7, #0]
		b+=k[2]+(((uint32_t)k[3])<<16);
 800440a:	88be      	ldrh	r6, [r7, #4]
 800440c:	4418      	add	r0, r3
		case 10: c+=k[4];
 800440e:	893b      	ldrh	r3, [r7, #8]
 8004410:	440e      	add	r6, r1
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004412:	88f9      	ldrh	r1, [r7, #6]
		case 10: c+=k[4];
 8004414:	441a      	add	r2, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004416:	887b      	ldrh	r3, [r7, #2]
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004418:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 800441c:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8004420:	e698      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8004422:	f8b7 c008 	ldrh.w	ip, [r7, #8]
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004426:	88be      	ldrh	r6, [r7, #4]
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004428:	8838      	ldrh	r0, [r7, #0]
 800442a:	4494      	add	ip, r2
 800442c:	440e      	add	r6, r1
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 800442e:	897a      	ldrh	r2, [r7, #10]
 8004430:	4418      	add	r0, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004432:	88f9      	ldrh	r1, [r7, #6]
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004434:	887b      	ldrh	r3, [r7, #2]
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8004436:	eb0c 4202 	add.w	r2, ip, r2, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 800443a:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 800443e:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 8004442:	e687      	b.n	8004154 <get_wspr_channel_symbols+0x7b4>
			grid6[i]=grid[i+1];
 8004444:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 8004446:	2a01      	cmp	r2, #1
			grid6[i]=grid[i+1];
 8004448:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 800444c:	f43f aed4 	beq.w	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004450:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 8004452:	2a02      	cmp	r2, #2
			grid6[i]=grid[i+1];
 8004454:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 8004458:	f43f aece 	beq.w	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 800445c:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 800445e:	2a03      	cmp	r2, #3
			grid6[i]=grid[i+1];
 8004460:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 8004464:	f43f aec8 	beq.w	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004468:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 800446a:	2a04      	cmp	r2, #4
			grid6[i]=grid[i+1];
 800446c:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 8004470:	f43f aec2 	beq.w	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004474:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 8004476:	2a05      	cmp	r2, #5
			grid6[i]=grid[i+1];
 8004478:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 800447c:	f43f aebc 	beq.w	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004480:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 8004482:	2a06      	cmp	r2, #6
			grid6[i]=grid[i+1];
 8004484:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 8004488:	f43f aeb6 	beq.w	80041f8 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 800448c:	79e3      	ldrb	r3, [r4, #7]
 800448e:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for(i=0; i<j-1; i++) {
 8004492:	e6b1      	b.n	80041f8 <get_wspr_channel_symbols+0x858>
		} else if ( nc >= 65 && nc <= 90 ) {
 8004494:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8004498:	2b19      	cmp	r3, #25
 800449a:	d851      	bhi.n	8004540 <get_wspr_channel_symbols+0xba0>
		*m=60000-32768+*m;
 800449c:	f646 2329 	movw	r3, #27177	; 0x6a29
 80044a0:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80044a2:	01db      	lsls	r3, r3, #7
 80044a4:	f7ff bb3c 	b.w	8003b20 <get_wspr_channel_symbols+0x180>
		char const * pfx = strtok (callsign,"/");
 80044a8:	495d      	ldr	r1, [pc, #372]	; (8004620 <get_wspr_channel_symbols+0xc80>)
 80044aa:	4628      	mov	r0, r5
 80044ac:	f00d fc8e 	bl	8011dcc <strtok>
		char const * call = strtok(NULL," ");
 80044b0:	495c      	ldr	r1, [pc, #368]	; (8004624 <get_wspr_channel_symbols+0xc84>)
		char const * pfx = strtok (callsign,"/");
 80044b2:	4607      	mov	r7, r0
		char const * call = strtok(NULL," ");
 80044b4:	2000      	movs	r0, #0
 80044b6:	f00d fc89 	bl	8011dcc <strtok>
		*n = pack_call (call);
 80044ba:	f7ff f9af 	bl	800381c <pack_call>
 80044be:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 80044c0:	4638      	mov	r0, r7
 80044c2:	f7fb ffbd 	bl	8000440 <strlen>
		if( plen ==1 ) {
 80044c6:	2801      	cmp	r0, #1
 80044c8:	d03f      	beq.n	800454a <get_wspr_channel_symbols+0xbaa>
		} else if( plen == 2 ) {
 80044ca:	2802      	cmp	r0, #2
 80044cc:	d03b      	beq.n	8004546 <get_wspr_channel_symbols+0xba6>
		for (i=0; i<plen; i++) {
 80044ce:	2800      	cmp	r0, #0
 80044d0:	f000 80a1 	beq.w	8004616 <get_wspr_channel_symbols+0xc76>
			*m=0;
 80044d4:	2300      	movs	r3, #0
 80044d6:	f105 3cff 	add.w	ip, r5, #4294967295
			} else if ( nc >= 65 && nc <= 90 ) {
 80044da:	4662      	mov	r2, ip
			int nc = callsign[i];
 80044dc:	f81c 7f01 	ldrb.w	r7, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 80044e0:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 80044e4:	f1a7 0e41 	sub.w	lr, r7, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 80044e8:	2909      	cmp	r1, #9
 80044ea:	d906      	bls.n	80044fa <get_wspr_channel_symbols+0xb5a>
			} else if ( nc >= 65 && nc <= 90 ) {
 80044ec:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 80044f0:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 80044f4:	bf98      	it	ls
 80044f6:	f1a7 0137 	subls.w	r1, r7, #55	; 0x37
		for (i=0; i<plen; i++) {
 80044fa:	3202      	adds	r2, #2
			*m=37*(*m)+nc;
 80044fc:	eb03 07c3 	add.w	r7, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 8004500:	1b52      	subs	r2, r2, r5
			*m=37*(*m)+nc;
 8004502:	eb03 0387 	add.w	r3, r3, r7, lsl #2
		for (i=0; i<plen; i++) {
 8004506:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 8004508:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 800450a:	d8e6      	bhi.n	80044da <get_wspr_channel_symbols+0xb3a>
		if( *m > 32768 ) {
 800450c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004510:	dd7b      	ble.n	800460a <get_wspr_channel_symbols+0xc6a>
			*m=*m-32768;
 8004512:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8004516:	aa40      	add	r2, sp, #256	; 0x100
			*nadd=1;
 8004518:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 800451a:	01db      	lsls	r3, r3, #7
 800451c:	9202      	str	r2, [sp, #8]
 800451e:	f7ff bb00 	b.w	8003b22 <get_wspr_channel_symbols+0x182>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8004522:	461a      	mov	r2, r3
 8004524:	4619      	mov	r1, r3
 8004526:	e5e3      	b.n	80040f0 <get_wspr_channel_symbols+0x750>
		return 36;
 8004528:	2124      	movs	r1, #36	; 0x24
 800452a:	f7ff bbfc 	b.w	8003d26 <get_wspr_channel_symbols+0x386>
 800452e:	2624      	movs	r6, #36	; 0x24
 8004530:	f7ff bbeb 	b.w	8003d0a <get_wspr_channel_symbols+0x36a>
 8004534:	2324      	movs	r3, #36	; 0x24
 8004536:	f7ff bbda 	b.w	8003cee <get_wspr_channel_symbols+0x34e>
 800453a:	2224      	movs	r2, #36	; 0x24
 800453c:	f7ff bbc9 	b.w	8003cd2 <get_wspr_channel_symbols+0x332>
 8004540:	4b39      	ldr	r3, [pc, #228]	; (8004628 <get_wspr_channel_symbols+0xc88>)
		*m=60000-32768+*m;
 8004542:	f7ff baed 	b.w	8003b20 <get_wspr_channel_symbols+0x180>
			*m=36;
 8004546:	2324      	movs	r3, #36	; 0x24
		for (i=0; i<plen; i++) {
 8004548:	e7c5      	b.n	80044d6 <get_wspr_channel_symbols+0xb36>
			*m=37*(*m)+36;
 800454a:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 800454e:	e7c2      	b.n	80044d6 <get_wspr_channel_symbols+0xb36>
 8004550:	9302      	str	r3, [sp, #8]
 8004552:	e6f8      	b.n	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004554:	782b      	ldrb	r3, [r5, #0]
		for (i=0; i<i1; i++) {
 8004556:	2f01      	cmp	r7, #1
			call6[i]=callsign[i];
 8004558:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 800455c:	f43f aacf 	beq.w	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004560:	786b      	ldrb	r3, [r5, #1]
		for (i=0; i<i1; i++) {
 8004562:	2f02      	cmp	r7, #2
			call6[i]=callsign[i];
 8004564:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8004568:	f43f aac9 	beq.w	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 800456c:	78ab      	ldrb	r3, [r5, #2]
		for (i=0; i<i1; i++) {
 800456e:	2f03      	cmp	r7, #3
			call6[i]=callsign[i];
 8004570:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for (i=0; i<i1; i++) {
 8004574:	f43f aac3 	beq.w	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004578:	78eb      	ldrb	r3, [r5, #3]
		for (i=0; i<i1; i++) {
 800457a:	2f04      	cmp	r7, #4
			call6[i]=callsign[i];
 800457c:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8004580:	f43f aabd 	beq.w	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004584:	792b      	ldrb	r3, [r5, #4]
		for (i=0; i<i1; i++) {
 8004586:	2f05      	cmp	r7, #5
			call6[i]=callsign[i];
 8004588:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for (i=0; i<i1; i++) {
 800458c:	f43f aab7 	beq.w	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004590:	796b      	ldrb	r3, [r5, #5]
		for (i=0; i<i1; i++) {
 8004592:	2f06      	cmp	r7, #6
			call6[i]=callsign[i];
 8004594:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8004598:	f43f aab1 	beq.w	8003afe <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 800459c:	79ab      	ldrb	r3, [r5, #6]
 800459e:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for (i=0; i<i1; i++) {
 80045a2:	f7ff baac 	b.w	8003afe <get_wspr_channel_symbols+0x15e>
 80045a6:	9302      	str	r3, [sp, #8]
 80045a8:	f7ff baa9 	b.w	8003afe <get_wspr_channel_symbols+0x15e>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80045ac:	461a      	mov	r2, r3
 80045ae:	4619      	mov	r1, r3
 80045b0:	e67c      	b.n	80042ac <get_wspr_channel_symbols+0x90c>
			call6[i]=callsign[i];
 80045b2:	782b      	ldrb	r3, [r5, #0]
		for (i=0; i<i1; i++) {
 80045b4:	2f01      	cmp	r7, #1
			call6[i]=callsign[i];
 80045b6:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 80045ba:	f43f aec4 	beq.w	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80045be:	786b      	ldrb	r3, [r5, #1]
		for (i=0; i<i1; i++) {
 80045c0:	2f02      	cmp	r7, #2
			call6[i]=callsign[i];
 80045c2:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for (i=0; i<i1; i++) {
 80045c6:	f43f aebe 	beq.w	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80045ca:	78ab      	ldrb	r3, [r5, #2]
		for (i=0; i<i1; i++) {
 80045cc:	2f03      	cmp	r7, #3
			call6[i]=callsign[i];
 80045ce:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for (i=0; i<i1; i++) {
 80045d2:	f43f aeb8 	beq.w	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80045d6:	78eb      	ldrb	r3, [r5, #3]
		for (i=0; i<i1; i++) {
 80045d8:	2f04      	cmp	r7, #4
			call6[i]=callsign[i];
 80045da:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for (i=0; i<i1; i++) {
 80045de:	f43f aeb2 	beq.w	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80045e2:	792b      	ldrb	r3, [r5, #4]
		for (i=0; i<i1; i++) {
 80045e4:	2f05      	cmp	r7, #5
			call6[i]=callsign[i];
 80045e6:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for (i=0; i<i1; i++) {
 80045ea:	f43f aeac 	beq.w	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80045ee:	796b      	ldrb	r3, [r5, #5]
		for (i=0; i<i1; i++) {
 80045f0:	2f06      	cmp	r7, #6
			call6[i]=callsign[i];
 80045f2:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for (i=0; i<i1; i++) {
 80045f6:	f43f aea6 	beq.w	8004346 <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80045fa:	79ab      	ldrb	r3, [r5, #6]
 80045fc:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for (i=0; i<i1; i++) {
 8004600:	e6a1      	b.n	8004346 <get_wspr_channel_symbols+0x9a6>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8004602:	461a      	mov	r2, r3
 8004604:	4619      	mov	r1, r3
 8004606:	f7ff bb1e 	b.w	8003c46 <get_wspr_channel_symbols+0x2a6>
 800460a:	aa40      	add	r2, sp, #256	; 0x100
		m=128*ng+ntype+64;
 800460c:	01db      	lsls	r3, r3, #7
		*nadd=0;
 800460e:	2000      	movs	r0, #0
 8004610:	9202      	str	r2, [sp, #8]
 8004612:	f7ff ba86 	b.w	8003b22 <get_wspr_channel_symbols+0x182>
 8004616:	aa40      	add	r2, sp, #256	; 0x100
		for (i=0; i<plen; i++) {
 8004618:	4603      	mov	r3, r0
 800461a:	9202      	str	r2, [sp, #8]
 800461c:	f7ff ba81 	b.w	8003b22 <get_wspr_channel_symbols+0x182>
 8004620:	080180bc 	.word	0x080180bc
 8004624:	08018294 	.word	0x08018294
 8004628:	00354300 	.word	0x00354300
 800462c:	00000000 	.word	0x00000000

08004630 <SendWSPR>:
{
 8004630:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8004634:	496a      	ldr	r1, [pc, #424]	; (80047e0 <SendWSPR+0x1b0>)
 8004636:	486b      	ldr	r0, [pc, #428]	; (80047e4 <SendWSPR+0x1b4>)
	LOfreq = (double)WSPR_FREQ;
 8004638:	4c6b      	ldr	r4, [pc, #428]	; (80047e8 <SendWSPR+0x1b8>)
 800463a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 8004820 <SendWSPR+0x1f0>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 800463e:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8004824 <SendWSPR+0x1f4>
{
 8004642:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 8004646:	f7ff f9ab 	bl	80039a0 <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 800464a:	4b68      	ldr	r3, [pc, #416]	; (80047ec <SendWSPR+0x1bc>)
	LastTXFreq = LOfreq;
 800464c:	4a68      	ldr	r2, [pc, #416]	; (80047f0 <SendWSPR+0x1c0>)
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 800464e:	4969      	ldr	r1, [pc, #420]	; (80047f4 <SendWSPR+0x1c4>)
 8004650:	4869      	ldr	r0, [pc, #420]	; (80047f8 <SendWSPR+0x1c8>)
	LastTXFreq = LOfreq;
 8004652:	6013      	str	r3, [r2, #0]
	LOfreq = (double)WSPR_FREQ;
 8004654:	6023      	str	r3, [r4, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8004656:	ed9f 0b60 	vldr	d0, [pc, #384]	; 80047d8 <SendWSPR+0x1a8>
 800465a:	f000 fc05 	bl	8004e68 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 800465e:	2314      	movs	r3, #20
 8004660:	4a66      	ldr	r2, [pc, #408]	; (80047fc <SendWSPR+0x1cc>)
 8004662:	7013      	strb	r3, [r2, #0]
				LED_GREEN_ON;
 8004664:	4d66      	ldr	r5, [pc, #408]	; (8004800 <SendWSPR+0x1d0>)
			if(KEYER_DASH || KEYER_DOT)
 8004666:	4c67      	ldr	r4, [pc, #412]	; (8004804 <SendWSPR+0x1d4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004668:	e012      	b.n	8004690 <SendWSPR+0x60>
 800466a:	f8db 3000 	ldr.w	r3, [fp]
 800466e:	07da      	lsls	r2, r3, #31
 8004670:	d51e      	bpl.n	80046b0 <SendWSPR+0x80>
				LED_GREEN_ON;
 8004672:	2201      	movs	r2, #1
 8004674:	f005 ff2c 	bl	800a4d0 <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 8004678:	2140      	movs	r1, #64	; 0x40
 800467a:	4620      	mov	r0, r4
 800467c:	f005 ff22 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8004680:	4603      	mov	r3, r0
 8004682:	2180      	movs	r1, #128	; 0x80
 8004684:	4620      	mov	r0, r4
 8004686:	2b00      	cmp	r3, #0
 8004688:	d036      	beq.n	80046f8 <SendWSPR+0xc8>
 800468a:	f005 ff1b 	bl	800a4c4 <HAL_GPIO_ReadPin>
 800468e:	b398      	cbz	r0, 80046f8 <SendWSPR+0xc8>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004690:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 8004694:	2200      	movs	r2, #0
				LED_GREEN_ON;
 8004696:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800469a:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0e4      	beq.n	800466a <SendWSPR+0x3a>
			if (SystemSeconds % 2 == 0)
 80046a0:	07de      	lsls	r6, r3, #31
 80046a2:	d5e6      	bpl.n	8004672 <SendWSPR+0x42>
				LED_GREEN_OFF;
 80046a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80046a8:	4628      	mov	r0, r5
 80046aa:	f005 ff11 	bl	800a4d0 <HAL_GPIO_WritePin>
 80046ae:	e7e3      	b.n	8004678 <SendWSPR+0x48>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 80046b0:	f00c fd36 	bl	8011120 <rand>
 80046b4:	4b51      	ldr	r3, [pc, #324]	; (80047fc <SendWSPR+0x1cc>)
 80046b6:	2165      	movs	r1, #101	; 0x65
 80046b8:	781a      	ldrb	r2, [r3, #0]
 80046ba:	4b53      	ldr	r3, [pc, #332]	; (8004808 <SendWSPR+0x1d8>)
 80046bc:	fb83 3400 	smull	r3, r4, r3, r0
 80046c0:	17c3      	asrs	r3, r0, #31
 80046c2:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 80046c6:	4c51      	ldr	r4, [pc, #324]	; (800480c <SendWSPR+0x1dc>)
 80046c8:	fb01 0013 	mls	r0, r1, r3, r0
 80046cc:	4290      	cmp	r0, r2
 80046ce:	dd17      	ble.n	8004700 <SendWSPR+0xd0>
 80046d0:	7823      	ldrb	r3, [r4, #0]
 80046d2:	b9ab      	cbnz	r3, 8004700 <SendWSPR+0xd0>
				if(KEYER_DASH || KEYER_DOT)
 80046d4:	4c4b      	ldr	r4, [pc, #300]	; (8004804 <SendWSPR+0x1d4>)
 80046d6:	e002      	b.n	80046de <SendWSPR+0xae>
 80046d8:	f005 fef4 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80046dc:	b160      	cbz	r0, 80046f8 <SendWSPR+0xc8>
			while (SystemSeconds != 1)
 80046de:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 80046e2:	2140      	movs	r1, #64	; 0x40
 80046e4:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d0bc      	beq.n	8004664 <SendWSPR+0x34>
				if(KEYER_DASH || KEYER_DOT)
 80046ea:	f005 feeb 	bl	800a4c4 <HAL_GPIO_ReadPin>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2180      	movs	r1, #128	; 0x80
 80046f2:	4620      	mov	r0, r4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1ef      	bne.n	80046d8 <SendWSPR+0xa8>
}
 80046f8:	ecbd 8b02 	vpop	{d8}
 80046fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 8004700:	4b43      	ldr	r3, [pc, #268]	; (8004810 <SendWSPR+0x1e0>)
 8004702:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004706:	4943      	ldr	r1, [pc, #268]	; (8004814 <SendWSPR+0x1e4>)
 8004708:	6818      	ldr	r0, [r3, #0]
 800470a:	f003 fdc9 	bl	80082a0 <HAL_ADCEx_MultiModeStart_DMA>
 800470e:	2800      	cmp	r0, #0
 8004710:	d15f      	bne.n	80047d2 <SendWSPR+0x1a2>
			WSPRFirstTime = 0;
 8004712:	2300      	movs	r3, #0
			TXSwitch(1);
 8004714:	2001      	movs	r0, #1
			WSPRFirstTime = 0;
 8004716:	7023      	strb	r3, [r4, #0]
			TXSwitch(1);
 8004718:	f000 fe42 	bl	80053a0 <TXSwitch>
			CarrierEnable(1);
 800471c:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 800471e:	4c39      	ldr	r4, [pc, #228]	; (8004804 <SendWSPR+0x1d4>)
			CarrierEnable(1);
 8004720:	f000 feaa 	bl	8005478 <CarrierEnable>
			while (SystemSeconds != 1)
 8004724:	e00a      	b.n	800473c <SendWSPR+0x10c>
				if(KEYER_DASH || KEYER_DOT)
 8004726:	f005 fecd 	bl	800a4c4 <HAL_GPIO_ReadPin>
 800472a:	4603      	mov	r3, r0
 800472c:	2180      	movs	r1, #128	; 0x80
 800472e:	4620      	mov	r0, r4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0e1      	beq.n	80046f8 <SendWSPR+0xc8>
 8004734:	f005 fec6 	bl	800a4c4 <HAL_GPIO_ReadPin>
 8004738:	2800      	cmp	r0, #0
 800473a:	d0dd      	beq.n	80046f8 <SendWSPR+0xc8>
			while (SystemSeconds != 1)
 800473c:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 8004740:	2140      	movs	r1, #64	; 0x40
 8004742:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 8004744:	2f01      	cmp	r7, #1
 8004746:	d1ee      	bne.n	8004726 <SendWSPR+0xf6>
			WSPRTone = syms[txIndex++];
 8004748:	4b25      	ldr	r3, [pc, #148]	; (80047e0 <SendWSPR+0x1b0>)
 800474a:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8004828 <SendWSPR+0x1f8>
 800474e:	781a      	ldrb	r2, [r3, #0]
 8004750:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 8004752:	4d31      	ldr	r5, [pc, #196]	; (8004818 <SendWSPR+0x1e8>)
						LED_GREEN_OFF;
 8004754:	ed9f 8a2a 	vldr	s16, [pc, #168]	; 8004800 <SendWSPR+0x1d0>
			WSPRTone = syms[txIndex++];
 8004758:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 800475c:	f002 fcc0 	bl	80070e0 <HAL_GetTick>
 8004760:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004762:	4b2e      	ldr	r3, [pc, #184]	; (800481c <SendWSPR+0x1ec>)
 8004764:	037c      	lsls	r4, r7, #13
 8004766:	fba3 3404 	umull	r3, r4, r3, r4
 800476a:	07fb      	lsls	r3, r7, #31
 800476c:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 8004770:	d522      	bpl.n	80047b8 <SendWSPR+0x188>
 8004772:	e001      	b.n	8004778 <SendWSPR+0x148>
						LED_GREEN_OFF;
 8004774:	f005 feac 	bl	800a4d0 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004778:	f002 fcb2 	bl	80070e0 <HAL_GetTick>
 800477c:	682e      	ldr	r6, [r5, #0]
 800477e:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 8004780:	2200      	movs	r2, #0
 8004782:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004786:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800478a:	1b9b      	subs	r3, r3, r6
 800478c:	429c      	cmp	r4, r3
 800478e:	d8f1      	bhi.n	8004774 <SendWSPR+0x144>
				WSPRTone = syms[txIndex++];
 8004790:	3701      	adds	r7, #1
 8004792:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 8004796:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 8004798:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 800479c:	d1e1      	bne.n	8004762 <SendWSPR+0x132>
			TXSwitch(0);
 800479e:	2000      	movs	r0, #0
 80047a0:	f000 fdfe 	bl	80053a0 <TXSwitch>
			CarrierEnable(0);
 80047a4:	2000      	movs	r0, #0
 80047a6:	f000 fe67 	bl	8005478 <CarrierEnable>
			HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 80047aa:	4b19      	ldr	r3, [pc, #100]	; (8004810 <SendWSPR+0x1e0>)
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	f003 fdf3 	bl	8008398 <HAL_ADCEx_MultiModeStop_DMA>
 80047b2:	e757      	b.n	8004664 <SendWSPR+0x34>
						LED_GREEN_ON;
 80047b4:	f005 fe8c 	bl	800a4d0 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80047b8:	f002 fc92 	bl	80070e0 <HAL_GetTick>
 80047bc:	682e      	ldr	r6, [r5, #0]
 80047be:	4603      	mov	r3, r0
						LED_GREEN_ON;
 80047c0:	2201      	movs	r2, #1
 80047c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80047c6:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80047ca:	1b9b      	subs	r3, r3, r6
 80047cc:	42a3      	cmp	r3, r4
 80047ce:	d3f1      	bcc.n	80047b4 <SendWSPR+0x184>
 80047d0:	e7de      	b.n	8004790 <SendWSPR+0x160>
				Error_Handler();
 80047d2:	f000 feaf 	bl	8005534 <Error_Handler>
 80047d6:	e79c      	b.n	8004712 <SendWSPR+0xe2>
 80047d8:	c0000000 	.word	0xc0000000
 80047dc:	415adb21 	.word	0x415adb21
 80047e0:	240006c4 	.word	0x240006c4
 80047e4:	080180cc 	.word	0x080180cc
 80047e8:	240061f4 	.word	0x240061f4
 80047ec:	4ad6d90e 	.word	0x4ad6d90e
 80047f0:	24006208 	.word	0x24006208
 80047f4:	240051d4 	.word	0x240051d4
 80047f8:	240051c8 	.word	0x240051c8
 80047fc:	24007399 	.word	0x24007399
 8004800:	58020400 	.word	0x58020400
 8004804:	58020000 	.word	0x58020000
 8004808:	288df0cb 	.word	0x288df0cb
 800480c:	2400020c 	.word	0x2400020c
 8004810:	240051e0 	.word	0x240051e0
 8004814:	240073c0 	.word	0x240073c0
 8004818:	240006c0 	.word	0x240006c0
 800481c:	aaaaaaab 	.word	0xaaaaaaab
 8004820:	24006274 	.word	0x24006274
 8004824:	24006270 	.word	0x24006270
 8004828:	2400739a 	.word	0x2400739a

0800482c <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 800482c:	4b74      	ldr	r3, [pc, #464]	; (8004a00 <DisplayStatus.part.0+0x1d4>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 8004834:	b570      	push	{r4, r5, r6, lr}
 8004836:	b08a      	sub	sp, #40	; 0x28
		switch(Fstep)
 8004838:	f000 80d8 	beq.w	80049ec <DisplayStatus.part.0+0x1c0>
 800483c:	d81f      	bhi.n	800487e <DisplayStatus.part.0+0x52>
 800483e:	2b0a      	cmp	r3, #10
 8004840:	f000 80c6 	beq.w	80049d0 <DisplayStatus.part.0+0x1a4>
 8004844:	2b64      	cmp	r3, #100	; 0x64
 8004846:	d110      	bne.n	800486a <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 8004848:	4b6e      	ldr	r3, [pc, #440]	; (8004a04 <DisplayStatus.part.0+0x1d8>)
 800484a:	4a6f      	ldr	r2, [pc, #444]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 800484c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004850:	6010      	str	r0, [r2, #0]
 8004852:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 8004854:	4b6d      	ldr	r3, [pc, #436]	; (8004a0c <DisplayStatus.part.0+0x1e0>)
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	2b03      	cmp	r3, #3
 800485a:	f200 80ce 	bhi.w	80049fa <DisplayStatus.part.0+0x1ce>
 800485e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004862:	00ab      	.short	0x00ab
 8004864:	008500a7 	.word	0x008500a7
 8004868:	0029      	.short	0x0029
		switch(Fstep)
 800486a:	2b01      	cmp	r3, #1
 800486c:	f040 80aa 	bne.w	80049c4 <DisplayStatus.part.0+0x198>
		case 1:			strcpy(StringStep,"   1 "); break;
 8004870:	4b67      	ldr	r3, [pc, #412]	; (8004a10 <DisplayStatus.part.0+0x1e4>)
 8004872:	4a65      	ldr	r2, [pc, #404]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 8004874:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004878:	6010      	str	r0, [r2, #0]
 800487a:	8091      	strh	r1, [r2, #4]
 800487c:	e7ea      	b.n	8004854 <DisplayStatus.part.0+0x28>
		switch(Fstep)
 800487e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004882:	4293      	cmp	r3, r2
 8004884:	f000 80ab 	beq.w	80049de <DisplayStatus.part.0+0x1b2>
 8004888:	4a62      	ldr	r2, [pc, #392]	; (8004a14 <DisplayStatus.part.0+0x1e8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d106      	bne.n	800489c <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 800488e:	4b62      	ldr	r3, [pc, #392]	; (8004a18 <DisplayStatus.part.0+0x1ec>)
 8004890:	4a5d      	ldr	r2, [pc, #372]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 8004892:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004896:	6010      	str	r0, [r2, #0]
 8004898:	8091      	strh	r1, [r2, #4]
 800489a:	e7db      	b.n	8004854 <DisplayStatus.part.0+0x28>
		switch(Fstep)
 800489c:	f242 3228 	movw	r2, #9000	; 0x2328
 80048a0:	4293      	cmp	r3, r2
 80048a2:	f040 808f 	bne.w	80049c4 <DisplayStatus.part.0+0x198>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 80048a6:	4b5d      	ldr	r3, [pc, #372]	; (8004a1c <DisplayStatus.part.0+0x1f0>)
 80048a8:	4a57      	ldr	r2, [pc, #348]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 80048aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80048ae:	6010      	str	r0, [r2, #0]
 80048b0:	8091      	strh	r1, [r2, #4]
 80048b2:	e7cf      	b.n	8004854 <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 80048b4:	4b5a      	ldr	r3, [pc, #360]	; (8004a20 <DisplayStatus.part.0+0x1f4>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4e5a      	ldr	r6, [pc, #360]	; (8004a24 <DisplayStatus.part.0+0x1f8>)
 80048ba:	0c19      	lsrs	r1, r3, #16
 80048bc:	8033      	strh	r3, [r6, #0]
 80048be:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 80048c0:	4b59      	ldr	r3, [pc, #356]	; (8004a28 <DisplayStatus.part.0+0x1fc>)
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d058      	beq.n	800497a <DisplayStatus.part.0+0x14e>
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d179      	bne.n	80049c0 <DisplayStatus.part.0+0x194>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 80048cc:	4b57      	ldr	r3, [pc, #348]	; (8004a2c <DisplayStatus.part.0+0x200>)
 80048ce:	4d58      	ldr	r5, [pc, #352]	; (8004a30 <DisplayStatus.part.0+0x204>)
 80048d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80048d4:	6028      	str	r0, [r5, #0]
 80048d6:	7129      	strb	r1, [r5, #4]
		}
		switch (CurrentBW)
 80048d8:	4b56      	ldr	r3, [pc, #344]	; (8004a34 <DisplayStatus.part.0+0x208>)
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d056      	beq.n	800498e <DisplayStatus.part.0+0x162>
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d16b      	bne.n	80049bc <DisplayStatus.part.0+0x190>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 80048e4:	4b54      	ldr	r3, [pc, #336]	; (8004a38 <DisplayStatus.part.0+0x20c>)
 80048e6:	4c55      	ldr	r4, [pc, #340]	; (8004a3c <DisplayStatus.part.0+0x210>)
 80048e8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80048ec:	6020      	str	r0, [r4, #0]
 80048ee:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 80048f0:	4b53      	ldr	r3, [pc, #332]	; (8004a40 <DisplayStatus.part.0+0x214>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048f8:	d056      	beq.n	80049a8 <DisplayStatus.part.0+0x17c>
 80048fa:	f640 71ff 	movw	r1, #4095	; 0xfff
 80048fe:	428b      	cmp	r3, r1
 8004900:	d062      	beq.n	80049c8 <DisplayStatus.part.0+0x19c>
 8004902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004906:	4b4f      	ldr	r3, [pc, #316]	; (8004a44 <DisplayStatus.part.0+0x218>)
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 8004908:	bf04      	itt	eq
 800490a:	494f      	ldreq	r1, [pc, #316]	; (8004a48 <DisplayStatus.part.0+0x21c>)
 800490c:	6019      	streq	r1, [r3, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
 800490e:	9306      	str	r3, [sp, #24]
 8004910:	4b4e      	ldr	r3, [pc, #312]	; (8004a4c <DisplayStatus.part.0+0x220>)
 8004912:	9503      	str	r5, [sp, #12]
 8004914:	9402      	str	r4, [sp, #8]
 8004916:	ed93 7a00 	vldr	s14, [r3]
 800491a:	4b4d      	ldr	r3, [pc, #308]	; (8004a50 <DisplayStatus.part.0+0x224>)
 800491c:	9601      	str	r6, [sp, #4]
 800491e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	484b      	ldr	r0, [pc, #300]	; (8004a54 <DisplayStatus.part.0+0x228>)
 8004926:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8004a58 <DisplayStatus.part.0+0x22c>
 800492a:	6804      	ldr	r4, [r0, #0]
 800492c:	9304      	str	r3, [sp, #16]
 800492e:	4b4b      	ldr	r3, [pc, #300]	; (8004a5c <DisplayStatus.part.0+0x230>)
 8004930:	9200      	str	r2, [sp, #0]
 8004932:	9405      	str	r4, [sp, #20]
 8004934:	494a      	ldr	r1, [pc, #296]	; (8004a60 <DisplayStatus.part.0+0x234>)
 8004936:	484b      	ldr	r0, [pc, #300]	; (8004a64 <DisplayStatus.part.0+0x238>)
 8004938:	ed8d 7b08 	vstr	d7, [sp, #32]
 800493c:	edd3 7a00 	vldr	s15, [r3]
 8004940:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004944:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004948:	ec53 2b17 	vmov	r2, r3, d7
 800494c:	f00d f9c2 	bl	8011cd4 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8004950:	4844      	ldr	r0, [pc, #272]	; (8004a64 <DisplayStatus.part.0+0x238>)
 8004952:	f7fb fd75 	bl	8000440 <strlen>
 8004956:	4601      	mov	r1, r0
 8004958:	4842      	ldr	r0, [pc, #264]	; (8004a64 <DisplayStatus.part.0+0x238>)
 800495a:	b289      	uxth	r1, r1
 800495c:	f00c f940 	bl	8010be0 <CDC_Transmit_FS>
	HAL_Delay(1);
 8004960:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 8004962:	b00a      	add	sp, #40	; 0x28
 8004964:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8004968:	f002 bbc0 	b.w	80070ec <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 800496c:	4b3e      	ldr	r3, [pc, #248]	; (8004a68 <DisplayStatus.part.0+0x23c>)
 800496e:	4e2d      	ldr	r6, [pc, #180]	; (8004a24 <DisplayStatus.part.0+0x1f8>)
 8004970:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 8004972:	4b2d      	ldr	r3, [pc, #180]	; (8004a28 <DisplayStatus.part.0+0x1fc>)
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1a6      	bne.n	80048c8 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 800497a:	4b3c      	ldr	r3, [pc, #240]	; (8004a6c <DisplayStatus.part.0+0x240>)
 800497c:	4d2c      	ldr	r5, [pc, #176]	; (8004a30 <DisplayStatus.part.0+0x204>)
 800497e:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (CurrentBW)
 8004982:	4b2c      	ldr	r3, [pc, #176]	; (8004a34 <DisplayStatus.part.0+0x208>)
		case Fast: strcpy(StringAGC,"Fast"); break;
 8004984:	6028      	str	r0, [r5, #0]
		switch (CurrentBW)
 8004986:	781b      	ldrb	r3, [r3, #0]
		case Fast: strcpy(StringAGC,"Fast"); break;
 8004988:	7129      	strb	r1, [r5, #4]
		switch (CurrentBW)
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1a8      	bne.n	80048e0 <DisplayStatus.part.0+0xb4>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 800498e:	4b38      	ldr	r3, [pc, #224]	; (8004a70 <DisplayStatus.part.0+0x244>)
 8004990:	4c2a      	ldr	r4, [pc, #168]	; (8004a3c <DisplayStatus.part.0+0x210>)
 8004992:	e893 0003 	ldmia.w	r3, {r0, r1}
		switch (TxPowerOut)
 8004996:	4b2a      	ldr	r3, [pc, #168]	; (8004a40 <DisplayStatus.part.0+0x214>)
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 8004998:	80a1      	strh	r1, [r4, #4]
 800499a:	0c09      	lsrs	r1, r1, #16
		switch (TxPowerOut)
 800499c:	681b      	ldr	r3, [r3, #0]
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 800499e:	6020      	str	r0, [r4, #0]
		switch (TxPowerOut)
 80049a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 80049a4:	71a1      	strb	r1, [r4, #6]
		switch (TxPowerOut)
 80049a6:	d1a8      	bne.n	80048fa <DisplayStatus.part.0+0xce>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 80049a8:	4b26      	ldr	r3, [pc, #152]	; (8004a44 <DisplayStatus.part.0+0x218>)
 80049aa:	4932      	ldr	r1, [pc, #200]	; (8004a74 <DisplayStatus.part.0+0x248>)
 80049ac:	6019      	str	r1, [r3, #0]
 80049ae:	e7ae      	b.n	800490e <DisplayStatus.part.0+0xe2>
		case LSB: strcpy(StringMode,"LSB"); break;
 80049b0:	4e1c      	ldr	r6, [pc, #112]	; (8004a24 <DisplayStatus.part.0+0x1f8>)
 80049b2:	4b31      	ldr	r3, [pc, #196]	; (8004a78 <DisplayStatus.part.0+0x24c>)
 80049b4:	6033      	str	r3, [r6, #0]
 80049b6:	e783      	b.n	80048c0 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 80049b8:	4b30      	ldr	r3, [pc, #192]	; (8004a7c <DisplayStatus.part.0+0x250>)
 80049ba:	e77c      	b.n	80048b6 <DisplayStatus.part.0+0x8a>
 80049bc:	4c1f      	ldr	r4, [pc, #124]	; (8004a3c <DisplayStatus.part.0+0x210>)
 80049be:	e797      	b.n	80048f0 <DisplayStatus.part.0+0xc4>
 80049c0:	4d1b      	ldr	r5, [pc, #108]	; (8004a30 <DisplayStatus.part.0+0x204>)
 80049c2:	e789      	b.n	80048d8 <DisplayStatus.part.0+0xac>
 80049c4:	4a10      	ldr	r2, [pc, #64]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 80049c6:	e745      	b.n	8004854 <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 80049c8:	4b1e      	ldr	r3, [pc, #120]	; (8004a44 <DisplayStatus.part.0+0x218>)
 80049ca:	492d      	ldr	r1, [pc, #180]	; (8004a80 <DisplayStatus.part.0+0x254>)
 80049cc:	6019      	str	r1, [r3, #0]
 80049ce:	e79e      	b.n	800490e <DisplayStatus.part.0+0xe2>
		case 10: 		strcpy(StringStep,"  10 "); break;
 80049d0:	4b2c      	ldr	r3, [pc, #176]	; (8004a84 <DisplayStatus.part.0+0x258>)
 80049d2:	4a0d      	ldr	r2, [pc, #52]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 80049d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80049d8:	6010      	str	r0, [r2, #0]
 80049da:	8091      	strh	r1, [r2, #4]
 80049dc:	e73a      	b.n	8004854 <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 80049de:	4b2a      	ldr	r3, [pc, #168]	; (8004a88 <DisplayStatus.part.0+0x25c>)
 80049e0:	4a09      	ldr	r2, [pc, #36]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 80049e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80049e6:	6010      	str	r0, [r2, #0]
 80049e8:	8091      	strh	r1, [r2, #4]
 80049ea:	e733      	b.n	8004854 <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 80049ec:	4b27      	ldr	r3, [pc, #156]	; (8004a8c <DisplayStatus.part.0+0x260>)
 80049ee:	4a06      	ldr	r2, [pc, #24]	; (8004a08 <DisplayStatus.part.0+0x1dc>)
 80049f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80049f4:	6010      	str	r0, [r2, #0]
 80049f6:	8091      	strh	r1, [r2, #4]
 80049f8:	e72c      	b.n	8004854 <DisplayStatus.part.0+0x28>
 80049fa:	4e0a      	ldr	r6, [pc, #40]	; (8004a24 <DisplayStatus.part.0+0x1f8>)
 80049fc:	e760      	b.n	80048c0 <DisplayStatus.part.0+0x94>
 80049fe:	bf00      	nop
 8004a00:	240051dc 	.word	0x240051dc
 8004a04:	08018290 	.word	0x08018290
 8004a08:	24006258 	.word	0x24006258
 8004a0c:	24000f9a 	.word	0x24000f9a
 8004a10:	08018280 	.word	0x08018280
 8004a14:	000186a0 	.word	0x000186a0
 8004a18:	080182b0 	.word	0x080182b0
 8004a1c:	080182a0 	.word	0x080182a0
 8004a20:	080182bc 	.word	0x080182bc
 8004a24:	24006250 	.word	0x24006250
 8004a28:	24000f98 	.word	0x24000f98
 8004a2c:	080182c8 	.word	0x080182c8
 8004a30:	24006248 	.word	0x24006248
 8004a34:	24000f99 	.word	0x24000f99
 8004a38:	080182d8 	.word	0x080182d8
 8004a3c:	24006268 	.word	0x24006268
 8004a40:	24006288 	.word	0x24006288
 8004a44:	24006260 	.word	0x24006260
 8004a48:	00776f4c 	.word	0x00776f4c
 8004a4c:	2400621c 	.word	0x2400621c
 8004a50:	2400627c 	.word	0x2400627c
 8004a54:	2400a7d8 	.word	0x2400a7d8
 8004a58:	3a83126f 	.word	0x3a83126f
 8004a5c:	240061f4 	.word	0x240061f4
 8004a60:	080182e0 	.word	0x080182e0
 8004a64:	24006394 	.word	0x24006394
 8004a68:	00425355 	.word	0x00425355
 8004a6c:	080182c0 	.word	0x080182c0
 8004a70:	080182d0 	.word	0x080182d0
 8004a74:	0064694d 	.word	0x0064694d
 8004a78:	0042534c 	.word	0x0042534c
 8004a7c:	080182b8 	.word	0x080182b8
 8004a80:	0078614d 	.word	0x0078614d
 8004a84:	08018288 	.word	0x08018288
 8004a88:	080182a8 	.word	0x080182a8
 8004a8c:	08018298 	.word	0x08018298

08004a90 <HAL_COMP_TriggerCallback>:
	CompTrigTime = DWT->CYCCNT;
 8004a90:	4b15      	ldr	r3, [pc, #84]	; (8004ae8 <HAL_COMP_TriggerCallback+0x58>)
 8004a92:	4a16      	ldr	r2, [pc, #88]	; (8004aec <HAL_COMP_TriggerCallback+0x5c>)
 8004a94:	685b      	ldr	r3, [r3, #4]
	uint32_t CompElapsedTime = CompTrigTime - LastCompTrigTime;
 8004a96:	4916      	ldr	r1, [pc, #88]	; (8004af0 <HAL_COMP_TriggerCallback+0x60>)
		FSKFreq = CPU_CLK_Freq / CompElapsedTime;
 8004a98:	4816      	ldr	r0, [pc, #88]	; (8004af4 <HAL_COMP_TriggerCallback+0x64>)
		FSKFreqFiltered = (FSKFreq + (FSK_FREQ_FILTER_COEFF - 1) * FSKFreqFiltered) / FSK_FREQ_FILTER_COEFF;
 8004a9a:	eddf 6a17 	vldr	s13, [pc, #92]	; 8004af8 <HAL_COMP_TriggerCallback+0x68>
		FSKFreq = CPU_CLK_Freq / CompElapsedTime;
 8004a9e:	edd0 5a00 	vldr	s11, [r0]
		FSKFreqFiltered = (FSKFreq + (FSK_FREQ_FILTER_COEFF - 1) * FSKFreqFiltered) / FSK_FREQ_FILTER_COEFF;
 8004aa2:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004afc <HAL_COMP_TriggerCallback+0x6c>
{
 8004aa6:	b430      	push	{r4, r5}
	CompTrigTime = DWT->CYCCNT;
 8004aa8:	6013      	str	r3, [r2, #0]
	uint32_t CompElapsedTime = CompTrigTime - LastCompTrigTime;
 8004aaa:	6813      	ldr	r3, [r2, #0]
 8004aac:	6808      	ldr	r0, [r1, #0]
		FSKFreq = CPU_CLK_Freq / CompElapsedTime;
 8004aae:	4d14      	ldr	r5, [pc, #80]	; (8004b00 <HAL_COMP_TriggerCallback+0x70>)
	uint32_t CompElapsedTime = CompTrigTime - LastCompTrigTime;
 8004ab0:	1a1b      	subs	r3, r3, r0
		FSKFreqFiltered = (FSKFreq + (FSK_FREQ_FILTER_COEFF - 1) * FSKFreqFiltered) / FSK_FREQ_FILTER_COEFF;
 8004ab2:	4c14      	ldr	r4, [pc, #80]	; (8004b04 <HAL_COMP_TriggerCallback+0x74>)
		CompCounter++;
 8004ab4:	4814      	ldr	r0, [pc, #80]	; (8004b08 <HAL_COMP_TriggerCallback+0x78>)
		FSKFreq = CPU_CLK_Freq / CompElapsedTime;
 8004ab6:	ee07 3a90 	vmov	s15, r3
 8004aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004abe:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8004ac2:	ed85 6a00 	vstr	s12, [r5]
		FSKFreqFiltered = (FSKFreq + (FSK_FREQ_FILTER_COEFF - 1) * FSKFreqFiltered) / FSK_FREQ_FILTER_COEFF;
 8004ac6:	ed94 6a00 	vldr	s12, [r4]
 8004aca:	edd5 7a00 	vldr	s15, [r5]
 8004ace:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004ad2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ad6:	edc4 7a00 	vstr	s15, [r4]
		CompCounter++;
 8004ada:	6803      	ldr	r3, [r0, #0]
 8004adc:	3301      	adds	r3, #1
 8004ade:	6003      	str	r3, [r0, #0]
	LastCompTrigTime = CompTrigTime;
 8004ae0:	6813      	ldr	r3, [r2, #0]
}
 8004ae2:	bc30      	pop	{r4, r5}
	LastCompTrigTime = CompTrigTime;
 8004ae4:	600b      	str	r3, [r1, #0]
}
 8004ae6:	4770      	bx	lr
 8004ae8:	e0001000 	.word	0xe0001000
 8004aec:	24000f94 	.word	0x24000f94
 8004af0:	24006200 	.word	0x24006200
 8004af4:	24000f84 	.word	0x24000f84
 8004af8:	42440000 	.word	0x42440000
 8004afc:	3ca3d70a 	.word	0x3ca3d70a
 8004b00:	240051ac 	.word	0x240051ac
 8004b04:	240051b0 	.word	0x240051b0
 8004b08:	24000f90 	.word	0x24000f90

08004b0c <DWT_Delay_Init>:
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8004b0c:	4a12      	ldr	r2, [pc, #72]	; (8004b58 <DWT_Delay_Init+0x4c>)
	DWT->CYCCNT = 0;
 8004b0e:	2000      	movs	r0, #0
	DWT->LAR = 0xC5ACCE55; // unlock CM7
 8004b10:	4b12      	ldr	r3, [pc, #72]	; (8004b5c <DWT_Delay_Init+0x50>)
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8004b12:	f8d2 10fc 	ldr.w	r1, [r2, #252]	; 0xfc
 8004b16:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
uint32_t DWT_Delay_Init(void) {
 8004b1a:	b410      	push	{r4}
	CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8004b1c:	f8c2 10fc 	str.w	r1, [r2, #252]	; 0xfc
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8004b20:	f8d2 10fc 	ldr.w	r1, [r2, #252]	; 0xfc
	DWT->LAR = 0xC5ACCE55; // unlock CM7
 8004b24:	4c0e      	ldr	r4, [pc, #56]	; (8004b60 <DWT_Delay_Init+0x54>)
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8004b26:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8004b2a:	f8c2 10fc 	str.w	r1, [r2, #252]	; 0xfc
	DWT->LAR = 0xC5ACCE55; // unlock CM7
 8004b2e:	f8c3 4fb0 	str.w	r4, [r3, #4016]	; 0xfb0
	DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	f022 0201 	bic.w	r2, r2, #1
 8004b38:	601a      	str	r2, [r3, #0]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	f042 0201 	orr.w	r2, r2, #1
 8004b40:	601a      	str	r2, [r3, #0]
	DWT->CYCCNT = 0;
 8004b42:	6058      	str	r0, [r3, #4]
	asm("NOP");
 8004b44:	bf00      	nop
	asm("NOP");
 8004b46:	bf00      	nop
	asm("NOP");
 8004b48:	bf00      	nop
	if(DWT->CYCCNT)
 8004b4a:	6858      	ldr	r0, [r3, #4]
}
 8004b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b50:	fab0 f080 	clz	r0, r0
 8004b54:	0940      	lsrs	r0, r0, #5
 8004b56:	4770      	bx	lr
 8004b58:	e000ed00 	.word	0xe000ed00
 8004b5c:	e0001000 	.word	0xe0001000
 8004b60:	c5acce55 	.word	0xc5acce55

08004b64 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM7)
 8004b64:	4b03      	ldr	r3, [pc, #12]	; (8004b74 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8004b66:	6802      	ldr	r2, [r0, #0]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d000      	beq.n	8004b6e <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8004b6c:	4770      	bx	lr
		DoKeyer();
 8004b6e:	f7fc bcc3 	b.w	80014f8 <DoKeyer>
 8004b72:	bf00      	nop
 8004b74:	40001400 	.word	0x40001400

08004b78 <CalcFT8Params>:
{
 8004b78:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile double TF, TXFreq, MinDiff = 999999999;
 8004b7a:	a387      	add	r3, pc, #540	; (adr r3, 8004d98 <CalcFT8Params+0x220>)
 8004b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
{
 8004b80:	b08b      	sub	sp, #44	; 0x2c
	SetMode((Mode) USB);
 8004b82:	2002      	movs	r0, #2
	for (m = 2; m <= 25; m++) //was 64
 8004b84:	2502      	movs	r5, #2
					fod = od;
 8004b86:	2601      	movs	r6, #1
 8004b88:	4f7b      	ldr	r7, [pc, #492]	; (8004d78 <CalcFT8Params+0x200>)
	volatile double TF, TXFreq, MinDiff = 999999999;
 8004b8a:	e9cd 2308 	strd	r2, r3, [sp, #32]
	SetMode((Mode) USB);
 8004b8e:	f7fd f999 	bl	8001ec4 <SetMode>
	TXFreq = LOfreq;
 8004b92:	497a      	ldr	r1, [pc, #488]	; (8004d7c <CalcFT8Params+0x204>)
				FT8_OutF = XTalFreq * n / m / p / od;
 8004b94:	4a7a      	ldr	r2, [pc, #488]	; (8004d80 <CalcFT8Params+0x208>)
 8004b96:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	TXFreq = LOfreq;
 8004b9a:	ed91 7a00 	vldr	s14, [r1]
		for (n = 2; n <= 512; n++) //was 1
 8004b9e:	f240 2c01 	movw	ip, #513	; 0x201
	LastTXFreq = (float) TXFreq;
 8004ba2:	4b78      	ldr	r3, [pc, #480]	; (8004d84 <CalcFT8Params+0x20c>)
	TXFreq = LOfreq;
 8004ba4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
				FT8_OutF = XTalFreq * n / m / p / od;
 8004ba8:	edd2 3a00 	vldr	s7, [r2]
						&& ((XTalFreq * n / m) > 150000000.0)
 8004bac:	ed9f 3a76 	vldr	s6, [pc, #472]	; 8004d88 <CalcFT8Params+0x210>
 8004bb0:	4a76      	ldr	r2, [pc, #472]	; (8004d8c <CalcFT8Params+0x214>)
						&& ((XTalFreq * n / m) < 960000000.0)) {
 8004bb2:	ed9f 2a77 	vldr	s4, [pc, #476]	; 8004d90 <CalcFT8Params+0x218>
	TXFreq = LOfreq;
 8004bb6:	ed8d 7b06 	vstr	d7, [sp, #24]
	TF = TXFreq; //TODO: check for beginning and end of subband
 8004bba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
	LastTXFreq = (float) TXFreq;
 8004bc2:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004bc6:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8004bca:	ed83 7a00 	vstr	s14, [r3]
				FT8_OutF = XTalFreq * n / m / p / od;
 8004bce:	ee07 5a90 	vmov	s15, r5
		for (n = 2; n <= 512; n++) //was 1
 8004bd2:	2402      	movs	r4, #2
				FT8_OutF = XTalFreq * n / m / p / od;
 8004bd4:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8004bd8:	eec1 2a84 	vdiv.f32	s5, s3, s8
 8004bdc:	ee07 4a90 	vmov	s15, r4
			for (p = 2; p <= 128; p += 2) {
 8004be0:	2302      	movs	r3, #2
				FT8_OutF = XTalFreq * n / m / p / od;
 8004be2:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8004be6:	ee64 4aa3 	vmul.f32	s9, s9, s7
						&& ((XTalFreq * n / m) > 150000000.0)
 8004bea:	ee64 7aa2 	vmul.f32	s15, s9, s5
 8004bee:	eef4 7a43 	vcmp.f32	s15, s6
 8004bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf6:	dd04      	ble.n	8004c02 <CalcFT8Params+0x8a>
 8004bf8:	eef4 7ac2 	vcmpe.f32	s15, s4
 8004bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c00:	d47e      	bmi.n	8004d00 <CalcFT8Params+0x188>
				FT8_OutF = XTalFreq * n / m / p / od;
 8004c02:	ee07 3a90 	vmov	s15, r3
 8004c06:	3302      	adds	r3, #2
 8004c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c0c:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004c10:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004c14:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004c18:	ed82 7b00 	vstr	d7, [r2]
				if (((TF - FT8_OutF) < MinDiff) && ((TF - FT8_OutF) > 0)
 8004c1c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004c20:	ed92 5b00 	vldr	d5, [r2]
 8004c24:	ed9d 6b08 	vldr	d6, [sp, #32]
 8004c28:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004c2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c34:	dd03      	ble.n	8004c3e <CalcFT8Params+0xc6>
 8004c36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c3a:	e9d2 0100 	ldrd	r0, r1, [r2]
			for (p = 2; p <= 128; p += 2) {
 8004c3e:	2b82      	cmp	r3, #130	; 0x82
 8004c40:	d1df      	bne.n	8004c02 <CalcFT8Params+0x8a>
		for (n = 2; n <= 512; n++) //was 1
 8004c42:	3401      	adds	r4, #1
 8004c44:	4564      	cmp	r4, ip
 8004c46:	d1c9      	bne.n	8004bdc <CalcFT8Params+0x64>
		FT8_OutF = XTalFreq * fn / fm / fp / fod;
 8004c48:	ed9d 7a01 	vldr	s14, [sp, #4]
	for (m = 2; m <= 25; m++) //was 64
 8004c4c:	3501      	adds	r5, #1
		FT8_OutF = XTalFreq * fn / fm / fp / fod;
 8004c4e:	eddd 7a00 	vldr	s15, [sp]
 8004c52:	ed9d 6a02 	vldr	s12, [sp, #8]
 8004c56:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5e:	eddd 6a03 	vldr	s13, [sp, #12]
 8004c62:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	for (m = 2; m <= 25; m++) //was 64
 8004c66:	2d1a      	cmp	r5, #26
		FT8_OutF = XTalFreq * fn / fm / fp / fod;
 8004c68:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004c6c:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004c70:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004c74:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004c7c:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004c80:	ed82 7b00 	vstr	d7, [r2]
		FT8_OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004c84:	9b01      	ldr	r3, [sp, #4]
 8004c86:	eddd 7a00 	vldr	s15, [sp]
 8004c8a:	ed9d 6a02 	vldr	s12, [sp, #8]
 8004c8e:	f103 0301 	add.w	r3, r3, #1
 8004c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c96:	eddd 6a03 	vldr	s13, [sp, #12]
 8004c9a:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8004c9e:	ee07 3a10 	vmov	s14, r3
 8004ca2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004ca6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004caa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004cae:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004cb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004cb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cba:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004cbe:	ed87 7b00 	vstr	d7, [r7]
	for (m = 2; m <= 25; m++) //was 64
 8004cc2:	d184      	bne.n	8004bce <CalcFT8Params+0x56>
	__HAL_RCC_PLL2_DISABLE();
 8004cc4:	4a33      	ldr	r2, [pc, #204]	; (8004d94 <CalcFT8Params+0x21c>)
 8004cc6:	6813      	ldr	r3, [r2, #0]
 8004cc8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ccc:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8004cce:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004cd0:	9900      	ldr	r1, [sp, #0]
 8004cd2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004cd6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004cda:	6293      	str	r3, [r2, #40]	; 0x28
 8004cdc:	9901      	ldr	r1, [sp, #4]
 8004cde:	9b02      	ldr	r3, [sp, #8]
 8004ce0:	3901      	subs	r1, #1
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004ce8:	025b      	lsls	r3, r3, #9
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	430b      	orrs	r3, r1
 8004cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf2:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8004cf4:	6813      	ldr	r3, [r2, #0]
 8004cf6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004cfa:	6013      	str	r3, [r2, #0]
}
 8004cfc:	b00b      	add	sp, #44	; 0x2c
 8004cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
				FT8_OutF = XTalFreq * n / m / p / od;
 8004d00:	ee07 3a90 	vmov	s15, r3
 8004d04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d08:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004d0c:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004d10:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004d14:	ed82 7b00 	vstr	d7, [r2]
				if (((TF - FT8_OutF) < MinDiff) && ((TF - FT8_OutF) > 0)
 8004d18:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004d1c:	ed92 5b00 	vldr	d5, [r2]
 8004d20:	ed9d 6b08 	vldr	d6, [sp, #32]
 8004d24:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004d28:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d30:	d518      	bpl.n	8004d64 <CalcFT8Params+0x1ec>
 8004d32:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004d36:	ed92 6b00 	vldr	d6, [r2]
 8004d3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004d3e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d46:	dd0d      	ble.n	8004d64 <CalcFT8Params+0x1ec>
					MinDiff = fabs(FT8_OutF - TF);
 8004d48:	ed92 7b00 	vldr	d7, [r2]
 8004d4c:	ed9d 6b04 	vldr	d6, [sp, #16]
 8004d50:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004d54:	eeb0 7bc7 	vabs.f64	d7, d7
 8004d58:	ed8d 7b08 	vstr	d7, [sp, #32]
					fp = p;
 8004d5c:	9302      	str	r3, [sp, #8]
					fn = n;
 8004d5e:	9401      	str	r4, [sp, #4]
					fm = m;
 8004d60:	9500      	str	r5, [sp, #0]
					fod = od;
 8004d62:	9603      	str	r6, [sp, #12]
			for (p = 2; p <= 128; p += 2) {
 8004d64:	3302      	adds	r3, #2
 8004d66:	2b82      	cmp	r3, #130	; 0x82
 8004d68:	d1ca      	bne.n	8004d00 <CalcFT8Params+0x188>
		for (n = 2; n <= 512; n++) //was 1
 8004d6a:	3401      	adds	r4, #1
 8004d6c:	4564      	cmp	r4, ip
 8004d6e:	f47f af35 	bne.w	8004bdc <CalcFT8Params+0x64>
 8004d72:	e769      	b.n	8004c48 <CalcFT8Params+0xd0>
 8004d74:	f3af 8000 	nop.w
 8004d78:	240051c0 	.word	0x240051c0
 8004d7c:	240061f4 	.word	0x240061f4
 8004d80:	2400739c 	.word	0x2400739c
 8004d84:	24006208 	.word	0x24006208
 8004d88:	4d0f0d18 	.word	0x4d0f0d18
 8004d8c:	240051b8 	.word	0x240051b8
 8004d90:	4e64e1c0 	.word	0x4e64e1c0
 8004d94:	58024400 	.word	0x58024400
 8004d98:	ff800000 	.word	0xff800000
 8004d9c:	41cdcd64 	.word	0x41cdcd64

08004da0 <HAL_ADC_ConvCpltCallback>:
{
 8004da0:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004da2:	4b0b      	ldr	r3, [pc, #44]	; (8004dd0 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004da4:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004da8:	490a      	ldr	r1, [pc, #40]	; (8004dd4 <HAL_ADC_ConvCpltCallback+0x34>)
 8004daa:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8004dae:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004db2:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d1fa      	bne.n	8004dae <HAL_ADC_ConvCpltCallback+0xe>
 8004db8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004dbc:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 8004dc0:	2001      	movs	r0, #1
 8004dc2:	f7fd fb1b 	bl	80023fc <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 8004dc6:	4b04      	ldr	r3, [pc, #16]	; (8004dd8 <HAL_ADC_ConvCpltCallback+0x38>)
 8004dc8:	2201      	movs	r2, #1
 8004dca:	701a      	strb	r2, [r3, #0]
}
 8004dcc:	bd08      	pop	{r3, pc}
 8004dce:	bf00      	nop
 8004dd0:	240077c0 	.word	0x240077c0
 8004dd4:	e000ed00 	.word	0xe000ed00
 8004dd8:	2400b996 	.word	0x2400b996

08004ddc <HAL_ADC_ConvHalfCpltCallback>:
{
 8004ddc:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004dde:	4b0b      	ldr	r3, [pc, #44]	; (8004e0c <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004de0:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004de4:	490a      	ldr	r1, [pc, #40]	; (8004e10 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8004de6:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8004dea:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004dee:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d1fa      	bne.n	8004dea <HAL_ADC_ConvHalfCpltCallback+0xe>
 8004df4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004df8:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 8004dfc:	2000      	movs	r0, #0
 8004dfe:	f7fd fafd 	bl	80023fc <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 8004e02:	4b04      	ldr	r3, [pc, #16]	; (8004e14 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	701a      	strb	r2, [r3, #0]
}
 8004e08:	bd08      	pop	{r3, pc}
 8004e0a:	bf00      	nop
 8004e0c:	240073c0 	.word	0x240073c0
 8004e10:	e000ed00 	.word	0xe000ed00
 8004e14:	2400b996 	.word	0x2400b996

08004e18 <HAL_DAC_ConvCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[BSIZE];
 8004e18:	4b01      	ldr	r3, [pc, #4]	; (8004e20 <HAL_DAC_ConvCpltCallbackCh1+0x8>)
 8004e1a:	4a02      	ldr	r2, [pc, #8]	; (8004e24 <HAL_DAC_ConvCpltCallbackCh1+0xc>)
 8004e1c:	601a      	str	r2, [r3, #0]
}
 8004e1e:	4770      	bx	lr
 8004e20:	24007394 	.word	0x24007394
 8004e24:	24000b80 	.word	0x24000b80

08004e28 <HAL_DAC_ConvHalfCpltCallbackCh1>:
	ValidAudioHalf = &AudioOut[0];
 8004e28:	4b01      	ldr	r3, [pc, #4]	; (8004e30 <HAL_DAC_ConvHalfCpltCallbackCh1+0x8>)
 8004e2a:	4a02      	ldr	r2, [pc, #8]	; (8004e34 <HAL_DAC_ConvHalfCpltCallbackCh1+0xc>)
 8004e2c:	601a      	str	r2, [r3, #0]
}
 8004e2e:	4770      	bx	lr
 8004e30:	24007394 	.word	0x24007394
 8004e34:	24000780 	.word	0x24000780

08004e38 <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004e38:	4907      	ldr	r1, [pc, #28]	; (8004e58 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 8004e3a:	2002      	movs	r0, #2
 8004e3c:	4b07      	ldr	r3, [pc, #28]	; (8004e5c <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004e3e:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004e40:	4a07      	ldr	r2, [pc, #28]	; (8004e60 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 8004e42:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004e44:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004e46:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004e48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e4c:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004e4e:	6853      	ldr	r3, [r2, #4]
 8004e50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e54:	6053      	str	r3, [r2, #4]
}
 8004e56:	4770      	bx	lr
 8004e58:	2400a3dc 	.word	0x2400a3dc
 8004e5c:	24006210 	.word	0x24006210
 8004e60:	2400a440 	.word	0x2400a440
 8004e64:	00000000 	.word	0x00000000

08004e68 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 8004e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fod, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 8004e6c:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 8004e6e:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 8004e72:	4aad      	ldr	r2, [pc, #692]	; (8005128 <SetWSPRPLLCoeff+0x2c0>)
{
 8004e74:	ed2d 8b02 	vpush	{d8}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004e78:	f20f 2b9c 	addw	fp, pc, #668	; 0x29c
 8004e7c:	e9db ab00 	ldrd	sl, fp, [fp]
{
 8004e80:	b08f      	sub	sp, #60	; 0x3c
	LastTXFreq = (float)TXFreq;
 8004e82:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004e86:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
	for (i = 0; i < 4; i++) {
 8004e8a:	9305      	str	r3, [sp, #20]
 8004e8c:	9b05      	ldr	r3, [sp, #20]
 8004e8e:	2b03      	cmp	r3, #3
 8004e90:	f200 80e0 	bhi.w	8005054 <SetWSPRPLLCoeff+0x1ec>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 8004e94:	4ba5      	ldr	r3, [pc, #660]	; (800512c <SetWSPRPLLCoeff+0x2c4>)
 8004e96:	4604      	mov	r4, r0
 8004e98:	460d      	mov	r5, r1
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004e9a:	ed9f 8aa5 	vldr	s16, [pc, #660]	; 8005130 <SetWSPRPLLCoeff+0x2c8>
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
							&& ((XTalFreq * n / m) > 150000000.0)
 8004e9e:	ed9f 2aa5 	vldr	s4, [pc, #660]	; 8005134 <SetWSPRPLLCoeff+0x2cc>
						MinDiff = fabs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8004ea2:	2001      	movs	r0, #1
					OutF = XTalFreq * n / m / p / od;
 8004ea4:	edd3 2a00 	vldr	s5, [r3]
 8004ea8:	4ea3      	ldr	r6, [pc, #652]	; (8005138 <SetWSPRPLLCoeff+0x2d0>)
							&& ((XTalFreq * n / m) < 960000000.0)) {
 8004eaa:	ed9f 1aa4 	vldr	s2, [pc, #656]	; 800513c <SetWSPRPLLCoeff+0x2d4>
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004eae:	ed9f 3b9c 	vldr	d3, [pc, #624]	; 8005120 <SetWSPRPLLCoeff+0x2b8>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004eb2:	ed9d 7a05 	vldr	s14, [sp, #20]
 8004eb6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 8004eba:	2102      	movs	r1, #2
			for (n = 2; n <= 512; n++) //was 1
 8004ebc:	f240 2e01 	movw	lr, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004ec0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004ec4:	ee27 7a08 	vmul.f32	s14, s14, s16
 8004ec8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004ecc:	ee37 7b00 	vadd.f64	d7, d7, d0
 8004ed0:	ed8d 7b06 	vstr	d7, [sp, #24]
		MinDiff = 999999999;
 8004ed4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
					OutF = XTalFreq * n / m / p / od;
 8004ed8:	ee07 1a90 	vmov	s15, r1
			for (n = 2; n <= 512; n++) //was 1
 8004edc:	2202      	movs	r2, #2
					OutF = XTalFreq * n / m / p / od;
 8004ede:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8004ee2:	eec8 1a84 	vdiv.f32	s3, s17, s8
 8004ee6:	ee07 2a90 	vmov	s15, r2
				for (p = 2; p <= 128; p += 2) {
 8004eea:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 8004eec:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8004ef0:	ee64 4aa2 	vmul.f32	s9, s9, s5
							&& ((XTalFreq * n / m) > 150000000.0)
 8004ef4:	ee64 7aa1 	vmul.f32	s15, s9, s3
 8004ef8:	eef4 7a42 	vcmp.f32	s15, s4
 8004efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f00:	dd05      	ble.n	8004f0e <SetWSPRPLLCoeff+0xa6>
 8004f02:	eef4 7ac1 	vcmpe.f32	s15, s2
 8004f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f0a:	f100 80c4 	bmi.w	8005096 <SetWSPRPLLCoeff+0x22e>
					OutF = XTalFreq * n / m / p / od;
 8004f0e:	ee07 3a90 	vmov	s15, r3
 8004f12:	3302      	adds	r3, #2
 8004f14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f18:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004f1c:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004f20:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004f24:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8004f28:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004f2c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004f30:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004f34:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004f38:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f40:	dd03      	ble.n	8004f4a <SetWSPRPLLCoeff+0xe2>
 8004f42:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004f46:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
				for (p = 2; p <= 128; p += 2) {
 8004f4a:	2b82      	cmp	r3, #130	; 0x82
 8004f4c:	d1df      	bne.n	8004f0e <SetWSPRPLLCoeff+0xa6>
			for (n = 2; n <= 512; n++) //was 1
 8004f4e:	3201      	adds	r2, #1
 8004f50:	4572      	cmp	r2, lr
 8004f52:	d1c8      	bne.n	8004ee6 <SetWSPRPLLCoeff+0x7e>
		for (m = 2; m <= 25; m++) //was 64
 8004f54:	3101      	adds	r1, #1
 8004f56:	291a      	cmp	r1, #26
 8004f58:	d1be      	bne.n	8004ed8 <SetWSPRPLLCoeff+0x70>
		if (fn < 511) {
 8004f5a:	9b01      	ldr	r3, [sp, #4]
 8004f5c:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8004f60:	f200 80d3 	bhi.w	800510a <SetWSPRPLLCoeff+0x2a2>
			OutF = XTalFreq * fn / fm / fp / fod;
 8004f64:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004f68:	eddd 7a00 	vldr	s15, [sp]
 8004f6c:	eddd 6a02 	vldr	s13, [sp, #8]
 8004f70:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f78:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004f7c:	ee27 7a22 	vmul.f32	s14, s14, s5
 8004f80:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004f84:	eddd 6a03 	vldr	s13, [sp, #12]
 8004f88:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004f8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004f90:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004f94:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004f98:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004f9c:	9b01      	ldr	r3, [sp, #4]
 8004f9e:	eddd 7a00 	vldr	s15, [sp]
 8004fa2:	eddd 6a02 	vldr	s13, [sp, #8]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fac:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004fb0:	ee07 3a10 	vmov	s14, r3
 8004fb4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004fb8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004fbc:	eddd 6a03 	vldr	s13, [sp, #12]
 8004fc0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004fc4:	ee27 7a22 	vmul.f32	s14, s14, s5
 8004fc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004fcc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004fd0:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004fd4:	ed8d 7b08 	vstr	d7, [sp, #32]
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8004fd8:	ed9d 5b06 	vldr	d5, [sp, #24]
 8004fdc:	ed9d 4b0a 	vldr	d4, [sp, #40]	; 0x28
 8004fe0:	ed9d 6b08 	vldr	d6, [sp, #32]
 8004fe4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8004fe8:	ee35 5b44 	vsub.f64	d5, d5, d4
 8004fec:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004ff0:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004ff4:	ee27 7b03 	vmul.f64	d7, d7, d3
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8004ff8:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8004ffc:	ed8d 7a04 	vstr	s14, [sp, #16]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8005000:	9b04      	ldr	r3, [sp, #16]
		FracDiv >>= 0x03;
 8005002:	9a04      	ldr	r2, [sp, #16]
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8005004:	f003 0307 	and.w	r3, r3, #7
		FracDiv >>= 0x03;
 8005008:	ea4f 08d2 	mov.w	r8, r2, lsr #3
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 800500c:	8033      	strh	r3, [r6, #0]
		FracDiv >>= 0x03;
 800500e:	f8cd 8010 	str.w	r8, [sp, #16]
		FracDivCoeff[i] = FracDiv;
 8005012:	9f04      	ldr	r7, [sp, #16]
 8005014:	9a05      	ldr	r2, [sp, #20]
 8005016:	b2bf      	uxth	r7, r7
 8005018:	eb04 0942 	add.w	r9, r4, r2, lsl #1
 800501c:	f824 7012 	strh.w	r7, [r4, r2, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 8005020:	9a05      	ldr	r2, [sp, #20]
	for (i = 0; i < 4; i++) {
 8005022:	9905      	ldr	r1, [sp, #20]
		FracPWMCoeff[i] = FracDivPWM;
 8005024:	f8b6 e000 	ldrh.w	lr, [r6]
	for (i = 0; i < 4; i++) {
 8005028:	3101      	adds	r1, #1
		FracPWMCoeff[i] = FracDivPWM;
 800502a:	f825 e012 	strh.w	lr, [r5, r2, lsl #1]
 800502e:	eb05 0242 	add.w	r2, r5, r2, lsl #1
	for (i = 0; i < 4; i++) {
 8005032:	9105      	str	r1, [sp, #20]
 8005034:	f8dd c014 	ldr.w	ip, [sp, #20]
 8005038:	f1bc 0f03 	cmp.w	ip, #3
 800503c:	f67f af39 	bls.w	8004eb2 <SetWSPRPLLCoeff+0x4a>
 8005040:	f8cd 8010 	str.w	r8, [sp, #16]
 8005044:	9105      	str	r1, [sp, #20]
 8005046:	493e      	ldr	r1, [pc, #248]	; (8005140 <SetWSPRPLLCoeff+0x2d8>)
 8005048:	8033      	strh	r3, [r6, #0]
 800504a:	800b      	strh	r3, [r1, #0]
 800504c:	f8a9 7000 	strh.w	r7, [r9]
 8005050:	f8a2 e000 	strh.w	lr, [r2]
	}
	__HAL_RCC_PLL2_DISABLE();
 8005054:	4a3b      	ldr	r2, [pc, #236]	; (8005144 <SetWSPRPLLCoeff+0x2dc>)
 8005056:	6813      	ldr	r3, [r2, #0]
 8005058:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800505c:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 800505e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8005060:	9900      	ldr	r1, [sp, #0]
 8005062:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005066:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800506a:	6293      	str	r3, [r2, #40]	; 0x28
 800506c:	9901      	ldr	r1, [sp, #4]
 800506e:	9b02      	ldr	r3, [sp, #8]
 8005070:	3901      	subs	r1, #1
 8005072:	3b01      	subs	r3, #1
 8005074:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005078:	025b      	lsls	r3, r3, #9
 800507a:	b29b      	uxth	r3, r3
 800507c:	430b      	orrs	r3, r1
 800507e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005082:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8005084:	6813      	ldr	r3, [r2, #0]
 8005086:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800508a:	6013      	str	r3, [r2, #0]
}
 800508c:	b00f      	add	sp, #60	; 0x3c
 800508e:	ecbd 8b02 	vpop	{d8}
 8005092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					OutF = XTalFreq * n / m / p / od;
 8005096:	ee07 3a90 	vmov	s15, r3
 800509a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800509e:	ee67 7a84 	vmul.f32	s15, s15, s8
 80050a2:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 80050a6:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80050aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 80050ae:	ed9d 7b06 	vldr	d7, [sp, #24]
 80050b2:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 80050b6:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80050ba:	ee37 7b45 	vsub.f64	d7, d7, d5
 80050be:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80050c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050c6:	d518      	bpl.n	80050fa <SetWSPRPLLCoeff+0x292>
 80050c8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80050cc:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80050d0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80050d4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80050d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050dc:	dd0d      	ble.n	80050fa <SetWSPRPLLCoeff+0x292>
						MinDiff = fabs(OutF - TF);
 80050de:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80050e2:	ed9d 6b06 	vldr	d6, [sp, #24]
 80050e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80050ea:	eeb0 7bc7 	vabs.f64	d7, d7
 80050ee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
						fp = p;
 80050f2:	9302      	str	r3, [sp, #8]
						fn = n;
 80050f4:	9201      	str	r2, [sp, #4]
						fm = m;
 80050f6:	9100      	str	r1, [sp, #0]
						fod = od;
 80050f8:	9003      	str	r0, [sp, #12]
				for (p = 2; p <= 128; p += 2) {
 80050fa:	3302      	adds	r3, #2
 80050fc:	2b82      	cmp	r3, #130	; 0x82
 80050fe:	d1ca      	bne.n	8005096 <SetWSPRPLLCoeff+0x22e>
			for (n = 2; n <= 512; n++) //was 1
 8005100:	3201      	adds	r2, #1
 8005102:	4572      	cmp	r2, lr
 8005104:	f47f aeef 	bne.w	8004ee6 <SetWSPRPLLCoeff+0x7e>
 8005108:	e724      	b.n	8004f54 <SetWSPRPLLCoeff+0xec>
			FracDiv = 8191 * 8;
 800510a:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 800510e:	9304      	str	r3, [sp, #16]
 8005110:	e776      	b.n	8005000 <SetWSPRPLLCoeff+0x198>
 8005112:	bf00      	nop
 8005114:	f3af 8000 	nop.w
 8005118:	ff800000 	.word	0xff800000
 800511c:	41cdcd64 	.word	0x41cdcd64
 8005120:	00000000 	.word	0x00000000
 8005124:	40f00000 	.word	0x40f00000
 8005128:	24006208 	.word	0x24006208
 800512c:	2400739c 	.word	0x2400739c
 8005130:	3fbb7e91 	.word	0x3fbb7e91
 8005134:	4d0f0d18 	.word	0x4d0f0d18
 8005138:	240051d0 	.word	0x240051d0
 800513c:	4e64e1c0 	.word	0x4e64e1c0
 8005140:	2400620c 	.word	0x2400620c
 8005144:	58024400 	.word	0x58024400

08005148 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8005148:	4a8c      	ldr	r2, [pc, #560]	; (800537c <SetTXPLL+0x234>)
 800514a:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 800514e:	4b8c      	ldr	r3, [pc, #560]	; (8005380 <SetTXPLL+0x238>)
	for (m = 2; m <= 25; m++) //was 64
 8005150:	2002      	movs	r0, #2
				OutF = XTalFreq * n / m / p / od;
 8005152:	edd2 5a00 	vldr	s11, [r2]
		for (n = 2; n <= 512; n++) //was 1
 8005156:	f240 2c01 	movw	ip, #513	; 0x201
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 800515a:	ed9f 5a8a 	vldr	s10, [pc, #552]	; 8005384 <SetTXPLL+0x23c>
 800515e:	ed9f 4a8a 	vldr	s8, [pc, #552]	; 8005388 <SetTXPLL+0x240>
{
 8005162:	b410      	push	{r4}
					MinDiff = fabs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 8005164:	2401      	movs	r4, #1
{
 8005166:	b08b      	sub	sp, #44	; 0x2c
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8005168:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 800516a:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 800516c:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8005170:	2102      	movs	r1, #2
				OutF = XTalFreq * n / m / p / od;
 8005172:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005176:	eec3 4a86 	vdiv.f32	s9, s7, s12
 800517a:	ee07 1a90 	vmov	s15, r1
			for (p = 2; p <= 128; p+=2)
 800517e:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8005180:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005184:	ee66 6aa5 	vmul.f32	s13, s13, s11
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8005188:	ee66 7aa4 	vmul.f32	s15, s13, s9
 800518c:	eef4 7a45 	vcmp.f32	s15, s10
 8005190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005194:	dd05      	ble.n	80051a2 <SetTXPLL+0x5a>
 8005196:	eef4 7ac4 	vcmpe.f32	s15, s8
 800519a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800519e:	f100 80b6 	bmi.w	800530e <SetTXPLL+0x1c6>
				OutF = XTalFreq * n / m / p / od;
 80051a2:	ee07 3a90 	vmov	s15, r3
 80051a6:	3302      	adds	r3, #2
 80051a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051ac:	ee67 7a86 	vmul.f32	s15, s15, s12
 80051b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051b4:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80051b8:	eddd 7a02 	vldr	s15, [sp, #8]
 80051bc:	ed9d 7a03 	vldr	s14, [sp, #12]
 80051c0:	ee70 7a67 	vsub.f32	s15, s0, s15
 80051c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051cc:	dd00      	ble.n	80051d0 <SetTXPLL+0x88>
 80051ce:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 80051d0:	2b82      	cmp	r3, #130	; 0x82
 80051d2:	d1e6      	bne.n	80051a2 <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 80051d4:	3101      	adds	r1, #1
 80051d6:	4561      	cmp	r1, ip
 80051d8:	d1cf      	bne.n	800517a <SetTXPLL+0x32>
	for (m = 2; m <= 25; m++) //was 64
 80051da:	3001      	adds	r0, #1
 80051dc:	281a      	cmp	r0, #26
 80051de:	d1c5      	bne.n	800516c <SetTXPLL+0x24>
				}
			}
		}
	}
	if (fn < 511)
 80051e0:	9b05      	ldr	r3, [sp, #20]
 80051e2:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 80051e6:	f200 80c4 	bhi.w	8005372 <SetTXPLL+0x22a>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 80051ea:	ed9d 7a05 	vldr	s14, [sp, #20]
 80051ee:	eddd 7a04 	vldr	s15, [sp, #16]
 80051f2:	ed9d 6a06 	vldr	s12, [sp, #24]
 80051f6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fe:	eddd 6a07 	vldr	s13, [sp, #28]
 8005202:	eeb8 6a46 	vcvt.f32.u32	s12, s12
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8005206:	ed9f 5a61 	vldr	s10, [pc, #388]	; 800538c <SetTXPLL+0x244>
		OutF = XTalFreq * fn / fm / fp / fod;
 800520a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800520e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005212:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005216:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800521a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800521e:	edcd 6a02 	vstr	s13, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8005222:	9b05      	ldr	r3, [sp, #20]
 8005224:	eddd 7a04 	vldr	s15, [sp, #16]
 8005228:	ed9d 6a06 	vldr	s12, [sp, #24]
 800522c:	3301      	adds	r3, #1
 800522e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005232:	eddd 6a07 	vldr	s13, [sp, #28]
 8005236:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 800523a:	ee07 3a10 	vmov	s14, r3
 800523e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005242:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005246:	ee67 7a86 	vmul.f32	s15, s15, s12
 800524a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800524e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005252:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005256:	edcd 6a01 	vstr	s13, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 800525a:	eddd 6a02 	vldr	s13, [sp, #8]
 800525e:	ed9d 7a01 	vldr	s14, [sp, #4]
 8005262:	eddd 7a02 	vldr	s15, [sp, #8]
 8005266:	ee30 0a66 	vsub.f32	s0, s0, s13
 800526a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800526e:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8005272:	ee67 7a85 	vmul.f32	s15, s15, s10
 8005276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800527a:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 800527e:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 8005282:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 8005284:	4a42      	ldr	r2, [pc, #264]	; (8005390 <SetTXPLL+0x248>)
	TXFreqError = MinDiff;
 8005286:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800528a:	4b42      	ldr	r3, [pc, #264]	; (8005394 <SetTXPLL+0x24c>)
 800528c:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 8005290:	6813      	ldr	r3, [r2, #0]
 8005292:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005296:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8005298:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800529a:	9904      	ldr	r1, [sp, #16]
 800529c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80052a0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80052a4:	6293      	str	r3, [r2, #40]	; 0x28
 80052a6:	9905      	ldr	r1, [sp, #20]
 80052a8:	9b06      	ldr	r3, [sp, #24]
 80052aa:	3901      	subs	r1, #1
 80052ac:	3b01      	subs	r3, #1
 80052ae:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80052b2:	025b      	lsls	r3, r3, #9
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	430b      	orrs	r3, r1
 80052b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052bc:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80052be:	6813      	ldr	r3, [r2, #0]
 80052c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052c4:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 80052c6:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 80052c8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80052ca:	f023 0310 	bic.w	r3, r3, #16
 80052ce:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 80052d0:	9009      	str	r0, [sp, #36]	; 0x24
 80052d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d4:	2b31      	cmp	r3, #49	; 0x31
 80052d6:	d80b      	bhi.n	80052f0 <SetTXPLL+0x1a8>
		i++;
 80052d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052da:	3301      	adds	r3, #1
 80052dc:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 80052de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052e0:	3b01      	subs	r3, #1
 80052e2:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 80052e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052e6:	3301      	adds	r3, #1
 80052e8:	9309      	str	r3, [sp, #36]	; 0x24
 80052ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ec:	2b31      	cmp	r3, #49	; 0x31
 80052ee:	d9f3      	bls.n	80052d8 <SetTXPLL+0x190>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 80052f0:	4a27      	ldr	r2, [pc, #156]	; (8005390 <SetTXPLL+0x248>)
 80052f2:	4b29      	ldr	r3, [pc, #164]	; (8005398 <SetTXPLL+0x250>)
 80052f4:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 80052f6:	4003      	ands	r3, r0
 80052f8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80052fc:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 80052fe:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005300:	f043 0310 	orr.w	r3, r3, #16
 8005304:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 8005306:	b00b      	add	sp, #44	; 0x2c
 8005308:	f85d 4b04 	ldr.w	r4, [sp], #4
 800530c:	4770      	bx	lr
				OutF = XTalFreq * n / m / p / od;
 800530e:	ee07 3a90 	vmov	s15, r3
 8005312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005316:	ee67 7a86 	vmul.f32	s15, s15, s12
 800531a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800531e:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8005322:	eddd 7a02 	vldr	s15, [sp, #8]
 8005326:	ed9d 7a03 	vldr	s14, [sp, #12]
 800532a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800532e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005336:	d514      	bpl.n	8005362 <SetTXPLL+0x21a>
 8005338:	eddd 7a02 	vldr	s15, [sp, #8]
 800533c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005340:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005348:	dd0b      	ble.n	8005362 <SetTXPLL+0x21a>
					MinDiff = fabs(OutF - TF);
 800534a:	eddd 7a02 	vldr	s15, [sp, #8]
 800534e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8005352:	eef0 7ae7 	vabs.f32	s15, s15
 8005356:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 800535a:	9306      	str	r3, [sp, #24]
					fn = n;
 800535c:	9105      	str	r1, [sp, #20]
					fm = m;
 800535e:	9004      	str	r0, [sp, #16]
					fod = od;
 8005360:	9407      	str	r4, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 8005362:	3302      	adds	r3, #2
 8005364:	2b82      	cmp	r3, #130	; 0x82
 8005366:	d1d2      	bne.n	800530e <SetTXPLL+0x1c6>
		for (n = 2; n <= 512; n++) //was 1
 8005368:	3101      	adds	r1, #1
 800536a:	4561      	cmp	r1, ip
 800536c:	f47f af05 	bne.w	800517a <SetTXPLL+0x32>
 8005370:	e733      	b.n	80051da <SetTXPLL+0x92>
		FracDiv = 8191;
 8005372:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8005376:	9308      	str	r3, [sp, #32]
 8005378:	e781      	b.n	800527e <SetTXPLL+0x136>
 800537a:	bf00      	nop
 800537c:	2400739c 	.word	0x2400739c
 8005380:	4e6e6b28 	.word	0x4e6e6b28
 8005384:	4d0f0d18 	.word	0x4d0f0d18
 8005388:	4e64e1c0 	.word	0x4e64e1c0
 800538c:	46000000 	.word	0x46000000
 8005390:	58024400 	.word	0x58024400
 8005394:	2400627c 	.word	0x2400627c
 8005398:	ffff0007 	.word	0xffff0007
 800539c:	00000000 	.word	0x00000000

080053a0 <TXSwitch>:


void TXSwitch(uint8_t Status)
{
 80053a0:	b530      	push	{r4, r5, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053a2:	2300      	movs	r3, #0
{
 80053a4:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053a6:	e9cd 3300 	strd	r3, r3, [sp]
 80053aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80053ae:	9304      	str	r3, [sp, #16]

	if (Status)
 80053b0:	b3a0      	cbz	r0, 800541c <TXSwitch+0x7c>
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 80053b2:	4c2b      	ldr	r4, [pc, #172]	; (8005460 <TXSwitch+0xc0>)
		TransmissionEnabled = 1;
 80053b4:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 80053b6:	4d2b      	ldr	r5, [pc, #172]	; (8005464 <TXSwitch+0xc4>)
 80053b8:	ed94 7a00 	vldr	s14, [r4]
 80053bc:	edd5 7a00 	vldr	s15, [r5]
		TransmissionEnabled = 1;
 80053c0:	4b29      	ldr	r3, [pc, #164]	; (8005468 <TXSwitch+0xc8>)
		if (LastTXFreq != LOfreq)
 80053c2:	eeb4 7a67 	vcmp.f32	s14, s15
		TransmissionEnabled = 1;
 80053c6:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 80053c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053cc:	d11b      	bne.n	8005406 <TXSwitch+0x66>
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}

		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80053ce:	f44f 7400 	mov.w	r4, #512	; 0x200
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053d2:	2002      	movs	r0, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d4:	2300      	movs	r3, #0
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d6:	2203      	movs	r2, #3
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053d8:	4669      	mov	r1, sp
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80053da:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053dc:	e9cd 4000 	strd	r4, r0, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053e0:	4822      	ldr	r0, [pc, #136]	; (800546c <TXSwitch+0xcc>)
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053e2:	e9cd 3202 	strd	r3, r2, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053e6:	f004 ff3b 	bl	800a260 <HAL_GPIO_Init>

		RELAY_TX_ON;
 80053ea:	2201      	movs	r2, #1
 80053ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053f0:	481f      	ldr	r0, [pc, #124]	; (8005470 <TXSwitch+0xd0>)
 80053f2:	f005 f86d 	bl	800a4d0 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 80053f6:	2201      	movs	r2, #1
 80053f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053fc:	481d      	ldr	r0, [pc, #116]	; (8005474 <TXSwitch+0xd4>)
 80053fe:	f005 f867 	bl	800a4d0 <HAL_GPIO_WritePin>
		RELAY_TX_OFF;
		LED_YELLOW_OFF;
		TransmissionEnabled = 0;

	}
}
 8005402:	b007      	add	sp, #28
 8005404:	bd30      	pop	{r4, r5, pc}
			CalcFT8Params();
 8005406:	f7ff fbb7 	bl	8004b78 <CalcFT8Params>
			SetTXPLL(LOfreq);
 800540a:	ed95 3a00 	vldr	s6, [r5]
 800540e:	eeb0 0a43 	vmov.f32	s0, s6
 8005412:	f7ff fe99 	bl	8005148 <SetTXPLL>
			LastTXFreq = LOfreq;
 8005416:	ed84 3a00 	vstr	s6, [r4]
 800541a:	e7d8      	b.n	80053ce <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800541c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8005458 <TXSwitch+0xb8>
 8005420:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005422:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005424:	4669      	mov	r1, sp
 8005426:	4811      	ldr	r0, [pc, #68]	; (800546c <TXSwitch+0xcc>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005428:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800542a:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800542e:	f004 ff17 	bl	800a260 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005432:	4622      	mov	r2, r4
 8005434:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005438:	480d      	ldr	r0, [pc, #52]	; (8005470 <TXSwitch+0xd0>)
 800543a:	f005 f849 	bl	800a4d0 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800543e:	4622      	mov	r2, r4
 8005440:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005444:	480b      	ldr	r0, [pc, #44]	; (8005474 <TXSwitch+0xd4>)
 8005446:	f005 f843 	bl	800a4d0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 800544a:	4b07      	ldr	r3, [pc, #28]	; (8005468 <TXSwitch+0xc8>)
 800544c:	701c      	strb	r4, [r3, #0]
}
 800544e:	b007      	add	sp, #28
 8005450:	bd30      	pop	{r4, r5, pc}
 8005452:	bf00      	nop
 8005454:	f3af 8000 	nop.w
 8005458:	00000200 	.word	0x00000200
 800545c:	00000001 	.word	0x00000001
 8005460:	24006208 	.word	0x24006208
 8005464:	240061f4 	.word	0x240061f4
 8005468:	24006284 	.word	0x24006284
 800546c:	58020800 	.word	0x58020800
 8005470:	58020c00 	.word	0x58020c00
 8005474:	58020400 	.word	0x58020400

08005478 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 8005478:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800547a:	2400      	movs	r4, #0
{
 800547c:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800547e:	e9cd 4400 	strd	r4, r4, [sp]
 8005482:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8005486:	9404      	str	r4, [sp, #16]
	if (Status)
 8005488:	b320      	cbz	r0, 80054d4 <CarrierEnable+0x5c>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 800548a:	4622      	mov	r2, r4
 800548c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005490:	4822      	ldr	r0, [pc, #136]	; (800551c <CarrierEnable+0xa4>)
 8005492:	f005 f81d 	bl	800a4d0 <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8005496:	4b22      	ldr	r3, [pc, #136]	; (8005520 <CarrierEnable+0xa8>)
 8005498:	4622      	mov	r2, r4
 800549a:	2110      	movs	r1, #16
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4821      	ldr	r0, [pc, #132]	; (8005524 <CarrierEnable+0xac>)
 80054a0:	f003 fafe 	bl	8008aa0 <HAL_DAC_SetValue>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054a8:	2302      	movs	r3, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054aa:	4669      	mov	r1, sp
 80054ac:	481e      	ldr	r0, [pc, #120]	; (8005528 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80054ae:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054b0:	e9cd 2300 	strd	r2, r3, [sp]
 80054b4:	2200      	movs	r2, #0
 80054b6:	2303      	movs	r3, #3
 80054b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054bc:	f004 fed0 	bl	800a260 <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 80054c0:	2201      	movs	r2, #1
 80054c2:	4b1a      	ldr	r3, [pc, #104]	; (800552c <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 80054c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80054c8:	4819      	ldr	r0, [pc, #100]	; (8005530 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 80054ca:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 80054cc:	f005 f800 	bl	800a4d0 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 80054d0:	b007      	add	sp, #28
 80054d2:	bd30      	pop	{r4, r5, pc}
 80054d4:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80054d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054da:	4810      	ldr	r0, [pc, #64]	; (800551c <CarrierEnable+0xa4>)
 80054dc:	2201      	movs	r2, #1
 80054de:	f004 fff7 	bl	800a4d0 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 80054e2:	462b      	mov	r3, r5
 80054e4:	462a      	mov	r2, r5
 80054e6:	2110      	movs	r1, #16
 80054e8:	480e      	ldr	r0, [pc, #56]	; (8005524 <CarrierEnable+0xac>)
 80054ea:	f003 fad9 	bl	8008aa0 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054f2:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 80054f4:	480d      	ldr	r0, [pc, #52]	; (800552c <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054f6:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 80054f8:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054fa:	480b      	ldr	r0, [pc, #44]	; (8005528 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80054fc:	e9cd 2300 	strd	r2, r3, [sp]
 8005500:	2300      	movs	r3, #0
 8005502:	2202      	movs	r2, #2
 8005504:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005508:	f004 feaa 	bl	800a260 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 800550c:	462a      	mov	r2, r5
 800550e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005512:	4807      	ldr	r0, [pc, #28]	; (8005530 <CarrierEnable+0xb8>)
 8005514:	f004 ffdc 	bl	800a4d0 <HAL_GPIO_WritePin>
}
 8005518:	b007      	add	sp, #28
 800551a:	bd30      	pop	{r4, r5, pc}
 800551c:	58020c00 	.word	0x58020c00
 8005520:	24006288 	.word	0x24006288
 8005524:	2400a4d4 	.word	0x2400a4d4
 8005528:	58020800 	.word	0x58020800
 800552c:	24006278 	.word	0x24006278
 8005530:	58020400 	.word	0x58020400

08005534 <Error_Handler>:
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8005534:	4e09      	ldr	r6, [pc, #36]	; (800555c <Error_Handler+0x28>)
{
 8005536:	4d0a      	ldr	r5, [pc, #40]	; (8005560 <Error_Handler+0x2c>)
 8005538:	4c0a      	ldr	r4, [pc, #40]	; (8005564 <Error_Handler+0x30>)
 800553a:	b508      	push	{r3, lr}
 800553c:	6833      	ldr	r3, [r6, #0]
 800553e:	fb05 f303 	mul.w	r3, r5, r3
 8005542:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8005546:	d200      	bcs.n	800554a <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8005548:	e7fe      	b.n	8005548 <Error_Handler+0x14>
			LED_switch();
 800554a:	f7fc fe63 	bl	8002214 <LED_switch>
 800554e:	6833      	ldr	r3, [r6, #0]
 8005550:	fb05 f303 	mul.w	r3, r5, r3
 8005554:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8005558:	d2f7      	bcs.n	800554a <Error_Handler+0x16>
 800555a:	e7f5      	b.n	8005548 <Error_Handler+0x14>
 800555c:	2400a808 	.word	0x2400a808
 8005560:	c28f5c29 	.word	0xc28f5c29
 8005564:	051eb851 	.word	0x051eb851

08005568 <SystemClock_Config_For_OC>:
{
 8005568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800556c:	b0ce      	sub	sp, #312	; 0x138
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800556e:	224c      	movs	r2, #76	; 0x4c
 8005570:	2100      	movs	r1, #0
 8005572:	a80a      	add	r0, sp, #40	; 0x28
 8005574:	f00c fc11 	bl	8011d9a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005578:	2220      	movs	r2, #32
 800557a:	2100      	movs	r1, #0
 800557c:	a802      	add	r0, sp, #8
 800557e:	f00c fc0c 	bl	8011d9a <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005582:	22c0      	movs	r2, #192	; 0xc0
 8005584:	2100      	movs	r1, #0
 8005586:	a81e      	add	r0, sp, #120	; 0x78
 8005588:	f00c fc07 	bl	8011d9a <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800558c:	2002      	movs	r0, #2
 800558e:	f006 f81f 	bl	800b5d0 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8005592:	4a45      	ldr	r2, [pc, #276]	; (80056a8 <SystemClock_Config_For_OC+0x140>)
 8005594:	2300      	movs	r3, #0
 8005596:	9301      	str	r3, [sp, #4]
 8005598:	6991      	ldr	r1, [r2, #24]
 800559a:	4b44      	ldr	r3, [pc, #272]	; (80056ac <SystemClock_Config_For_OC+0x144>)
 800559c:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 80055a0:	6191      	str	r1, [r2, #24]
 80055a2:	6991      	ldr	r1, [r2, #24]
 80055a4:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 80055a8:	9101      	str	r1, [sp, #4]
 80055aa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80055ac:	f041 0101 	orr.w	r1, r1, #1
 80055b0:	62d9      	str	r1, [r3, #44]	; 0x2c
 80055b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	9301      	str	r3, [sp, #4]
 80055ba:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80055bc:	6993      	ldr	r3, [r2, #24]
 80055be:	0498      	lsls	r0, r3, #18
 80055c0:	d5fc      	bpl.n	80055bc <SystemClock_Config_For_OC+0x54>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80055c2:	4a3b      	ldr	r2, [pc, #236]	; (80056b0 <SystemClock_Config_For_OC+0x148>)
	RCC_OscInitStruct.PLL.PLLM = 10;
 80055c4:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80055c8:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80055ca:	2504      	movs	r5, #4
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80055cc:	6a93      	ldr	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80055ce:	2601      	movs	r6, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055d0:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80055d2:	f023 0303 	bic.w	r3, r3, #3
 80055d6:	f043 0302 	orr.w	r3, r3, #2
 80055da:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80055dc:	2300      	movs	r3, #0
	CPU_CLK_Freq = 600000000;
 80055de:	4a35      	ldr	r2, [pc, #212]	; (80056b4 <SystemClock_Config_For_OC+0x14c>)
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80055e0:	9610      	str	r6, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 80055e2:	9417      	str	r4, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80055e4:	9419      	str	r4, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80055e6:	951a      	str	r5, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80055e8:	9518      	str	r5, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80055ea:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 80055ee:	230a      	movs	r3, #10
 80055f0:	e9cd 3115 	strd	r3, r1, [sp, #84]	; 0x54
	CPU_CLK_Freq = 600000000;
 80055f4:	4b30      	ldr	r3, [pc, #192]	; (80056b8 <SystemClock_Config_For_OC+0x150>)
 80055f6:	601a      	str	r2, [r3, #0]
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 80055f8:	4b30      	ldr	r3, [pc, #192]	; (80056bc <SystemClock_Config_For_OC+0x154>)
 80055fa:	4a31      	ldr	r2, [pc, #196]	; (80056c0 <SystemClock_Config_For_OC+0x158>)
 80055fc:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80055fe:	2221      	movs	r2, #33	; 0x21
 8005600:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005604:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8005608:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800560c:	f006 f892 	bl	800b734 <HAL_RCC_OscConfig>
 8005610:	2800      	cmp	r0, #0
 8005612:	d147      	bne.n	80056a4 <SystemClock_Config_For_OC+0x13c>
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8005614:	2340      	movs	r3, #64	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005616:	f04f 0808 	mov.w	r8, #8
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800561a:	223f      	movs	r2, #63	; 0x3f
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800561c:	f44f 6780 	mov.w	r7, #1024	; 0x400
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8005620:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005622:	4629      	mov	r1, r5
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8005624:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005626:	eb0d 0008 	add.w	r0, sp, r8
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800562a:	f8cd 8014 	str.w	r8, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800562e:	9708      	str	r7, [sp, #32]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8005630:	e9cd 3306 	strd	r3, r3, [sp, #24]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005634:	2303      	movs	r3, #3
 8005636:	e9cd 2302 	strd	r2, r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800563a:	f006 fc63 	bl	800bf04 <HAL_RCC_ClockConfig>
 800563e:	4603      	mov	r3, r0
 8005640:	bb80      	cbnz	r0, 80056a4 <SystemClock_Config_For_OC+0x13c>
	PeriphClkInitStruct.PLL2.PLL2N = 38;
 8005642:	2226      	movs	r2, #38	; 0x26
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005644:	933c      	str	r3, [sp, #240]	; 0xf0
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8005646:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800564a:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.PLL2.PLL2N = 38;
 800564c:	9221      	str	r2, [sp, #132]	; 0x84
	PeriphClkInitStruct.PLL2.PLL2P = 24;
 800564e:	2218      	movs	r2, #24
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 8005650:	9520      	str	r5, [sp, #128]	; 0x80
	PeriphClkInitStruct.PLL2.PLL2P = 24;
 8005652:	9222      	str	r2, [sp, #136]	; 0x88
	PeriphClkInitStruct.PLL3.PLL3M = 5;
 8005654:	2205      	movs	r2, #5
	PeriphClkInitStruct.PLL3.PLL3Q = 8;
 8005656:	f8cd 80ac 	str.w	r8, [sp, #172]	; 0xac
	PeriphClkInitStruct.PLL3.PLL3R = 5;
 800565a:	922c      	str	r2, [sp, #176]	; 0xb0
	PeriphClkInitStruct.PLL3.PLL3P = 2;
 800565c:	942a      	str	r4, [sp, #168]	; 0xa8
	PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 800565e:	972d      	str	r7, [sp, #180]	; 0xb4
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8005660:	9745      	str	r7, [sp, #276]	; 0x114
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8005662:	9147      	str	r1, [sp, #284]	; 0x11c
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8005664:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8005668:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.PLL3.PLL3N = 128;
 800566c:	2380      	movs	r3, #128	; 0x80
 800566e:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8005672:	9325      	str	r3, [sp, #148]	; 0x94
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8005674:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8005678:	4a12      	ldr	r2, [pc, #72]	; (80056c4 <SystemClock_Config_For_OC+0x15c>)
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800567a:	9340      	str	r3, [sp, #256]	; 0x100
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 800567c:	2300      	movs	r3, #0
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 800567e:	e9cd 4423 	strd	r4, r4, [sp, #140]	; 0x8c
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8005682:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005686:	f006 ff29 	bl	800c4dc <HAL_RCCEx_PeriphCLKConfig>
 800568a:	b958      	cbnz	r0, 80056a4 <SystemClock_Config_For_OC+0x13c>
	HAL_PWREx_EnableUSBVoltageDetector();
 800568c:	f005 ffc4 	bl	800b618 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8005690:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005694:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8005698:	4630      	mov	r0, r6
 800569a:	f006 fb3f 	bl	800bd1c <HAL_RCC_MCOConfig>
}
 800569e:	b04e      	add	sp, #312	; 0x138
 80056a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Error_Handler();
 80056a4:	f7ff ff46 	bl	8005534 <Error_Handler>
 80056a8:	58024800 	.word	0x58024800
 80056ac:	58000400 	.word	0x58000400
 80056b0:	58024400 	.word	0x58024400
 80056b4:	4e0f0d18 	.word	0x4e0f0d18
 80056b8:	24000f84 	.word	0x24000f84
 80056bc:	2400739c 	.word	0x2400739c
 80056c0:	4bbebbba 	.word	0x4bbebbba
 80056c4:	000c0042 	.word	0x000c0042

080056c8 <UserInput>:
{
 80056c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	if ( DigitalModes)
 80056ca:	4f86      	ldr	r7, [pc, #536]	; (80058e4 <UserInput+0x21c>)
{
 80056cc:	b089      	sub	sp, #36	; 0x24
	if ( DigitalModes)
 80056ce:	783b      	ldrb	r3, [r7, #0]
 80056d0:	b123      	cbz	r3, 80056dc <UserInput+0x14>
		if (FSKAudioPresent)
 80056d2:	4b85      	ldr	r3, [pc, #532]	; (80058e8 <UserInput+0x220>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f040 808f 	bne.w	80057fa <UserInput+0x132>
	if (WSPRBeaconState == SEND_WSPR)
 80056dc:	4e83      	ldr	r6, [pc, #524]	; (80058ec <UserInput+0x224>)
 80056de:	7835      	ldrb	r5, [r6, #0]
 80056e0:	2d02      	cmp	r5, #2
 80056e2:	f000 809d 	beq.w	8005820 <UserInput+0x158>
	if (USBRXLength)
 80056e6:	4b82      	ldr	r3, [pc, #520]	; (80058f0 <UserInput+0x228>)
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	bb2a      	cbnz	r2, 8005738 <UserInput+0x70>
		result = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	f88d 3007 	strb.w	r3, [sp, #7]
	if (result == HAL_OK)
 80056f2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80056f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80056fa:	b33b      	cbz	r3, 800574c <UserInput+0x84>
 80056fc:	4c7d      	ldr	r4, [pc, #500]	; (80058f4 <UserInput+0x22c>)
	EncVal = TIM4->CNT;
 80056fe:	4b7e      	ldr	r3, [pc, #504]	; (80058f8 <UserInput+0x230>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005700:	4d7e      	ldr	r5, [pc, #504]	; (80058fc <UserInput+0x234>)
	EncVal = TIM4->CNT;
 8005702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005704:	882a      	ldrh	r2, [r5, #0]
	EncVal = TIM4->CNT;
 8005706:	b29b      	uxth	r3, r3
 8005708:	4e7d      	ldr	r6, [pc, #500]	; (8005900 <UserInput+0x238>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800570a:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 800570c:	8033      	strh	r3, [r6, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800570e:	b201      	sxth	r1, r0
 8005710:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 8005712:	2900      	cmp	r1, #0
 8005714:	f2c0 815a 	blt.w	80059cc <UserInput+0x304>
	if (DiffEncVal > 0)
 8005718:	f000 810e 	beq.w	8005938 <UserInput+0x270>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 800571c:	f7fc fcd6 	bl	80020cc <FminusClicked>
	if (!DisableDisplay)
 8005720:	7823      	ldrb	r3, [r4, #0]
 8005722:	b913      	cbnz	r3, 800572a <UserInput+0x62>
 8005724:	f7ff f882 	bl	800482c <DisplayStatus.part.0>
	if (!DisableDisplay)
 8005728:	7823      	ldrb	r3, [r4, #0]
		LastEncVal = EncVal;
 800572a:	8832      	ldrh	r2, [r6, #0]
 800572c:	802a      	strh	r2, [r5, #0]
	if (!DisableDisplay)
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 8106 	beq.w	8005940 <UserInput+0x278>
}
 8005734:	b009      	add	sp, #36	; 0x24
 8005736:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = HAL_OK;
 8005738:	2200      	movs	r2, #0
 800573a:	f88d 2007 	strb.w	r2, [sp, #7]
		USBRXLength = 0;
 800573e:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 8005740:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005744:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1d7      	bne.n	80056fc <UserInput+0x34>
		switch (UartRXString[0])
 800574c:	4b6d      	ldr	r3, [pc, #436]	; (8005904 <UserInput+0x23c>)
		UartRXDataReady = RESET;
 800574e:	496e      	ldr	r1, [pc, #440]	; (8005908 <UserInput+0x240>)
		switch (UartRXString[0])
 8005750:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 8005752:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8005754:	3b2b      	subs	r3, #43	; 0x2b
 8005756:	2b4c      	cmp	r3, #76	; 0x4c
 8005758:	f200 80bc 	bhi.w	80058d4 <UserInput+0x20c>
 800575c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005760:	00ba01ea 	.word	0x00ba01ea
 8005764:	00ba01fc 	.word	0x00ba01fc
 8005768:	00ba00ba 	.word	0x00ba00ba
 800576c:	01de01da 	.word	0x01de01da
 8005770:	01e601e2 	.word	0x01e601e2
 8005774:	01ba01b6 	.word	0x01ba01b6
 8005778:	01c601be 	.word	0x01c601be
 800577c:	00ba01ca 	.word	0x00ba01ca
 8005780:	00ba00ba 	.word	0x00ba00ba
 8005784:	00ba00ba 	.word	0x00ba00ba
 8005788:	00ba00ba 	.word	0x00ba00ba
 800578c:	01ce00ba 	.word	0x01ce00ba
 8005790:	01d601d2 	.word	0x01d601d2
 8005794:	016400ba 	.word	0x016400ba
 8005798:	00ba0167 	.word	0x00ba0167
 800579c:	016a00ba 	.word	0x016a00ba
 80057a0:	0174016f 	.word	0x0174016f
 80057a4:	00ba00ba 	.word	0x00ba00ba
 80057a8:	00ba00ba 	.word	0x00ba00ba
 80057ac:	00ba00ba 	.word	0x00ba00ba
 80057b0:	00ba00ba 	.word	0x00ba00ba
 80057b4:	00ba00ba 	.word	0x00ba00ba
 80057b8:	00ba0179 	.word	0x00ba0179
 80057bc:	01900181 	.word	0x01900181
 80057c0:	00ba00ba 	.word	0x00ba00ba
 80057c4:	00ba00ba 	.word	0x00ba00ba
 80057c8:	00ba00ba 	.word	0x00ba00ba
 80057cc:	019c0198 	.word	0x019c0198
 80057d0:	00ba01a0 	.word	0x00ba01a0
 80057d4:	01a400ba 	.word	0x01a400ba
 80057d8:	01a800af 	.word	0x01a800af
 80057dc:	00ba00ba 	.word	0x00ba00ba
 80057e0:	01c200ba 	.word	0x01c200ba
 80057e4:	01b200ba 	.word	0x01b200ba
 80057e8:	00ba00ba 	.word	0x00ba00ba
 80057ec:	027200ba 	.word	0x027200ba
 80057f0:	02b702b3 	.word	0x02b702b3
 80057f4:	02110160 	.word	0x02110160
 80057f8:	0233      	.short	0x0233
			if (LastTXFreq != LOfreq)
 80057fa:	4c44      	ldr	r4, [pc, #272]	; (800590c <UserInput+0x244>)
 80057fc:	4d44      	ldr	r5, [pc, #272]	; (8005910 <UserInput+0x248>)
 80057fe:	ed94 7a00 	vldr	s14, [r4]
 8005802:	edd5 7a00 	vldr	s15, [r5]
 8005806:	eeb4 7a67 	vcmp.f32	s14, s15
 800580a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800580e:	f040 80fc 	bne.w	8005a0a <UserInput+0x342>
	if (WSPRBeaconState == SEND_WSPR)
 8005812:	4e36      	ldr	r6, [pc, #216]	; (80058ec <UserInput+0x224>)
			SendFT8(); //exits when there is no more USB audio (TX period is over)
 8005814:	f7fc f928 	bl	8001a68 <SendFT8>
	if (WSPRBeaconState == SEND_WSPR)
 8005818:	7835      	ldrb	r5, [r6, #0]
 800581a:	2d02      	cmp	r5, #2
 800581c:	f47f af63 	bne.w	80056e6 <UserInput+0x1e>
		HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 8005820:	483c      	ldr	r0, [pc, #240]	; (8005914 <UserInput+0x24c>)
 8005822:	f002 fdb9 	bl	8008398 <HAL_ADCEx_MultiModeStop_DMA>
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 8005826:	f7fe ff03 	bl	8004630 <SendWSPR>
		if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800582a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800582e:	493a      	ldr	r1, [pc, #232]	; (8005918 <UserInput+0x250>)
 8005830:	4838      	ldr	r0, [pc, #224]	; (8005914 <UserInput+0x24c>)
 8005832:	f002 fd35 	bl	80082a0 <HAL_ADCEx_MultiModeStart_DMA>
 8005836:	4604      	mov	r4, r0
 8005838:	2800      	cmp	r0, #0
 800583a:	f040 82aa 	bne.w	8005d92 <UserInput+0x6ca>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800583e:	2301      	movs	r3, #1
 8005840:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005844:	a902      	add	r1, sp, #8
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005846:	9504      	str	r5, [sp, #16]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005848:	e9cd 0005 	strd	r0, r0, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800584c:	4833      	ldr	r0, [pc, #204]	; (800591c <UserInput+0x254>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800584e:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005852:	f004 fd05 	bl	800a260 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005856:	4622      	mov	r2, r4
 8005858:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800585c:	4830      	ldr	r0, [pc, #192]	; (8005920 <UserInput+0x258>)
 800585e:	f004 fe37 	bl	800a4d0 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8005862:	4622      	mov	r2, r4
 8005864:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005868:	482e      	ldr	r0, [pc, #184]	; (8005924 <UserInput+0x25c>)
 800586a:	f004 fe31 	bl	800a4d0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 800586e:	4b2e      	ldr	r3, [pc, #184]	; (8005928 <UserInput+0x260>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005870:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005874:	482a      	ldr	r0, [pc, #168]	; (8005920 <UserInput+0x258>)
 8005876:	2201      	movs	r2, #1
		TransmissionEnabled = 0;
 8005878:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800587a:	9406      	str	r4, [sp, #24]
 800587c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8005880:	e9cd 4404 	strd	r4, r4, [sp, #16]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005884:	f004 fe24 	bl	800a4d0 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005888:	4623      	mov	r3, r4
 800588a:	4622      	mov	r2, r4
 800588c:	2110      	movs	r1, #16
 800588e:	4827      	ldr	r0, [pc, #156]	; (800592c <UserInput+0x264>)
 8005890:	f003 f906 	bl	8008aa0 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8005894:	4b26      	ldr	r3, [pc, #152]	; (8005930 <UserInput+0x268>)
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005896:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800589a:	a902      	add	r1, sp, #8
		TXCarrierEnabled = 0;
 800589c:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 800589e:	2301      	movs	r3, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058a0:	481e      	ldr	r0, [pc, #120]	; (800591c <UserInput+0x254>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80058a2:	9504      	str	r5, [sp, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a4:	9405      	str	r4, [sp, #20]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 80058a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058aa:	f004 fcd9 	bl	800a260 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 80058ae:	4622      	mov	r2, r4
 80058b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80058b4:	481b      	ldr	r0, [pc, #108]	; (8005924 <UserInput+0x25c>)
 80058b6:	f004 fe0b 	bl	800a4d0 <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 80058ba:	7034      	strb	r4, [r6, #0]
 80058bc:	e713      	b.n	80056e6 <UserInput+0x1e>
			keyer_speed -= 1;
 80058be:	4b1d      	ldr	r3, [pc, #116]	; (8005934 <UserInput+0x26c>)
 80058c0:	6818      	ldr	r0, [r3, #0]
 80058c2:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 80058c4:	2802      	cmp	r0, #2
 80058c6:	f300 8254 	bgt.w	8005d72 <UserInput+0x6aa>
				keyer_speed = 3;
 80058ca:	2203      	movs	r2, #3
 80058cc:	4610      	mov	r0, r2
 80058ce:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 80058d0:	f7fb fe04 	bl	80014dc <loadWPM>
	if (!DisableDisplay)
 80058d4:	4c07      	ldr	r4, [pc, #28]	; (80058f4 <UserInput+0x22c>)
 80058d6:	7823      	ldrb	r3, [r4, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f47f af10 	bne.w	80056fe <UserInput+0x36>
 80058de:	f7fe ffa5 	bl	800482c <DisplayStatus.part.0>
 80058e2:	e70c      	b.n	80056fe <UserInput+0x36>
 80058e4:	24000fac 	.word	0x24000fac
 80058e8:	240051a8 	.word	0x240051a8
 80058ec:	24007398 	.word	0x24007398
 80058f0:	2400628c 	.word	0x2400628c
 80058f4:	24000fad 	.word	0x24000fad
 80058f8:	40000800 	.word	0x40000800
 80058fc:	24006204 	.word	0x24006204
 8005900:	24000fae 	.word	0x24000fae
 8005904:	24006294 	.word	0x24006294
 8005908:	24006292 	.word	0x24006292
 800590c:	24006208 	.word	0x24006208
 8005910:	240061f4 	.word	0x240061f4
 8005914:	2400a3dc 	.word	0x2400a3dc
 8005918:	240073c0 	.word	0x240073c0
 800591c:	58020800 	.word	0x58020800
 8005920:	58020c00 	.word	0x58020c00
 8005924:	58020400 	.word	0x58020400
 8005928:	24006284 	.word	0x24006284
 800592c:	2400a4d4 	.word	0x2400a4d4
 8005930:	24006278 	.word	0x24006278
 8005934:	2400a7d8 	.word	0x2400a7d8
	if (!DisableDisplay)
 8005938:	7823      	ldrb	r3, [r4, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	f47f aefa 	bne.w	8005734 <UserInput+0x6c>
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005940:	4ba9      	ldr	r3, [pc, #676]	; (8005be8 <UserInput+0x520>)
 8005942:	4caa      	ldr	r4, [pc, #680]	; (8005bec <UserInput+0x524>)
 8005944:	ed93 7a00 	vldr	s14, [r3]
 8005948:	ed9f 0ba1 	vldr	d0, [pc, #644]	; 8005bd0 <UserInput+0x508>
 800594c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8005950:	ee27 0b00 	vmul.f64	d0, d7, d0
 8005954:	f00e fadc 	bl	8013f10 <log10>
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f       \r", SValue);
 8005958:	49a5      	ldr	r1, [pc, #660]	; (8005bf0 <UserInput+0x528>)
 800595a:	48a6      	ldr	r0, [pc, #664]	; (8005bf4 <UserInput+0x52c>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800595c:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
 8005960:	ed9f 6b9d 	vldr	d6, [pc, #628]	; 8005bd8 <UserInput+0x510>
 8005964:	eea0 7b06 	vfma.f64	d7, d0, d6
 8005968:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f       \r", SValue);
 800596c:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005970:	ed84 7a00 	vstr	s14, [r4]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f       \r", SValue);
 8005974:	ec53 2b16 	vmov	r2, r3, d6
 8005978:	f00c f9ac 	bl	8011cd4 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 800597c:	489d      	ldr	r0, [pc, #628]	; (8005bf4 <UserInput+0x52c>)
 800597e:	f7fa fd5f 	bl	8000440 <strlen>
 8005982:	4601      	mov	r1, r0
 8005984:	489b      	ldr	r0, [pc, #620]	; (8005bf4 <UserInput+0x52c>)
 8005986:	b289      	uxth	r1, r1
 8005988:	f00b f92a 	bl	8010be0 <CDC_Transmit_FS>
	HAL_Delay(1);
 800598c:	2001      	movs	r0, #1
 800598e:	f001 fbad 	bl	80070ec <HAL_Delay>
		if (OVFDetected)
 8005992:	4a99      	ldr	r2, [pc, #612]	; (8005bf8 <UserInput+0x530>)
 8005994:	8813      	ldrh	r3, [r2, #0]
 8005996:	b313      	cbz	r3, 80059de <UserInput+0x316>
			OVFDetected--;
 8005998:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 800599a:	4998      	ldr	r1, [pc, #608]	; (8005bfc <UserInput+0x534>)
 800599c:	4c95      	ldr	r4, [pc, #596]	; (8005bf4 <UserInput+0x52c>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800599e:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80059a4:	4a96      	ldr	r2, [pc, #600]	; (8005c00 <UserInput+0x538>)
 80059a6:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 80059a8:	c907      	ldmia	r1, {r0, r1, r2}
 80059aa:	c403      	stmia	r4!, {r0, r1}
 80059ac:	f824 2b02 	strh.w	r2, [r4], #2
 80059b0:	0c12      	lsrs	r2, r2, #16
 80059b2:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80059b4:	4a93      	ldr	r2, [pc, #588]	; (8005c04 <UserInput+0x53c>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 80059b6:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 80059b8:	6812      	ldr	r2, [r2, #0]
 80059ba:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 80059bc:	b9bb      	cbnz	r3, 80059ee <UserInput+0x326>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 80059be:	6873      	ldr	r3, [r6, #4]
 80059c0:	432b      	orrs	r3, r5
 80059c2:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 80059c4:	6853      	ldr	r3, [r2, #4]
 80059c6:	432b      	orrs	r3, r5
 80059c8:	6053      	str	r3, [r2, #4]
 80059ca:	e010      	b.n	80059ee <UserInput+0x326>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 80059cc:	1ad0      	subs	r0, r2, r3
 80059ce:	b280      	uxth	r0, r0
 80059d0:	f7fc fad8 	bl	8001f84 <FplusClicked>
	if (!DisableDisplay)
 80059d4:	7823      	ldrb	r3, [r4, #0]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f47f aea7 	bne.w	800572a <UserInput+0x62>
 80059dc:	e6a2      	b.n	8005724 <UserInput+0x5c>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 80059de:	4a8a      	ldr	r2, [pc, #552]	; (8005c08 <UserInput+0x540>)
 80059e0:	4b84      	ldr	r3, [pc, #528]	; (8005bf4 <UserInput+0x52c>)
 80059e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80059e4:	0c14      	lsrs	r4, r2, #16
 80059e6:	c303      	stmia	r3!, {r0, r1}
 80059e8:	f823 2b02 	strh.w	r2, [r3], #2
 80059ec:	701c      	strb	r4, [r3, #0]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80059ee:	4881      	ldr	r0, [pc, #516]	; (8005bf4 <UserInput+0x52c>)
 80059f0:	f7fa fd26 	bl	8000440 <strlen>
 80059f4:	4601      	mov	r1, r0
 80059f6:	487f      	ldr	r0, [pc, #508]	; (8005bf4 <UserInput+0x52c>)
 80059f8:	b289      	uxth	r1, r1
 80059fa:	f00b f8f1 	bl	8010be0 <CDC_Transmit_FS>
	HAL_Delay(1);
 80059fe:	2001      	movs	r0, #1
}
 8005a00:	b009      	add	sp, #36	; 0x24
 8005a02:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_Delay(1);
 8005a06:	f001 bb71 	b.w	80070ec <HAL_Delay>
				CalcFT8Params();
 8005a0a:	f7ff f8b5 	bl	8004b78 <CalcFT8Params>
				SetTXPLL(LOfreq);
 8005a0e:	ed95 3a00 	vldr	s6, [r5]
 8005a12:	eeb0 0a43 	vmov.f32	s0, s6
 8005a16:	f7ff fb97 	bl	8005148 <SetTXPLL>
				LastTXFreq = LOfreq;
 8005a1a:	ed84 3a00 	vstr	s6, [r4]
 8005a1e:	e6f8      	b.n	8005812 <UserInput+0x14a>
			SetMode((Mode)USB); break;
 8005a20:	2002      	movs	r0, #2
 8005a22:	f7fc fa4f 	bl	8001ec4 <SetMode>
 8005a26:	e755      	b.n	80058d4 <UserInput+0x20c>
			DigitalModes = 1; break;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	703b      	strb	r3, [r7, #0]
 8005a2c:	e752      	b.n	80058d4 <UserInput+0x20c>
			DigitalModes = 0; break;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	703b      	strb	r3, [r7, #0]
 8005a32:	e74f      	b.n	80058d4 <UserInput+0x20c>
			TxPowerOut = LOW_POWER_OUT;
 8005a34:	4b75      	ldr	r3, [pc, #468]	; (8005c0c <UserInput+0x544>)
 8005a36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a3a:	601a      	str	r2, [r3, #0]
			break;
 8005a3c:	e74a      	b.n	80058d4 <UserInput+0x20c>
			TxPowerOut = MID_POWER_OUT;
 8005a3e:	4b73      	ldr	r3, [pc, #460]	; (8005c0c <UserInput+0x544>)
 8005a40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a44:	601a      	str	r2, [r3, #0]
			break;
 8005a46:	e745      	b.n	80058d4 <UserInput+0x20c>
			TxPowerOut = MAX_POWER_OUT;
 8005a48:	4b70      	ldr	r3, [pc, #448]	; (8005c0c <UserInput+0x544>)
 8005a4a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8005a4e:	601a      	str	r2, [r3, #0]
			break;
 8005a50:	e740      	b.n	80058d4 <UserInput+0x20c>
			if (ShowWF)
 8005a52:	4b6f      	ldr	r3, [pc, #444]	; (8005c10 <UserInput+0x548>)
 8005a54:	781a      	ldrb	r2, [r3, #0]
 8005a56:	2a00      	cmp	r2, #0
 8005a58:	f000 818d 	beq.w	8005d76 <UserInput+0x6ae>
				ShowWF=0;
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	701a      	strb	r2, [r3, #0]
 8005a60:	e738      	b.n	80058d4 <UserInput+0x20c>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 8005a62:	4b6c      	ldr	r3, [pc, #432]	; (8005c14 <UserInput+0x54c>)
 8005a64:	496c      	ldr	r1, [pc, #432]	; (8005c18 <UserInput+0x550>)
 8005a66:	ed93 0a00 	vldr	s0, [r3]
 8005a6a:	486c      	ldr	r0, [pc, #432]	; (8005c1c <UserInput+0x554>)
 8005a6c:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8005a70:	f7ff f9fa 	bl	8004e68 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 8005a74:	4b6a      	ldr	r3, [pc, #424]	; (8005c20 <UserInput+0x558>)
 8005a76:	2201      	movs	r2, #1
 8005a78:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 8005a7a:	f7fe fdd9 	bl	8004630 <SendWSPR>
			break;
 8005a7e:	e729      	b.n	80058d4 <UserInput+0x20c>
			uwTick = SystemSeconds = SystemMinutes = 0;
 8005a80:	2300      	movs	r3, #0
 8005a82:	4868      	ldr	r0, [pc, #416]	; (8005c24 <UserInput+0x55c>)
 8005a84:	4968      	ldr	r1, [pc, #416]	; (8005c28 <UserInput+0x560>)
 8005a86:	4a69      	ldr	r2, [pc, #420]	; (8005c2c <UserInput+0x564>)
 8005a88:	6003      	str	r3, [r0, #0]
 8005a8a:	600b      	str	r3, [r1, #0]
 8005a8c:	6013      	str	r3, [r2, #0]
			break;
 8005a8e:	e721      	b.n	80058d4 <UserInput+0x20c>
			SetMode((Mode)AM); break;
 8005a90:	2000      	movs	r0, #0
 8005a92:	f7fc fa17 	bl	8001ec4 <SetMode>
 8005a96:	e71d      	b.n	80058d4 <UserInput+0x20c>
			DisableDisplay = 0; break;
 8005a98:	4c65      	ldr	r4, [pc, #404]	; (8005c30 <UserInput+0x568>)
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8005a9e:	e71e      	b.n	80058de <UserInput+0x216>
			SetMode((Mode)CW); break;
 8005aa0:	2003      	movs	r0, #3
 8005aa2:	f7fc fa0f 	bl	8001ec4 <SetMode>
 8005aa6:	e715      	b.n	80058d4 <UserInput+0x20c>
			SetAGC((Agctype)Fast);  break;
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	f7fc f903 	bl	8001cb4 <SetAGC>
 8005aae:	e711      	b.n	80058d4 <UserInput+0x20c>
			keyer_speed += 1;
 8005ab0:	4b60      	ldr	r3, [pc, #384]	; (8005c34 <UserInput+0x56c>)
 8005ab2:	6818      	ldr	r0, [r3, #0]
 8005ab4:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 8005ab6:	2832      	cmp	r0, #50	; 0x32
 8005ab8:	f340 815b 	ble.w	8005d72 <UserInput+0x6aa>
				keyer_speed = 50;
 8005abc:	2232      	movs	r2, #50	; 0x32
 8005abe:	4610      	mov	r0, r2
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	e705      	b.n	80058d0 <UserInput+0x208>
			SetBW((Bwidth)Narrow);  break;
 8005ac4:	2000      	movs	r0, #0
 8005ac6:	f7fc f891 	bl	8001bec <SetBW>
 8005aca:	e703      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(3);  break;
 8005acc:	2003      	movs	r0, #3
 8005ace:	f7fc fa37 	bl	8001f40 <SetFstep>
 8005ad2:	e6ff      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(2);  break;
 8005ad4:	2002      	movs	r0, #2
 8005ad6:	f7fc fa33 	bl	8001f40 <SetFstep>
 8005ada:	e6fb      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(1); break;
 8005adc:	2001      	movs	r0, #1
 8005ade:	f7fc fa2f 	bl	8001f40 <SetFstep>
 8005ae2:	e6f7      	b.n	80058d4 <UserInput+0x20c>
			SetMode((Mode)LSB); break;
 8005ae4:	2001      	movs	r0, #1
 8005ae6:	f7fc f9ed 	bl	8001ec4 <SetMode>
 8005aea:	e6f3      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(0); break;
 8005aec:	2000      	movs	r0, #0
 8005aee:	f7fc fa27 	bl	8001f40 <SetFstep>
 8005af2:	e6ef      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(9); break;
 8005af4:	2009      	movs	r0, #9
 8005af6:	f7fc fa23 	bl	8001f40 <SetFstep>
 8005afa:	e6eb      	b.n	80058d4 <UserInput+0x20c>
			DisableDisplay = 1; break;
 8005afc:	4c4c      	ldr	r4, [pc, #304]	; (8005c30 <UserInput+0x568>)
 8005afe:	2301      	movs	r3, #1
 8005b00:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8005b02:	e5fc      	b.n	80056fe <UserInput+0x36>
			SendCWMessage(0); break;
 8005b04:	2000      	movs	r0, #0
 8005b06:	f7fb ff99 	bl	8001a3c <SendCWMessage>
 8005b0a:	e6e3      	b.n	80058d4 <UserInput+0x20c>
			SendCWMessage(1); break;
 8005b0c:	2001      	movs	r0, #1
 8005b0e:	f7fb ff95 	bl	8001a3c <SendCWMessage>
 8005b12:	e6df      	b.n	80058d4 <UserInput+0x20c>
			FminusClicked(1); break; //change to 2 for step equal to selection
 8005b14:	2001      	movs	r0, #1
 8005b16:	f7fc fad9 	bl	80020cc <FminusClicked>
 8005b1a:	e6db      	b.n	80058d4 <UserInput+0x20c>
			FplusClicked(1); break;  //change to 2 for step equal to selection
 8005b1c:	2001      	movs	r0, #1
 8005b1e:	f7fc fa31 	bl	8001f84 <FplusClicked>
 8005b22:	e6d7      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(5);  break;
 8005b24:	2005      	movs	r0, #5
 8005b26:	f7fc fa0b 	bl	8001f40 <SetFstep>
 8005b2a:	e6d3      	b.n	80058d4 <UserInput+0x20c>
			SetFstep(4);  break;
 8005b2c:	2004      	movs	r0, #4
 8005b2e:	f7fc fa07 	bl	8001f40 <SetFstep>
 8005b32:	e6cf      	b.n	80058d4 <UserInput+0x20c>
			RXVolume += 0.1;
 8005b34:	4b40      	ldr	r3, [pc, #256]	; (8005c38 <UserInput+0x570>)
			if (RXVolume > 1.0)
 8005b36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			RXVolume += 0.1;
 8005b3a:	ed93 7a00 	vldr	s14, [r3]
 8005b3e:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8005be0 <UserInput+0x518>
 8005b42:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8005b46:	ee37 7b05 	vadd.f64	d7, d7, d5
 8005b4a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005b4e:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 8005b52:	edc3 7a00 	vstr	s15, [r3]
 8005b56:	e6bd      	b.n	80058d4 <UserInput+0x20c>
			RXVolume -= 0.1;
 8005b58:	4b37      	ldr	r3, [pc, #220]	; (8005c38 <UserInput+0x570>)
			if (RXVolume < 0)
 8005b5a:	2200      	movs	r2, #0
			RXVolume -= 0.1;
 8005b5c:	ed93 7a00 	vldr	s14, [r3]
 8005b60:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8005be0 <UserInput+0x518>
 8005b64:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8005b68:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005b6c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (RXVolume < 0)
 8005b70:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8005b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			RXVolume -= 0.1;
 8005b78:	bf54      	ite	pl
 8005b7a:	ed83 7a00 	vstrpl	s14, [r3]
				RXVolume = 0;
 8005b7e:	601a      	strmi	r2, [r3, #0]
 8005b80:	e6a8      	b.n	80058d4 <UserInput+0x20c>
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005b82:	4a2e      	ldr	r2, [pc, #184]	; (8005c3c <UserInput+0x574>)
	for (i=0; i< 50; i++)
 8005b84:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005b86:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005b88:	f023 0310 	bic.w	r3, r3, #16
 8005b8c:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8005b8e:	9102      	str	r1, [sp, #8]
 8005b90:	9b02      	ldr	r3, [sp, #8]
 8005b92:	2b31      	cmp	r3, #49	; 0x31
 8005b94:	d80b      	bhi.n	8005bae <UserInput+0x4e6>
		i++;
 8005b96:	9b02      	ldr	r3, [sp, #8]
 8005b98:	3301      	adds	r3, #1
 8005b9a:	9302      	str	r3, [sp, #8]
		i--;
 8005b9c:	9b02      	ldr	r3, [sp, #8]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	9302      	str	r3, [sp, #8]
	for (i=0; i< 50; i++)
 8005ba2:	9b02      	ldr	r3, [sp, #8]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	9302      	str	r3, [sp, #8]
 8005ba8:	9b02      	ldr	r3, [sp, #8]
 8005baa:	2b31      	cmp	r3, #49	; 0x31
 8005bac:	d9f3      	bls.n	8005b96 <UserInput+0x4ce>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8005bae:	4a23      	ldr	r2, [pc, #140]	; (8005c3c <UserInput+0x574>)
 8005bb0:	4b23      	ldr	r3, [pc, #140]	; (8005c40 <UserInput+0x578>)
 8005bb2:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005bb4:	400b      	ands	r3, r1
 8005bb6:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005bba:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8005bbc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005bbe:	f043 0310 	orr.w	r3, r3, #16
 8005bc2:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8005bc4:	e686      	b.n	80058d4 <UserInput+0x20c>
			SetBW((Bwidth)Wide);  break;
 8005bc6:	2001      	movs	r0, #1
 8005bc8:	f7fc f810 	bl	8001bec <SetBW>
 8005bcc:	e682      	b.n	80058d4 <UserInput+0x20c>
 8005bce:	bf00      	nop
 8005bd0:	00000000 	.word	0x00000000
 8005bd4:	409f4000 	.word	0x409f4000
 8005bd8:	9916f6a6 	.word	0x9916f6a6
 8005bdc:	400a93fc 	.word	0x400a93fc
 8005be0:	9999999a 	.word	0x9999999a
 8005be4:	3fb99999 	.word	0x3fb99999
 8005be8:	24006214 	.word	0x24006214
 8005bec:	24006220 	.word	0x24006220
 8005bf0:	0801833c 	.word	0x0801833c
 8005bf4:	24006394 	.word	0x24006394
 8005bf8:	24006210 	.word	0x24006210
 8005bfc:	08018354 	.word	0x08018354
 8005c00:	2400a3dc 	.word	0x2400a3dc
 8005c04:	2400a440 	.word	0x2400a440
 8005c08:	08018360 	.word	0x08018360
 8005c0c:	24006288 	.word	0x24006288
 8005c10:	24006244 	.word	0x24006244
 8005c14:	240061f4 	.word	0x240061f4
 8005c18:	240051d4 	.word	0x240051d4
 8005c1c:	240051c8 	.word	0x240051c8
 8005c20:	24006286 	.word	0x24006286
 8005c24:	24006270 	.word	0x24006270
 8005c28:	24006274 	.word	0x24006274
 8005c2c:	2400b9a0 	.word	0x2400b9a0
 8005c30:	24000fad 	.word	0x24000fad
 8005c34:	2400a7d8 	.word	0x2400a7d8
 8005c38:	2400621c 	.word	0x2400621c
 8005c3c:	58024400 	.word	0x58024400
 8005c40:	ffff0007 	.word	0xffff0007
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c44:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005c46:	2301      	movs	r3, #1
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c48:	2502      	movs	r5, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005c4a:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c4e:	a902      	add	r1, sp, #8
 8005c50:	4851      	ldr	r0, [pc, #324]	; (8005d98 <UserInput+0x6d0>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c52:	9504      	str	r5, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005c54:	e9cd 2302 	strd	r2, r3, [sp, #8]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c58:	e9cd 4405 	strd	r4, r4, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c5c:	f004 fb00 	bl	800a260 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005c60:	4622      	mov	r2, r4
 8005c62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c66:	484d      	ldr	r0, [pc, #308]	; (8005d9c <UserInput+0x6d4>)
 8005c68:	f004 fc32 	bl	800a4d0 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8005c6c:	4622      	mov	r2, r4
 8005c6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005c72:	484b      	ldr	r0, [pc, #300]	; (8005da0 <UserInput+0x6d8>)
 8005c74:	f004 fc2c 	bl	800a4d0 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8005c78:	4b4a      	ldr	r3, [pc, #296]	; (8005da4 <UserInput+0x6dc>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c80:	4846      	ldr	r0, [pc, #280]	; (8005d9c <UserInput+0x6d4>)
		TransmissionEnabled = 0;
 8005c82:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c84:	9406      	str	r4, [sp, #24]
 8005c86:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8005c8a:	e9cd 4404 	strd	r4, r4, [sp, #16]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005c8e:	f004 fc1f 	bl	800a4d0 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005c92:	4622      	mov	r2, r4
 8005c94:	4623      	mov	r3, r4
 8005c96:	2110      	movs	r1, #16
 8005c98:	4843      	ldr	r0, [pc, #268]	; (8005da8 <UserInput+0x6e0>)
 8005c9a:	f002 ff01 	bl	8008aa0 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8005c9e:	4b43      	ldr	r3, [pc, #268]	; (8005dac <UserInput+0x6e4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ca0:	a902      	add	r1, sp, #8
 8005ca2:	483d      	ldr	r0, [pc, #244]	; (8005d98 <UserInput+0x6d0>)
		TXCarrierEnabled = 0;
 8005ca4:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005ca6:	f44f 7300 	mov.w	r3, #512	; 0x200
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005caa:	9504      	str	r5, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005cac:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005cae:	2301      	movs	r3, #1
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cb0:	9405      	str	r4, [sp, #20]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005cb2:	9303      	str	r3, [sp, #12]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005cb4:	f004 fad4 	bl	800a260 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8005cb8:	4622      	mov	r2, r4
 8005cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005cbe:	4838      	ldr	r0, [pc, #224]	; (8005da0 <UserInput+0x6d8>)
 8005cc0:	f004 fc06 	bl	800a4d0 <HAL_GPIO_WritePin>
}
 8005cc4:	e606      	b.n	80058d4 <UserInput+0x20c>
			SetAGC((Agctype)Slow);  break;
 8005cc6:	2001      	movs	r0, #1
 8005cc8:	f7fb fff4 	bl	8001cb4 <SetAGC>
 8005ccc:	e602      	b.n	80058d4 <UserInput+0x20c>
		if (LastTXFreq != LOfreq)
 8005cce:	4c38      	ldr	r4, [pc, #224]	; (8005db0 <UserInput+0x6e8>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cd0:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8005cd2:	4d38      	ldr	r5, [pc, #224]	; (8005db4 <UserInput+0x6ec>)
		TransmissionEnabled = 1;
 8005cd4:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 8005cd6:	ed94 7a00 	vldr	s14, [r4]
 8005cda:	edd5 7a00 	vldr	s15, [r5]
		TransmissionEnabled = 1;
 8005cde:	4a31      	ldr	r2, [pc, #196]	; (8005da4 <UserInput+0x6dc>)
		if (LastTXFreq != LOfreq)
 8005ce0:	eeb4 7a67 	vcmp.f32	s14, s15
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ce4:	9306      	str	r3, [sp, #24]
		TransmissionEnabled = 1;
 8005ce6:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 8005ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cec:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005cf0:	e9cd 3304 	strd	r3, r3, [sp, #16]
		if (LastTXFreq != LOfreq)
 8005cf4:	d142      	bne.n	8005d7c <UserInput+0x6b4>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cf6:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005cf8:	f44f 7700 	mov.w	r7, #512	; 0x200
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cfc:	2602      	movs	r6, #2
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cfe:	2503      	movs	r5, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d00:	a902      	add	r1, sp, #8
 8005d02:	4825      	ldr	r0, [pc, #148]	; (8005d98 <UserInput+0x6d0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005d04:	9702      	str	r7, [sp, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d06:	e9cd 6403 	strd	r6, r4, [sp, #12]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005d0a:	e9cd 5405 	strd	r5, r4, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d0e:	f004 faa7 	bl	800a260 <HAL_GPIO_Init>
		RELAY_TX_ON;
 8005d12:	2201      	movs	r2, #1
 8005d14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005d18:	4820      	ldr	r0, [pc, #128]	; (8005d9c <UserInput+0x6d4>)
 8005d1a:	f004 fbd9 	bl	800a4d0 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005d24:	481e      	ldr	r0, [pc, #120]	; (8005da0 <UserInput+0x6d8>)
 8005d26:	f004 fbd3 	bl	800a4d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005d2a:	4622      	mov	r2, r4
 8005d2c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d30:	481a      	ldr	r0, [pc, #104]	; (8005d9c <UserInput+0x6d4>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d32:	9406      	str	r4, [sp, #24]
 8005d34:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8005d38:	e9cd 4404 	strd	r4, r4, [sp, #16]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005d3c:	f004 fbc8 	bl	800a4d0 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8005d40:	4b1d      	ldr	r3, [pc, #116]	; (8005db8 <UserInput+0x6f0>)
 8005d42:	4622      	mov	r2, r4
 8005d44:	2110      	movs	r1, #16
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4817      	ldr	r0, [pc, #92]	; (8005da8 <UserInput+0x6e0>)
 8005d4a:	f002 fea9 	bl	8008aa0 <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d4e:	a902      	add	r1, sp, #8
 8005d50:	4811      	ldr	r0, [pc, #68]	; (8005d98 <UserInput+0x6d0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005d52:	9702      	str	r7, [sp, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d54:	e9cd 6403 	strd	r6, r4, [sp, #12]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005d58:	e9cd 5405 	strd	r5, r4, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d5c:	f004 fa80 	bl	800a260 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 8005d60:	2201      	movs	r2, #1
 8005d62:	4b12      	ldr	r3, [pc, #72]	; (8005dac <UserInput+0x6e4>)
		LED_GREEN_ON;
 8005d64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005d68:	480d      	ldr	r0, [pc, #52]	; (8005da0 <UserInput+0x6d8>)
		TXCarrierEnabled = 1;
 8005d6a:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8005d6c:	f004 fbb0 	bl	800a4d0 <HAL_GPIO_WritePin>
}
 8005d70:	e5b0      	b.n	80058d4 <UserInput+0x20c>
			keyer_speed += 1;
 8005d72:	6018      	str	r0, [r3, #0]
 8005d74:	e5ac      	b.n	80058d0 <UserInput+0x208>
				ShowWF=1;
 8005d76:	2201      	movs	r2, #1
 8005d78:	701a      	strb	r2, [r3, #0]
 8005d7a:	e5ab      	b.n	80058d4 <UserInput+0x20c>
			CalcFT8Params();
 8005d7c:	f7fe fefc 	bl	8004b78 <CalcFT8Params>
			SetTXPLL(LOfreq);
 8005d80:	ed95 3a00 	vldr	s6, [r5]
 8005d84:	eeb0 0a43 	vmov.f32	s0, s6
 8005d88:	f7ff f9de 	bl	8005148 <SetTXPLL>
			LastTXFreq = LOfreq;
 8005d8c:	ed84 3a00 	vstr	s6, [r4]
 8005d90:	e7b1      	b.n	8005cf6 <UserInput+0x62e>
			Error_Handler();
 8005d92:	f7ff fbcf 	bl	8005534 <Error_Handler>
 8005d96:	bf00      	nop
 8005d98:	58020800 	.word	0x58020800
 8005d9c:	58020c00 	.word	0x58020c00
 8005da0:	58020400 	.word	0x58020400
 8005da4:	24006284 	.word	0x24006284
 8005da8:	2400a4d4 	.word	0x2400a4d4
 8005dac:	24006278 	.word	0x24006278
 8005db0:	24006208 	.word	0x24006208
 8005db4:	240061f4 	.word	0x240061f4
 8005db8:	24006288 	.word	0x24006288

08005dbc <MX_TIM6_Init_Custom_Rate>:
{
 8005dbc:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dbe:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8005dc0:	4c0f      	ldr	r4, [pc, #60]	; (8005e00 <MX_TIM6_Init_Custom_Rate+0x44>)
 8005dc2:	4810      	ldr	r0, [pc, #64]	; (8005e04 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8005dc4:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8005dc6:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005dca:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dcc:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005dce:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8005dd0:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005dd4:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8005dd6:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005dda:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005dde:	f007 fd63 	bl	800d8a8 <HAL_TIM_Base_Init>
 8005de2:	b950      	cbnz	r0, 8005dfa <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005de4:	4603      	mov	r3, r0
 8005de6:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005de8:	a901      	add	r1, sp, #4
 8005dea:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dec:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005dee:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005df0:	f008 f994 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 8005df4:	b908      	cbnz	r0, 8005dfa <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8005df6:	b004      	add	sp, #16
 8005df8:	bd10      	pop	{r4, pc}
		Error_Handler();
 8005dfa:	f7ff fb9b 	bl	8005534 <Error_Handler>
 8005dfe:	bf00      	nop
 8005e00:	2400a6a8 	.word	0x2400a6a8
 8005e04:	40001000 	.word	0x40001000

08005e08 <main>:
{
 8005e08:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8005e0c:	b0c9      	sub	sp, #292	; 0x124
	HAL_Init();
 8005e0e:	f001 f92b 	bl	8007068 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8005e12:	4acc      	ldr	r2, [pc, #816]	; (8006144 <main+0x33c>)
 8005e14:	6953      	ldr	r3, [r2, #20]
 8005e16:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8005e1a:	d111      	bne.n	8005e40 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8005e1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e20:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8005e24:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8005e28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e2c:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8005e30:	6953      	ldr	r3, [r2, #20]
 8005e32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e36:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8005e38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e3c:	f3bf 8f6f 	isb	sy
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e40:	2600      	movs	r6, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005e42:	4cc1      	ldr	r4, [pc, #772]	; (8006148 <main+0x340>)
	DWT_Delay_Init();
 8005e44:	f7fe fe62 	bl	8004b0c <DWT_Delay_Init>
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e48:	2501      	movs	r5, #1
	SystemClock_Config_For_OC();
 8005e4a:	f7ff fb8d 	bl	8005568 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 8005e4e:	2014      	movs	r0, #20
 8005e50:	f001 f94c 	bl	80070ec <HAL_Delay>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e54:	9643      	str	r6, [sp, #268]	; 0x10c
	HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8005e56:	4632      	mov	r2, r6
 8005e58:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8005e5c:	48bb      	ldr	r0, [pc, #748]	; (800614c <main+0x344>)
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8005e5e:	f44f 4880 	mov.w	r8, #16384	; 0x4000
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005e62:	2702      	movs	r7, #2
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005e64:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e68:	e9cd 663f 	strd	r6, r6, [sp, #252]	; 0xfc
 8005e6c:	e9cd 6641 	strd	r6, r6, [sp, #260]	; 0x104
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005e70:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005e74:	f043 0304 	orr.w	r3, r3, #4
 8005e78:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005e7c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005e80:	f003 0304 	and.w	r3, r3, #4
 8005e84:	9304      	str	r3, [sp, #16]
 8005e86:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8005e88:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e90:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005e94:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9c:	9305      	str	r3, [sp, #20]
 8005e9e:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005ea0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005ea4:	f043 0301 	orr.w	r3, r3, #1
 8005ea8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005eac:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005eb0:	f003 0301 	and.w	r3, r3, #1
 8005eb4:	9306      	str	r3, [sp, #24]
 8005eb6:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8005eb8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005ebc:	f043 0302 	orr.w	r3, r3, #2
 8005ec0:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005ec4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	9307      	str	r3, [sp, #28]
 8005ece:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8005ed0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005ed4:	f043 0308 	orr.w	r3, r3, #8
 8005ed8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005edc:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005ee0:	f003 0308 	and.w	r3, r3, #8
 8005ee4:	9308      	str	r3, [sp, #32]
 8005ee6:	9b08      	ldr	r3, [sp, #32]
	HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8005ee8:	f004 faf2 	bl	800a4d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8005eec:	4632      	mov	r2, r6
 8005eee:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005ef2:	4897      	ldr	r0, [pc, #604]	; (8006150 <main+0x348>)
 8005ef4:	f004 faec 	bl	800a4d0 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 8005ef8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005efc:	a93f      	add	r1, sp, #252	; 0xfc
 8005efe:	4895      	ldr	r0, [pc, #596]	; (8006154 <main+0x34c>)
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 8005f00:	933f      	str	r3, [sp, #252]	; 0xfc
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005f02:	e9cd 6540 	strd	r6, r5, [sp, #256]	; 0x100
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005f06:	f004 f9ab 	bl	800a260 <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005f0a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005f0e:	a93f      	add	r1, sp, #252	; 0xfc
 8005f10:	4890      	ldr	r0, [pc, #576]	; (8006154 <main+0x34c>)
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8005f12:	f8cd 80fc 	str.w	r8, [sp, #252]	; 0xfc
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005f16:	9340      	str	r3, [sp, #256]	; 0x100
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005f18:	9541      	str	r5, [sp, #260]	; 0x104
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005f1a:	f004 f9a1 	bl	800a260 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005f1e:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f20:	a93f      	add	r1, sp, #252	; 0xfc
 8005f22:	488d      	ldr	r0, [pc, #564]	; (8006158 <main+0x350>)
	GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005f24:	933f      	str	r3, [sp, #252]	; 0xfc
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005f26:	e9cd 6540 	strd	r6, r5, [sp, #256]	; 0x100
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f2a:	f004 f999 	bl	800a260 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005f2e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f32:	a93f      	add	r1, sp, #252	; 0xfc
 8005f34:	4885      	ldr	r0, [pc, #532]	; (800614c <main+0x344>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f36:	9642      	str	r6, [sp, #264]	; 0x108
	GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005f38:	933f      	str	r3, [sp, #252]	; 0xfc
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f3a:	e9cd 5640 	strd	r5, r6, [sp, #256]	; 0x100
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f3e:	f004 f98f 	bl	800a260 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005f42:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005f46:	a93f      	add	r1, sp, #252	; 0xfc
 8005f48:	4881      	ldr	r0, [pc, #516]	; (8006150 <main+0x348>)
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005f4a:	933f      	str	r3, [sp, #252]	; 0xfc
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f4c:	9642      	str	r6, [sp, #264]	; 0x108
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005f4e:	9741      	str	r7, [sp, #260]	; 0x104
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f50:	9540      	str	r5, [sp, #256]	; 0x100
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005f52:	f004 f985 	bl	800a260 <HAL_GPIO_Init>
	HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005f56:	a93f      	add	r1, sp, #252	; 0xfc
 8005f58:	487d      	ldr	r0, [pc, #500]	; (8006150 <main+0x348>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005f5a:	9541      	str	r5, [sp, #260]	; 0x104
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f5c:	e9cd 863f 	strd	r8, r6, [sp, #252]	; 0xfc
	HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005f60:	f004 f97e 	bl	800a260 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005f64:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f68:	9740      	str	r7, [sp, #256]	; 0x100
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f6a:	2703      	movs	r7, #3
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f6c:	a93f      	add	r1, sp, #252	; 0xfc
 8005f6e:	4879      	ldr	r0, [pc, #484]	; (8006154 <main+0x34c>)
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005f70:	933f      	str	r3, [sp, #252]	; 0xfc
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8005f72:	f44f 7880 	mov.w	r8, #256	; 0x100
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f76:	9641      	str	r6, [sp, #260]	; 0x104
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f78:	e9cd 7642 	strd	r7, r6, [sp, #264]	; 0x108
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f7c:	f004 f970 	bl	800a260 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8005f80:	4632      	mov	r2, r6
 8005f82:	2105      	movs	r1, #5
 8005f84:	2028      	movs	r0, #40	; 0x28
 8005f86:	f002 fc53 	bl	8008830 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005f8a:	2028      	movs	r0, #40	; 0x28
 8005f8c:	f002 fc8e 	bl	80088ac <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005f90:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8005f94:	4632      	mov	r2, r6
 8005f96:	4629      	mov	r1, r5
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005f98:	432b      	orrs	r3, r5
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8005f9a:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005f9c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8005fa0:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	hadc1.Instance = ADC1;
 8005fa4:	4c6d      	ldr	r4, [pc, #436]	; (800615c <main+0x354>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005fa6:	402b      	ands	r3, r5
 8005fa8:	9303      	str	r3, [sp, #12]
 8005faa:	9b03      	ldr	r3, [sp, #12]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8005fac:	f002 fc40 	bl	8008830 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8005fb0:	200b      	movs	r0, #11
 8005fb2:	f002 fc7b 	bl	80088ac <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 3, 0);
 8005fb6:	4632      	mov	r2, r6
 8005fb8:	4639      	mov	r1, r7
 8005fba:	200c      	movs	r0, #12
 8005fbc:	f002 fc38 	bl	8008830 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005fc0:	200c      	movs	r0, #12
 8005fc2:	f002 fc73 	bl	80088ac <HAL_NVIC_EnableIRQ>
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005fc6:	4b66      	ldr	r3, [pc, #408]	; (8006160 <main+0x358>)
	ADC_MultiModeTypeDef multimode = {0};
 8005fc8:	9615      	str	r6, [sp, #84]	; 0x54
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005fca:	4620      	mov	r0, r4
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005fcc:	9622      	str	r6, [sp, #136]	; 0x88
	ADC_ChannelConfTypeDef sConfig = {0};
 8005fce:	962f      	str	r6, [sp, #188]	; 0xbc
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005fd0:	9627      	str	r6, [sp, #156]	; 0x9c
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005fd2:	60e6      	str	r6, [r4, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005fd4:	7726      	strb	r6, [r4, #28]
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005fd6:	6366      	str	r6, [r4, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8005fd8:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8005fdc:	f8a4 8014 	strh.w	r8, [r4, #20]
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8005fe0:	62e7      	str	r7, [r4, #44]	; 0x2c
	hadc1.Init.NbrOfConversion = 1;
 8005fe2:	61a5      	str	r5, [r4, #24]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005fe4:	e9c4 3b00 	strd	r3, fp, [r4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005fe8:	2308      	movs	r3, #8
	ADC_MultiModeTypeDef multimode = {0};
 8005fea:	e9cd 6616 	strd	r6, r6, [sp, #88]	; 0x58
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005fee:	e9cd 6623 	strd	r6, r6, [sp, #140]	; 0x8c
 8005ff2:	e9cd 6625 	strd	r6, r6, [sp, #148]	; 0x94
	ADC_ChannelConfTypeDef sConfig = {0};
 8005ff6:	e9cd 6630 	strd	r6, r6, [sp, #192]	; 0xc0
 8005ffa:	e9cd 6632 	strd	r6, r6, [sp, #200]	; 0xc8
 8005ffe:	e9cd 6634 	strd	r6, r6, [sp, #208]	; 0xd0
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006002:	e9c4 6609 	strd	r6, r6, [r4, #36]	; 0x24
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006006:	60a3      	str	r3, [r4, #8]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006008:	2604      	movs	r6, #4
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800600a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800600e:	6126      	str	r6, [r4, #16]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006010:	6323      	str	r3, [r4, #48]	; 0x30
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006012:	f001 ffe5 	bl	8007fe0 <HAL_ADC_Init>
 8006016:	2800      	cmp	r0, #0
 8006018:	f040 8319 	bne.w	800664e <main+0x846>
	multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 800601c:	2007      	movs	r0, #7
 800601e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8006022:	a915      	add	r1, sp, #84	; 0x54
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8006024:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
	multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8006028:	e9cd 0315 	strd	r0, r3, [sp, #84]	; 0x54
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800602c:	4620      	mov	r0, r4
 800602e:	f002 fa4d 	bl	80084cc <HAL_ADCEx_MultiModeConfigChannel>
 8006032:	2800      	cmp	r0, #0
 8006034:	f040 830b 	bne.w	800664e <main+0x846>
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8006038:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800603c:	4b49      	ldr	r3, [pc, #292]	; (8006164 <main+0x35c>)
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 800603e:	4f4a      	ldr	r7, [pc, #296]	; (8006168 <main+0x360>)
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8006040:	a922      	add	r1, sp, #136	; 0x88
 8006042:	4620      	mov	r0, r4
	AnalogWDGConfig.ITMode = ENABLE;
 8006044:	f88d 5094 	strb.w	r5, [sp, #148]	; 0x94
	AnalogWDGConfig.LowThreshold = 1;
 8006048:	9527      	str	r5, [sp, #156]	; 0x9c
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 800604a:	9724      	str	r7, [sp, #144]	; 0x90
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800604c:	e9cd 3222 	strd	r3, r2, [sp, #136]	; 0x88
	AnalogWDGConfig.HighThreshold = 4094;
 8006050:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006054:	9226      	str	r2, [sp, #152]	; 0x98
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8006056:	f001 fc3d 	bl	80078d4 <HAL_ADC_AnalogWDGConfig>
 800605a:	2800      	cmp	r0, #0
 800605c:	f040 82f7 	bne.w	800664e <main+0x846>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8006060:	f04f 0a06 	mov.w	sl, #6
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006064:	f240 72ff 	movw	r2, #2047	; 0x7ff
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8006068:	9031      	str	r0, [sp, #196]	; 0xc4
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800606a:	a92f      	add	r1, sp, #188	; 0xbc
	sConfig.OffsetSignedSaturation = DISABLE;
 800606c:	f88d 00d5 	strb.w	r0, [sp, #213]	; 0xd5
	sConfig.Channel = ADC_CHANNEL_5;
 8006070:	972f      	str	r7, [sp, #188]	; 0xbc
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8006072:	f8cd a0c0 	str.w	sl, [sp, #192]	; 0xc0
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8006076:	9232      	str	r2, [sp, #200]	; 0xc8
	sConfig.Offset = 0;
 8006078:	e9cd 6033 	strd	r6, r0, [sp, #204]	; 0xcc
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800607c:	4620      	mov	r0, r4
 800607e:	f001 fa01 	bl	8007484 <HAL_ADC_ConfigChannel>
 8006082:	2800      	cmp	r0, #0
 8006084:	f040 82e3 	bne.w	800664e <main+0x846>
	hadc2.Instance = ADC2;
 8006088:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 8006178 <main+0x370>
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800608c:	2208      	movs	r2, #8
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800608e:	901c      	str	r0, [sp, #112]	; 0x70
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8006090:	f8c9 2008 	str.w	r2, [r9, #8]
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006094:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	ADC_ChannelConfTypeDef sConfig = {0};
 8006098:	9028      	str	r0, [sp, #160]	; 0xa0
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800609a:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
	hadc2.Instance = ADC2;
 800609e:	4a33      	ldr	r2, [pc, #204]	; (800616c <main+0x364>)
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80060a0:	9021      	str	r0, [sp, #132]	; 0x84
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 80060a2:	f889 001c 	strb.w	r0, [r9, #28]
	hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80060a6:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
	hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80060aa:	f8c9 0034 	str.w	r0, [r9, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 80060ae:	f889 0038 	strb.w	r0, [r9, #56]	; 0x38
	hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80060b2:	f8c9 b004 	str.w	fp, [r9, #4]
	hadc2.Init.LowPowerAutoWait = DISABLE;
 80060b6:	f8a9 8014 	strh.w	r8, [r9, #20]
	hadc2.Init.NbrOfConversion = 1;
 80060ba:	f8c9 5018 	str.w	r5, [r9, #24]
	hadc2.Instance = ADC2;
 80060be:	f8c9 2000 	str.w	r2, [r9]
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80060c2:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
 80060c6:	e9cd 001f 	strd	r0, r0, [sp, #124]	; 0x7c
	ADC_ChannelConfTypeDef sConfig = {0};
 80060ca:	e9cd 0029 	strd	r0, r0, [sp, #164]	; 0xa4
 80060ce:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
 80060d2:	e9cd 002d 	strd	r0, r0, [sp, #180]	; 0xb4
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80060d6:	e9c9 0603 	strd	r0, r6, [r9, #12]
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80060da:	4648      	mov	r0, r9
 80060dc:	f001 ff80 	bl	8007fe0 <HAL_ADC_Init>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	f040 82b4 	bne.w	800664e <main+0x846>
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80060e6:	491f      	ldr	r1, [pc, #124]	; (8006164 <main+0x35c>)
 80060e8:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80060ec:	4648      	mov	r0, r9
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80060ee:	971e      	str	r7, [sp, #120]	; 0x78
	AnalogWDGConfig.ITMode = ENABLE;
 80060f0:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
	AnalogWDGConfig.LowThreshold = 1;
 80060f4:	9521      	str	r5, [sp, #132]	; 0x84
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80060f6:	e9cd 131c 	strd	r1, r3, [sp, #112]	; 0x70
	AnalogWDGConfig.HighThreshold = 4094;
 80060fa:	f640 73fe 	movw	r3, #4094	; 0xffe
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80060fe:	a91c      	add	r1, sp, #112	; 0x70
	AnalogWDGConfig.HighThreshold = 4094;
 8006100:	9320      	str	r3, [sp, #128]	; 0x80
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8006102:	f001 fbe7 	bl	80078d4 <HAL_ADC_AnalogWDGConfig>
 8006106:	4602      	mov	r2, r0
 8006108:	2800      	cmp	r0, #0
 800610a:	f040 82a0 	bne.w	800664e <main+0x846>
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800610e:	f240 73ff 	movw	r3, #2047	; 0x7ff
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006112:	a928      	add	r1, sp, #160	; 0xa0
 8006114:	4648      	mov	r0, r9
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8006116:	922a      	str	r2, [sp, #168]	; 0xa8
	sConfig.Offset = 0;
 8006118:	922d      	str	r2, [sp, #180]	; 0xb4
	sConfig.OffsetSignedSaturation = DISABLE;
 800611a:	f88d 20b9 	strb.w	r2, [sp, #185]	; 0xb9
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800611e:	e9cd 7a28 	strd	r7, sl, [sp, #160]	; 0xa0
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006122:	e9cd 362b 	strd	r3, r6, [sp, #172]	; 0xac
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006126:	f001 f9ad 	bl	8007484 <HAL_ADC_ConfigChannel>
 800612a:	4601      	mov	r1, r0
 800612c:	2800      	cmp	r0, #0
 800612e:	f040 828e 	bne.w	800664e <main+0x846>
	hdac1.Instance = DAC1;
 8006132:	4e0f      	ldr	r6, [pc, #60]	; (8006170 <main+0x368>)
	DAC_ChannelConfTypeDef sConfig = {0};
 8006134:	2224      	movs	r2, #36	; 0x24
 8006136:	a83f      	add	r0, sp, #252	; 0xfc
 8006138:	f00b fe2f 	bl	8011d9a <memset>
	hdac1.Instance = DAC1;
 800613c:	4b0d      	ldr	r3, [pc, #52]	; (8006174 <main+0x36c>)
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800613e:	4630      	mov	r0, r6
	hdac1.Instance = DAC1;
 8006140:	6033      	str	r3, [r6, #0]
 8006142:	e01b      	b.n	800617c <main+0x374>
 8006144:	e000ed00 	.word	0xe000ed00
 8006148:	58024400 	.word	0x58024400
 800614c:	58020400 	.word	0x58020400
 8006150:	58020c00 	.word	0x58020c00
 8006154:	58020800 	.word	0x58020800
 8006158:	58020000 	.word	0x58020000
 800615c:	2400a3dc 	.word	0x2400a3dc
 8006160:	40022000 	.word	0x40022000
 8006164:	7dc00000 	.word	0x7dc00000
 8006168:	14f00020 	.word	0x14f00020
 800616c:	40022100 	.word	0x40022100
 8006170:	2400a4d4 	.word	0x2400a4d4
 8006174:	40007400 	.word	0x40007400
 8006178:	2400a440 	.word	0x2400a440
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800617c:	f002 fbba 	bl	80088f4 <HAL_DAC_Init>
 8006180:	2800      	cmp	r0, #0
 8006182:	f040 8264 	bne.w	800664e <main+0x846>
	sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8006186:	2316      	movs	r3, #22
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006188:	4602      	mov	r2, r0
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800618a:	903f      	str	r0, [sp, #252]	; 0xfc
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800618c:	a93f      	add	r1, sp, #252	; 0xfc
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800618e:	9041      	str	r0, [sp, #260]	; 0x104
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006190:	9043      	str	r0, [sp, #268]	; 0x10c
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006192:	4630      	mov	r0, r6
	sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8006194:	9340      	str	r3, [sp, #256]	; 0x100
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006196:	9542      	str	r5, [sp, #264]	; 0x108
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006198:	f002 fcec 	bl	8008b74 <HAL_DAC_ConfigChannel>
 800619c:	4603      	mov	r3, r0
 800619e:	2800      	cmp	r0, #0
 80061a0:	f040 8255 	bne.w	800664e <main+0x846>
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80061a4:	2210      	movs	r2, #16
 80061a6:	a93f      	add	r1, sp, #252	; 0xfc
 80061a8:	4630      	mov	r0, r6
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80061aa:	9340      	str	r3, [sp, #256]	; 0x100
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80061ac:	f002 fce2 	bl	8008b74 <HAL_DAC_ConfigChannel>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f040 824c 	bne.w	800664e <main+0x846>
	hlptim2.Instance = LPTIM2;
 80061b6:	48bd      	ldr	r0, [pc, #756]	; (80064ac <main+0x6a4>)
	hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80061b8:	2300      	movs	r3, #0
	hlptim2.Instance = LPTIM2;
 80061ba:	4abd      	ldr	r2, [pc, #756]	; (80064b0 <main+0x6a8>)
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80061bc:	f64f 76ff 	movw	r6, #65535	; 0xffff
	hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80061c0:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 80061c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
	hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80061c8:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80061cc:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80061d0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
	hlptim2.Instance = LPTIM2;
 80061d4:	6002      	str	r2, [r0, #0]
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80061d6:	6146      	str	r6, [r0, #20]
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 80061d8:	6283      	str	r3, [r0, #40]	; 0x28
	if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80061da:	f004 f98b 	bl	800a4f4 <HAL_LPTIM_Init>
 80061de:	2800      	cmp	r0, #0
 80061e0:	f040 8235 	bne.w	800664e <main+0x846>
	htim6.Instance = TIM6;
 80061e4:	4db3      	ldr	r5, [pc, #716]	; (80064b4 <main+0x6ac>)
 80061e6:	4bb4      	ldr	r3, [pc, #720]	; (80064b8 <main+0x6b0>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061e8:	9014      	str	r0, [sp, #80]	; 0x50
	htim6.Instance = TIM6;
 80061ea:	602b      	str	r3, [r5, #0]
	htim6.Init.Period = 8191;
 80061ec:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80061f0:	60eb      	str	r3, [r5, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80061f2:	2380      	movs	r3, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061f4:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80061f8:	e9c5 0001 	strd	r0, r0, [r5, #4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80061fc:	4628      	mov	r0, r5
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80061fe:	61ab      	str	r3, [r5, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006200:	f007 fb52 	bl	800d8a8 <HAL_TIM_Base_Init>
 8006204:	2800      	cmp	r0, #0
 8006206:	f040 8222 	bne.w	800664e <main+0x846>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800620a:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800620c:	9014      	str	r0, [sp, #80]	; 0x50
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800620e:	a912      	add	r1, sp, #72	; 0x48
 8006210:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006212:	9312      	str	r3, [sp, #72]	; 0x48
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006214:	f007 ff82 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 8006218:	4603      	mov	r3, r0
 800621a:	2800      	cmp	r0, #0
 800621c:	f040 8217 	bne.w	800664e <main+0x846>
	huart3.Instance = USART3;
 8006220:	4da6      	ldr	r5, [pc, #664]	; (80064bc <main+0x6b4>)
 8006222:	4aa7      	ldr	r2, [pc, #668]	; (80064c0 <main+0x6b8>)
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006224:	60a8      	str	r0, [r5, #8]
	huart3.Instance = USART3;
 8006226:	602a      	str	r2, [r5, #0]
	huart3.Init.BaudRate = 115200;
 8006228:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800622c:	61a8      	str	r0, [r5, #24]
	huart3.Init.BaudRate = 115200;
 800622e:	606a      	str	r2, [r5, #4]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8006230:	220c      	movs	r2, #12
	huart3.Init.Parity = UART_PARITY_NONE;
 8006232:	e9c5 0003 	strd	r0, r0, [r5, #12]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006236:	e9c5 0007 	strd	r0, r0, [r5, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800623a:	4628      	mov	r0, r5
	huart3.Init.Mode = UART_MODE_TX_RX;
 800623c:	616a      	str	r2, [r5, #20]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800623e:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8006242:	f008 fdbb 	bl	800edbc <HAL_UART_Init>
 8006246:	4601      	mov	r1, r0
 8006248:	2800      	cmp	r0, #0
 800624a:	f040 8200 	bne.w	800664e <main+0x846>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800624e:	4628      	mov	r0, r5
 8006250:	f008 fe0c 	bl	800ee6c <HAL_UARTEx_SetTxFifoThreshold>
 8006254:	4601      	mov	r1, r0
 8006256:	2800      	cmp	r0, #0
 8006258:	f040 81f9 	bne.w	800664e <main+0x846>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800625c:	4628      	mov	r0, r5
 800625e:	f008 fe47 	bl	800eef0 <HAL_UARTEx_SetRxFifoThreshold>
 8006262:	2800      	cmp	r0, #0
 8006264:	f040 81f3 	bne.w	800664e <main+0x846>
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8006268:	4628      	mov	r0, r5
 800626a:	f008 fde1 	bl	800ee30 <HAL_UARTEx_DisableFifoMode>
 800626e:	4605      	mov	r5, r0
 8006270:	2800      	cmp	r0, #0
 8006272:	f040 81ec 	bne.w	800664e <main+0x846>
	MX_USB_DEVICE_Init();
 8006276:	f00a fc29 	bl	8010acc <MX_USB_DEVICE_Init>
	htim4.Instance = TIM4;
 800627a:	4f92      	ldr	r7, [pc, #584]	; (80064c4 <main+0x6bc>)
 800627c:	4b92      	ldr	r3, [pc, #584]	; (80064c8 <main+0x6c0>)
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800627e:	a936      	add	r1, sp, #216	; 0xd8
 8006280:	4638      	mov	r0, r7
	TIM_Encoder_InitTypeDef sConfig = {0};
 8006282:	9539      	str	r5, [sp, #228]	; 0xe4
	htim4.Instance = TIM4;
 8006284:	603b      	str	r3, [r7, #0]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006286:	2301      	movs	r3, #1
	TIM_Encoder_InitTypeDef sConfig = {0};
 8006288:	953d      	str	r5, [sp, #244]	; 0xf4
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800628a:	9336      	str	r3, [sp, #216]	; 0xd8
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800628c:	9338      	str	r3, [sp, #224]	; 0xe0
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800628e:	933c      	str	r3, [sp, #240]	; 0xf0
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8006290:	2302      	movs	r3, #2
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006292:	950f      	str	r5, [sp, #60]	; 0x3c
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8006294:	9337      	str	r3, [sp, #220]	; 0xdc
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8006296:	933b      	str	r3, [sp, #236]	; 0xec
	sConfig.IC1Filter = 8;
 8006298:	2308      	movs	r3, #8
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800629a:	61bd      	str	r5, [r7, #24]
	sConfig.IC1Filter = 8;
 800629c:	933a      	str	r3, [sp, #232]	; 0xe8
	sConfig.IC2Filter = 8;
 800629e:	933e      	str	r3, [sp, #248]	; 0xf8
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062a0:	e9c7 5501 	strd	r5, r5, [r7, #4]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062a4:	e9c7 6503 	strd	r6, r5, [r7, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062a8:	e9cd 5510 	strd	r5, r5, [sp, #64]	; 0x40
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80062ac:	f007 fc66 	bl	800db7c <HAL_TIM_Encoder_Init>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2800      	cmp	r0, #0
 80062b4:	f040 81cb 	bne.w	800664e <main+0x846>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80062b8:	a90f      	add	r1, sp, #60	; 0x3c
 80062ba:	4638      	mov	r0, r7
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062bc:	930f      	str	r3, [sp, #60]	; 0x3c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062be:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80062c0:	f007 ff2c 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2800      	cmp	r0, #0
 80062c8:	f040 81c1 	bne.w	800664e <main+0x846>
	htim7.Instance = TIM7;
 80062cc:	4d7f      	ldr	r5, [pc, #508]	; (80064cc <main+0x6c4>)
	htim7.Init.Period = 8192;
 80062ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	htim7.Instance = TIM7;
 80062d2:	497f      	ldr	r1, [pc, #508]	; (80064d0 <main+0x6c8>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062d4:	900c      	str	r0, [sp, #48]	; 0x30
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062d6:	61ab      	str	r3, [r5, #24]
	htim7.Init.Prescaler = 0;
 80062d8:	e9c5 1000 	strd	r1, r0, [r5]
	htim7.Init.Period = 8192;
 80062dc:	e9c5 0202 	strd	r0, r2, [r5, #8]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80062e0:	4628      	mov	r0, r5
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062e2:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80062e6:	f007 fadf 	bl	800d8a8 <HAL_TIM_Base_Init>
 80062ea:	2800      	cmp	r0, #0
 80062ec:	f040 81af 	bne.w	800664e <main+0x846>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062f0:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80062f2:	a90c      	add	r1, sp, #48	; 0x30
 80062f4:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062f6:	930c      	str	r3, [sp, #48]	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062f8:	930e      	str	r3, [sp, #56]	; 0x38
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80062fa:	f007 ff0f 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 80062fe:	2800      	cmp	r0, #0
 8006300:	f040 81a5 	bne.w	800664e <main+0x846>
	htim7.Instance = TIM7;
 8006304:	4b72      	ldr	r3, [pc, #456]	; (80064d0 <main+0x6c8>)
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006306:	61a8      	str	r0, [r5, #24]
	htim7.Instance = TIM7;
 8006308:	602b      	str	r3, [r5, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 800630a:	f247 5330 	movw	r3, #30000	; 0x7530
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800630e:	e9c5 0001 	strd	r0, r0, [r5, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006312:	4628      	mov	r0, r5
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 8006314:	60eb      	str	r3, [r5, #12]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006316:	f007 fac7 	bl	800d8a8 <HAL_TIM_Base_Init>
 800631a:	4603      	mov	r3, r0
 800631c:	2800      	cmp	r0, #0
 800631e:	f040 8196 	bne.w	800664e <main+0x846>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006322:	a90c      	add	r1, sp, #48	; 0x30
 8006324:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006326:	930c      	str	r3, [sp, #48]	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006328:	930e      	str	r3, [sp, #56]	; 0x38
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800632a:	f007 fef7 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 800632e:	4603      	mov	r3, r0
 8006330:	2800      	cmp	r0, #0
 8006332:	f040 818c 	bne.w	800664e <main+0x846>
	htim2.Instance = TIM2;
 8006336:	4d67      	ldr	r5, [pc, #412]	; (80064d4 <main+0x6cc>)
 8006338:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
	htim2.Init.Period = 10000;
 800633c:	f242 7210 	movw	r2, #10000	; 0x2710
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006340:	9018      	str	r0, [sp, #96]	; 0x60
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006342:	9009      	str	r0, [sp, #36]	; 0x24
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006344:	612b      	str	r3, [r5, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006346:	61ab      	str	r3, [r5, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006348:	931b      	str	r3, [sp, #108]	; 0x6c
	htim2.Init.Prescaler = 0;
 800634a:	e9c5 7000 	strd	r7, r0, [r5]
	htim2.Init.Period = 10000;
 800634e:	e9c5 0202 	strd	r0, r2, [r5, #8]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006352:	4628      	mov	r0, r5
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006354:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006358:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800635c:	f007 faa4 	bl	800d8a8 <HAL_TIM_Base_Init>
 8006360:	2800      	cmp	r0, #0
 8006362:	f040 8174 	bne.w	800664e <main+0x846>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006366:	f44f 5680 	mov.w	r6, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800636a:	a918      	add	r1, sp, #96	; 0x60
 800636c:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800636e:	9618      	str	r6, [sp, #96]	; 0x60
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006370:	f007 fd48 	bl	800de04 <HAL_TIM_ConfigClockSource>
 8006374:	2800      	cmp	r0, #0
 8006376:	f040 816a 	bne.w	800664e <main+0x846>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800637a:	9009      	str	r0, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800637c:	a909      	add	r1, sp, #36	; 0x24
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800637e:	900b      	str	r0, [sp, #44]	; 0x2c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006380:	4628      	mov	r0, r5
 8006382:	f007 fecb 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 8006386:	2800      	cmp	r0, #0
 8006388:	f040 8161 	bne.w	800664e <main+0x846>
	htim2.Init.Period = 15000;
 800638c:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006390:	60a8      	str	r0, [r5, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006392:	6128      	str	r0, [r5, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006394:	61a8      	str	r0, [r5, #24]
	htim2.Init.Period = 15000;
 8006396:	60eb      	str	r3, [r5, #12]
	htim2.Init.Prescaler = 0;
 8006398:	e9c5 7000 	strd	r7, r0, [r5]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800639c:	4628      	mov	r0, r5
 800639e:	f007 fa83 	bl	800d8a8 <HAL_TIM_Base_Init>
 80063a2:	2800      	cmp	r0, #0
 80063a4:	f040 8153 	bne.w	800664e <main+0x846>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80063a8:	a918      	add	r1, sp, #96	; 0x60
 80063aa:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063ac:	9618      	str	r6, [sp, #96]	; 0x60
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80063ae:	f007 fd29 	bl	800de04 <HAL_TIM_ConfigClockSource>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f040 814a 	bne.w	800664e <main+0x846>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80063ba:	a909      	add	r1, sp, #36	; 0x24
 80063bc:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063be:	9309      	str	r3, [sp, #36]	; 0x24
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063c0:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80063c2:	f007 feab 	bl	800e11c <HAL_TIMEx_MasterConfigSynchronization>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f040 8141 	bne.w	800664e <main+0x846>
	hcomp1.Instance = COMP1;
 80063cc:	4b42      	ldr	r3, [pc, #264]	; (80064d8 <main+0x6d0>)
	hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80063ce:	2111      	movs	r1, #17
	hcomp1.Instance = COMP1;
 80063d0:	4a42      	ldr	r2, [pc, #264]	; (80064dc <main+0x6d4>)
	hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO1;
 80063d2:	60d8      	str	r0, [r3, #12]
	hcomp1.Instance = COMP1;
 80063d4:	601a      	str	r2, [r3, #0]
	hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 80063d6:	4a42      	ldr	r2, [pc, #264]	; (80064e0 <main+0x6d8>)
	hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80063d8:	6058      	str	r0, [r3, #4]
	hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT;
 80063da:	611a      	str	r2, [r3, #16]
	hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 80063dc:	f44f 7240 	mov.w	r2, #768	; 0x300
	hcomp1.Init.Mode = COMP_POWERMODE_MEDIUMSPEED;
 80063e0:	609e      	str	r6, [r3, #8]
	hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING;
 80063e2:	6219      	str	r1, [r3, #32]
	hcomp1.Init.Hysteresis = COMP_HYSTERESIS_HIGH;
 80063e4:	615a      	str	r2, [r3, #20]
	hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80063e6:	e9c3 0006 	strd	r0, r0, [r3, #24]
	if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80063ea:	4618      	mov	r0, r3
 80063ec:	f002 f8d6 	bl	800859c <HAL_COMP_Init>
 80063f0:	2800      	cmp	r0, #0
 80063f2:	f040 812c 	bne.w	800664e <main+0x846>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80063f6:	483b      	ldr	r0, [pc, #236]	; (80064e4 <main+0x6dc>)
 80063f8:	6943      	ldr	r3, [r0, #20]
 80063fa:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 80063fe:	d124      	bne.n	800644a <main+0x642>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8006400:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8006404:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8006408:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800640c:	f643 77e0 	movw	r7, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8006410:	f3c6 354e 	ubfx	r5, r6, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8006414:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 8006418:	016d      	lsls	r5, r5, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800641a:	ea05 0107 	and.w	r1, r5, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800641e:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8006420:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 8006424:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8006426:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	d1f8      	bne.n	8006420 <main+0x618>
    } while(sets-- != 0U);
 800642e:	3d20      	subs	r5, #32
 8006430:	f115 0f20 	cmn.w	r5, #32
 8006434:	d1f1      	bne.n	800641a <main+0x612>
 8006436:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800643a:	6943      	ldr	r3, [r0, #20]
 800643c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006440:	6143      	str	r3, [r0, #20]
 8006442:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006446:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 800644a:	f7ff fcb7 	bl	8005dbc <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 800644e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006452:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006456:	4824      	ldr	r0, [pc, #144]	; (80064e8 <main+0x6e0>)
 8006458:	f001 fed0 	bl	80081fc <HAL_ADCEx_Calibration_Start>
 800645c:	2800      	cmp	r0, #0
 800645e:	f040 80f6 	bne.w	800664e <main+0x846>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8006462:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006466:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800646a:	4820      	ldr	r0, [pc, #128]	; (80064ec <main+0x6e4>)
 800646c:	f001 fec6 	bl	80081fc <HAL_ADCEx_Calibration_Start>
 8006470:	4605      	mov	r5, r0
 8006472:	2800      	cmp	r0, #0
 8006474:	f040 80eb 	bne.w	800664e <main+0x846>
	HAL_Delay(1);
 8006478:	2001      	movs	r0, #1
	DigitalModes = 1;
 800647a:	4f1d      	ldr	r7, [pc, #116]	; (80064f0 <main+0x6e8>)
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 800647c:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8006508 <main+0x700>
	DigitalModes = 1;
 8006480:	4606      	mov	r6, r0
	HAL_Delay(1);
 8006482:	f000 fe33 	bl	80070ec <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8006486:	4629      	mov	r1, r5
 8006488:	480e      	ldr	r0, [pc, #56]	; (80064c4 <main+0x6bc>)
 800648a:	f007 fc5b 	bl	800dd44 <HAL_TIM_Encoder_Start>
	RXVolume= 0.1;
 800648e:	4b19      	ldr	r3, [pc, #100]	; (80064f4 <main+0x6ec>)
 8006490:	4a19      	ldr	r2, [pc, #100]	; (80064f8 <main+0x6f0>)
	SetFstep(2);
 8006492:	2002      	movs	r0, #2
	DigitalModes = 1;
 8006494:	703e      	strb	r6, [r7, #0]
	RXVolume= 0.1;
 8006496:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 8006498:	f7fb fd52 	bl	8001f40 <SetFstep>
	cwpitch = CWPITCH;
 800649c:	4a17      	ldr	r2, [pc, #92]	; (80064fc <main+0x6f4>)
	CarrierEnable(0);
 800649e:	4628      	mov	r0, r5
	cwpitch = CWPITCH;
 80064a0:	4917      	ldr	r1, [pc, #92]	; (8006500 <main+0x6f8>)
	AGC_decay[Fast] = 0.9995f;
 80064a2:	4b18      	ldr	r3, [pc, #96]	; (8006504 <main+0x6fc>)
	cwpitch = CWPITCH;
 80064a4:	6011      	str	r1, [r2, #0]
	meanavg = 0.f;
 80064a6:	2100      	movs	r1, #0
 80064a8:	e030      	b.n	800650c <main+0x704>
 80064aa:	bf00      	nop
 80064ac:	2400a5d8 	.word	0x2400a5d8
 80064b0:	58002400 	.word	0x58002400
 80064b4:	2400a6a8 	.word	0x2400a6a8
 80064b8:	40001000 	.word	0x40001000
 80064bc:	2400a740 	.word	0x2400a740
 80064c0:	40004800 	.word	0x40004800
 80064c4:	2400a65c 	.word	0x2400a65c
 80064c8:	40000800 	.word	0x40000800
 80064cc:	2400a6f4 	.word	0x2400a6f4
 80064d0:	40001400 	.word	0x40001400
 80064d4:	2400a610 	.word	0x2400a610
 80064d8:	2400a4a8 	.word	0x2400a4a8
 80064dc:	5800380c 	.word	0x5800380c
 80064e0:	00030004 	.word	0x00030004
 80064e4:	e000ed00 	.word	0xe000ed00
 80064e8:	2400a3dc 	.word	0x2400a3dc
 80064ec:	2400a440 	.word	0x2400a440
 80064f0:	24000fac 	.word	0x24000fac
 80064f4:	2400621c 	.word	0x2400621c
 80064f8:	3dcccccd 	.word	0x3dcccccd
 80064fc:	24007bd4 	.word	0x24007bd4
 8006500:	44228000 	.word	0x44228000
 8006504:	24000768 	.word	0x24000768
 8006508:	24006224 	.word	0x24006224
	os_time = 0;
 800650c:	4a70      	ldr	r2, [pc, #448]	; (80066d0 <main+0x8c8>)
 800650e:	6015      	str	r5, [r2, #0]
	meanavg = 0.f;
 8006510:	4a70      	ldr	r2, [pc, #448]	; (80066d4 <main+0x8cc>)
 8006512:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8006514:	4a70      	ldr	r2, [pc, #448]	; (80066d8 <main+0x8d0>)
 8006516:	4971      	ldr	r1, [pc, #452]	; (80066dc <main+0x8d4>)
 8006518:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 800651a:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 800651e:	4a70      	ldr	r2, [pc, #448]	; (80066e0 <main+0x8d8>)
 8006520:	7015      	strb	r5, [r2, #0]
	AMindex  = LSBindex = 1;
 8006522:	4a70      	ldr	r2, [pc, #448]	; (80066e4 <main+0x8dc>)
 8006524:	8016      	strh	r6, [r2, #0]
 8006526:	4a70      	ldr	r2, [pc, #448]	; (80066e8 <main+0x8e0>)
 8006528:	8016      	strh	r6, [r2, #0]
	USBindex = CWindex  = 1;
 800652a:	4a70      	ldr	r2, [pc, #448]	; (80066ec <main+0x8e4>)
 800652c:	8016      	strh	r6, [r2, #0]
 800652e:	4a70      	ldr	r2, [pc, #448]	; (80066f0 <main+0x8e8>)
 8006530:	8016      	strh	r6, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8006532:	4a70      	ldr	r2, [pc, #448]	; (80066f4 <main+0x8ec>)
 8006534:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 8006536:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 800653a:	4a6f      	ldr	r2, [pc, #444]	; (80066f8 <main+0x8f0>)
 800653c:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 800653e:	4a6f      	ldr	r2, [pc, #444]	; (80066fc <main+0x8f4>)
 8006540:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8006542:	4a6f      	ldr	r2, [pc, #444]	; (8006700 <main+0x8f8>)
 8006544:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 8006546:	4b6f      	ldr	r3, [pc, #444]	; (8006704 <main+0x8fc>)
 8006548:	4a6f      	ldr	r2, [pc, #444]	; (8006708 <main+0x900>)
 800654a:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 800654c:	4b6f      	ldr	r3, [pc, #444]	; (800670c <main+0x904>)
 800654e:	4a70      	ldr	r2, [pc, #448]	; (8006710 <main+0x908>)
 8006550:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 8006552:	4a70      	ldr	r2, [pc, #448]	; (8006714 <main+0x90c>)
 8006554:	4b70      	ldr	r3, [pc, #448]	; (8006718 <main+0x910>)
 8006556:	601a      	str	r2, [r3, #0]
	HAdc1 = &hadc1;
 8006558:	4b70      	ldr	r3, [pc, #448]	; (800671c <main+0x914>)
 800655a:	601c      	str	r4, [r3, #0]
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 800655c:	4b70      	ldr	r3, [pc, #448]	; (8006720 <main+0x918>)
 800655e:	f8c8 3000 	str.w	r3, [r8]
	CarrierEnable(0);
 8006562:	f7fe ff89 	bl	8005478 <CarrierEnable>
	TXSwitch(0);
 8006566:	4628      	mov	r0, r5
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8006568:	f44f 6500 	mov.w	r5, #2048	; 0x800
	TXSwitch(0);
 800656c:	f7fe ff18 	bl	80053a0 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8006570:	4a6c      	ldr	r2, [pc, #432]	; (8006724 <main+0x91c>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8006572:	231a      	movs	r3, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006574:	ed98 7a00 	vldr	s14, [r8]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006578:	496b      	ldr	r1, [pc, #428]	; (8006728 <main+0x920>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800657a:	9302      	str	r3, [sp, #8]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800657c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 8006580:	6813      	ldr	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006582:	eddf 6a6a 	vldr	s13, [pc, #424]	; 800672c <main+0x924>
	__HAL_RCC_PLL2_DISABLE();
 8006586:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
	CWThreshold = 0.01;
 800658a:	4869      	ldr	r0, [pc, #420]	; (8006730 <main+0x928>)
	__HAL_RCC_PLL2_DISABLE();
 800658c:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800658e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8006590:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006598:	6293      	str	r3, [r2, #40]	; 0x28
 800659a:	9b02      	ldr	r3, [sp, #8]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800659c:	ed9f 5b4a 	vldr	d5, [pc, #296]	; 80066c8 <main+0x8c0>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80065a0:	3b01      	subs	r3, #1
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80065a2:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80065a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065aa:	4319      	orrs	r1, r3
 80065ac:	6391      	str	r1, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80065ae:	6813      	ldr	r3, [r2, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80065b0:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_ENABLE();
 80065b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80065b8:	6013      	str	r3, [r2, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80065ba:	ee67 7a26 	vmul.f32	s15, s14, s13
	CWThreshold = 0.01;
 80065be:	4b5d      	ldr	r3, [pc, #372]	; (8006734 <main+0x92c>)
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80065c0:	ed88 7a00 	vstr	s14, [r8]
	CWThreshold = 0.01;
 80065c4:	6003      	str	r3, [r0, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80065c6:	4b5c      	ldr	r3, [pc, #368]	; (8006738 <main+0x930>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80065c8:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8006790 <main+0x988>
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80065cc:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 80065d0:	f7fc fdd2 	bl	8003178 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80065d4:	4a59      	ldr	r2, [pc, #356]	; (800673c <main+0x934>)
 80065d6:	2140      	movs	r1, #64	; 0x40
 80065d8:	4b59      	ldr	r3, [pc, #356]	; (8006740 <main+0x938>)
 80065da:	485a      	ldr	r0, [pc, #360]	; (8006744 <main+0x93c>)
 80065dc:	e9cd 2500 	strd	r2, r5, [sp]
 80065e0:	2204      	movs	r2, #4
 80065e2:	f7fa ff61 	bl	80014a8 <arm_fir_decimate_init_f32>
 80065e6:	f888 0000 	strb.w	r0, [r8]
	while(arc != ARM_MATH_SUCCESS)
 80065ea:	b100      	cbz	r0, 80065ee <main+0x7e6>
 80065ec:	e7fe      	b.n	80065ec <main+0x7e4>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 80065ee:	4b56      	ldr	r3, [pc, #344]	; (8006748 <main+0x940>)
 80065f0:	2204      	movs	r2, #4
 80065f2:	2140      	movs	r1, #64	; 0x40
 80065f4:	4855      	ldr	r0, [pc, #340]	; (800674c <main+0x944>)
 80065f6:	e9cd 3500 	strd	r3, r5, [sp]
 80065fa:	4b51      	ldr	r3, [pc, #324]	; (8006740 <main+0x938>)
 80065fc:	f7fa ff54 	bl	80014a8 <arm_fir_decimate_init_f32>
 8006600:	4604      	mov	r4, r0
 8006602:	f888 0000 	strb.w	r0, [r8]
	while(arc != ARM_MATH_SUCCESS)
 8006606:	bb20      	cbnz	r0, 8006652 <main+0x84a>
	Load_Presets();
 8006608:	f7fb fac6 	bl	8001b98 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 800660c:	4630      	mov	r0, r6
 800660e:	f7fb fbab 	bl	8001d68 <Tune_Preset>
	keyerState = IDLE;
 8006612:	4b4f      	ldr	r3, [pc, #316]	; (8006750 <main+0x948>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006614:	2210      	movs	r2, #16
	keyer_speed = 15;
 8006616:	200f      	movs	r0, #15
	keyerState = IDLE;
 8006618:	701c      	strb	r4, [r3, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 800661a:	4b4e      	ldr	r3, [pc, #312]	; (8006754 <main+0x94c>)
 800661c:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 800661e:	4b4e      	ldr	r3, [pc, #312]	; (8006758 <main+0x950>)
 8006620:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 8006622:	f7fa ff5b 	bl	80014dc <loadWPM>
	keyer_mode = 1; //->  iambic
 8006626:	4b4d      	ldr	r3, [pc, #308]	; (800675c <main+0x954>)
	txdelay = 10;
 8006628:	210a      	movs	r1, #10
	keyer_swap = 0; //->  DI/DAH
 800662a:	4a4d      	ldr	r2, [pc, #308]	; (8006760 <main+0x958>)
	keyer_mode = 1; //->  iambic
 800662c:	701e      	strb	r6, [r3, #0]
	keyer_swap = 0; //->  DI/DAH
 800662e:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 8006630:	4b4c      	ldr	r3, [pc, #304]	; (8006764 <main+0x95c>)
	txdelay = 10;
 8006632:	4a4d      	ldr	r2, [pc, #308]	; (8006768 <main+0x960>)
	if (!DisableDisplay)
 8006634:	781b      	ldrb	r3, [r3, #0]
	txdelay = 10;
 8006636:	7011      	strb	r1, [r2, #0]
	TxPowerOut = MID_POWER_OUT;
 8006638:	4a4c      	ldr	r2, [pc, #304]	; (800676c <main+0x964>)
 800663a:	6015      	str	r5, [r2, #0]
	if (!DisableDisplay)
 800663c:	2b00      	cmp	r3, #0
 800663e:	d03d      	beq.n	80066bc <main+0x8b4>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 8006640:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006644:	494a      	ldr	r1, [pc, #296]	; (8006770 <main+0x968>)
 8006646:	484b      	ldr	r0, [pc, #300]	; (8006774 <main+0x96c>)
 8006648:	f001 fe2a 	bl	80082a0 <HAL_ADCEx_MultiModeStart_DMA>
 800664c:	b110      	cbz	r0, 8006654 <main+0x84c>
		Error_Handler();
 800664e:	f7fe ff71 	bl	8005534 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 8006652:	e7fe      	b.n	8006652 <main+0x84a>
	if ( DigitalModes)
 8006654:	783b      	ldrb	r3, [r7, #0]
 8006656:	b123      	cbz	r3, 8006662 <main+0x85a>
		if (HAL_COMP_Start_IT(&hcomp1) != HAL_OK)
 8006658:	4847      	ldr	r0, [pc, #284]	; (8006778 <main+0x970>)
 800665a:	f002 f857 	bl	800870c <HAL_COMP_Start_IT>
 800665e:	2800      	cmp	r0, #0
 8006660:	d1f5      	bne.n	800664e <main+0x846>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 8006662:	4846      	ldr	r0, [pc, #280]	; (800677c <main+0x974>)
 8006664:	f007 fa2e 	bl	800dac4 <HAL_TIM_Base_Start_IT>
 8006668:	4604      	mov	r4, r0
 800666a:	2800      	cmp	r0, #0
 800666c:	d1ef      	bne.n	800664e <main+0x846>
	HAL_TIM_Base_Start(&htim6);
 800666e:	4844      	ldr	r0, [pc, #272]	; (8006780 <main+0x978>)
 8006670:	f007 f9d0 	bl	800da14 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 8006674:	4843      	ldr	r0, [pc, #268]	; (8006784 <main+0x97c>)
 8006676:	f007 f9cd 	bl	800da14 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800667a:	4621      	mov	r1, r4
 800667c:	4842      	ldr	r0, [pc, #264]	; (8006788 <main+0x980>)
 800667e:	f002 f94f 	bl	8008920 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8006682:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006686:	4a41      	ldr	r2, [pc, #260]	; (800678c <main+0x984>)
 8006688:	4621      	mov	r1, r4
 800668a:	483f      	ldr	r0, [pc, #252]	; (8006788 <main+0x980>)
 800668c:	9400      	str	r4, [sp, #0]
 800668e:	f002 f97b 	bl	8008988 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8006692:	4620      	mov	r0, r4
 8006694:	f000 fd42 	bl	800711c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8006698:	2110      	movs	r1, #16
 800669a:	483b      	ldr	r0, [pc, #236]	; (8006788 <main+0x980>)
 800669c:	f002 f940 	bl	8008920 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 80066a0:	4623      	mov	r3, r4
 80066a2:	4622      	mov	r2, r4
 80066a4:	2110      	movs	r1, #16
 80066a6:	4838      	ldr	r0, [pc, #224]	; (8006788 <main+0x980>)
 80066a8:	f002 f9fa 	bl	8008aa0 <HAL_DAC_SetValue>
	CalcFT8Params();
 80066ac:	f7fe fa64 	bl	8004b78 <CalcFT8Params>
		UserInput();
 80066b0:	f7ff f80a 	bl	80056c8 <UserInput>
		HAL_Delay(50);
 80066b4:	2032      	movs	r0, #50	; 0x32
 80066b6:	f000 fd19 	bl	80070ec <HAL_Delay>
	while (1)
 80066ba:	e7f9      	b.n	80066b0 <main+0x8a8>
 80066bc:	f7fe f8b6 	bl	800482c <DisplayStatus.part.0>
 80066c0:	e7be      	b.n	8006640 <main+0x838>
 80066c2:	bf00      	nop
 80066c4:	f3af 8000 	nop.w
 80066c8:	76260ae7 	.word	0x76260ae7
 80066cc:	3feffff7 	.word	0x3feffff7
 80066d0:	2400a808 	.word	0x2400a808
 80066d4:	2400a7e4 	.word	0x2400a7e4
 80066d8:	24006218 	.word	0x24006218
 80066dc:	3f7cac08 	.word	0x3f7cac08
 80066e0:	2400620e 	.word	0x2400620e
 80066e4:	240061f8 	.word	0x240061f8
 80066e8:	24000770 	.word	0x24000770
 80066ec:	24000f8c 	.word	0x24000f8c
 80066f0:	24006290 	.word	0x24006290
 80066f4:	24007bd0 	.word	0x24007bd0
 80066f8:	24007bc0 	.word	0x24007bc0
 80066fc:	3f7fdf3b 	.word	0x3f7fdf3b
 8006700:	3f7ffcb9 	.word	0x3f7ffcb9
 8006704:	240051e4 	.word	0x240051e4
 8006708:	001e0002 	.word	0x001e0002
 800670c:	24000774 	.word	0x24000774
 8006710:	3949539c 	.word	0x3949539c
 8006714:	3ca3d70a 	.word	0x3ca3d70a
 8006718:	2400a80c 	.word	0x2400a80c
 800671c:	240051e0 	.word	0x240051e0
 8006720:	4af42400 	.word	0x4af42400
 8006724:	58024400 	.word	0x58024400
 8006728:	01012e00 	.word	0x01012e00
 800672c:	3b800000 	.word	0x3b800000
 8006730:	24000f88 	.word	0x24000f88
 8006734:	3c23d70a 	.word	0x3c23d70a
 8006738:	24000f80 	.word	0x24000f80
 800673c:	240030ac 	.word	0x240030ac
 8006740:	24000210 	.word	0x24000210
 8006744:	24006238 	.word	0x24006238
 8006748:	24000fb0 	.word	0x24000fb0
 800674c:	2400622c 	.word	0x2400622c
 8006750:	2400a7d5 	.word	0x2400a7d5
 8006754:	2400a7d4 	.word	0x2400a7d4
 8006758:	2400a7d8 	.word	0x2400a7d8
 800675c:	2400a7d6 	.word	0x2400a7d6
 8006760:	2400a7dc 	.word	0x2400a7dc
 8006764:	24000fad 	.word	0x24000fad
 8006768:	2400b995 	.word	0x2400b995
 800676c:	24006288 	.word	0x24006288
 8006770:	240073c0 	.word	0x240073c0
 8006774:	2400a3dc 	.word	0x2400a3dc
 8006778:	2400a4a8 	.word	0x2400a4a8
 800677c:	2400a6f4 	.word	0x2400a6f4
 8006780:	2400a6a8 	.word	0x2400a6a8
 8006784:	2400a610 	.word	0x2400a610
 8006788:	2400a4d4 	.word	0x2400a4d4
 800678c:	24000780 	.word	0x24000780
 8006790:	24007bc4 	.word	0x24007bc4

08006794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006794:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006796:	4c14      	ldr	r4, [pc, #80]	; (80067e8 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006798:	2102      	movs	r1, #2
{
 800679a:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800679c:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800679e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80067a2:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067a6:	430b      	orrs	r3, r1
 80067a8:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 80067ac:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 80067b0:	400b      	ands	r3, r1
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 80067b6:	f002 f83b 	bl	8008830 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 80067ba:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 80067be:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 80067c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067c4:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 80067c8:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 80067cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067d0:	9301      	str	r3, [sp, #4]
 80067d2:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 80067d4:	f000 fca2 	bl	800711c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80067d8:	f000 fcb4 	bl	8007144 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80067dc:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80067de:	b002      	add	sp, #8
 80067e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80067e4:	f000 bca4 	b.w	8007130 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 80067e8:	58024400 	.word	0x58024400

080067ec <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80067ec:	494c      	ldr	r1, [pc, #304]	; (8006920 <HAL_ADC_MspInit+0x134>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067ee:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 80067f0:	6802      	ldr	r2, [r0, #0]
{
 80067f2:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 80067f4:	428a      	cmp	r2, r1
{
 80067f6:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067f8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80067fc:	9306      	str	r3, [sp, #24]
 80067fe:	e9cd 3307 	strd	r3, r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8006802:	d029      	beq.n	8006858 <HAL_ADC_MspInit+0x6c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8006804:	4b47      	ldr	r3, [pc, #284]	; (8006924 <HAL_ADC_MspInit+0x138>)
 8006806:	429a      	cmp	r2, r3
 8006808:	d001      	beq.n	800680e <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800680a:	b00a      	add	sp, #40	; 0x28
 800680c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800680e:	4a46      	ldr	r2, [pc, #280]	; (8006928 <HAL_ADC_MspInit+0x13c>)
 8006810:	6813      	ldr	r3, [r2, #0]
 8006812:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006814:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006816:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006818:	d070      	beq.n	80068fc <HAL_ADC_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800681a:	4b44      	ldr	r3, [pc, #272]	; (800692c <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800681c:	2402      	movs	r4, #2
 800681e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006820:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006822:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006826:	4842      	ldr	r0, [pc, #264]	; (8006930 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006828:	f042 0202 	orr.w	r2, r2, #2
 800682c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006834:	f003 0302 	and.w	r3, r3, #2
 8006838:	9303      	str	r3, [sp, #12]
 800683a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800683c:	e9cd 4504 	strd	r4, r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006840:	f003 fd0e 	bl	800a260 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8006844:	2200      	movs	r2, #0
 8006846:	2101      	movs	r1, #1
 8006848:	2012      	movs	r0, #18
 800684a:	f001 fff1 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800684e:	2012      	movs	r0, #18
 8006850:	f002 f82c 	bl	80088ac <HAL_NVIC_EnableIRQ>
}
 8006854:	b00a      	add	sp, #40	; 0x28
 8006856:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006858:	4a33      	ldr	r2, [pc, #204]	; (8006928 <HAL_ADC_MspInit+0x13c>)
 800685a:	4604      	mov	r4, r0
 800685c:	6813      	ldr	r3, [r2, #0]
 800685e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006860:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006862:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006864:	d03c      	beq.n	80068e0 <HAL_ADC_MspInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006866:	4b31      	ldr	r3, [pc, #196]	; (800692c <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006868:	a904      	add	r1, sp, #16
 800686a:	4831      	ldr	r0, [pc, #196]	; (8006930 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800686c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8006870:	4d30      	ldr	r5, [pc, #192]	; (8006934 <HAL_ADC_MspInit+0x148>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006872:	f042 0202 	orr.w	r2, r2, #2
 8006876:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800687a:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800687c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006880:	f003 0302 	and.w	r3, r3, #2
 8006884:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006886:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006888:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800688a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800688e:	f003 fce7 	bl	800a260 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8006892:	4929      	ldr	r1, [pc, #164]	; (8006938 <HAL_ADC_MspInit+0x14c>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006894:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006896:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006898:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800689a:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800689c:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80068a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80068a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80068a8:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80068ac:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80068b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80068b8:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80068bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80068c0:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80068c2:	f002 fb07 	bl	8008ed4 <HAL_DMA_Init>
 80068c6:	bb38      	cbnz	r0, 8006918 <HAL_ADC_MspInit+0x12c>
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 80068c8:	2200      	movs	r2, #0
 80068ca:	2101      	movs	r1, #1
 80068cc:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80068ce:	64e5      	str	r5, [r4, #76]	; 0x4c
 80068d0:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 80068d2:	f001 ffad 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80068d6:	2012      	movs	r0, #18
 80068d8:	f001 ffe8 	bl	80088ac <HAL_NVIC_EnableIRQ>
}
 80068dc:	b00a      	add	sp, #40	; 0x28
 80068de:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80068e0:	4b12      	ldr	r3, [pc, #72]	; (800692c <HAL_ADC_MspInit+0x140>)
 80068e2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80068e6:	f042 0220 	orr.w	r2, r2, #32
 80068ea:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80068ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	9b00      	ldr	r3, [sp, #0]
 80068fa:	e7b4      	b.n	8006866 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80068fc:	4b0b      	ldr	r3, [pc, #44]	; (800692c <HAL_ADC_MspInit+0x140>)
 80068fe:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8006902:	f042 0220 	orr.w	r2, r2, #32
 8006906:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800690a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800690e:	f003 0320 	and.w	r3, r3, #32
 8006912:	9302      	str	r3, [sp, #8]
 8006914:	9b02      	ldr	r3, [sp, #8]
 8006916:	e780      	b.n	800681a <HAL_ADC_MspInit+0x2e>
      Error_Handler();
 8006918:	f7fe fe0c 	bl	8005534 <Error_Handler>
 800691c:	e7d4      	b.n	80068c8 <HAL_ADC_MspInit+0xdc>
 800691e:	bf00      	nop
 8006920:	40022000 	.word	0x40022000
 8006924:	40022100 	.word	0x40022100
 8006928:	2400b998 	.word	0x2400b998
 800692c:	58024400 	.word	0x58024400
 8006930:	58020400 	.word	0x58020400
 8006934:	2400a4e8 	.word	0x2400a4e8
 8006938:	40020010 	.word	0x40020010

0800693c <HAL_COMP_MspInit>:
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 800693c:	4b1c      	ldr	r3, [pc, #112]	; (80069b0 <HAL_COMP_MspInit+0x74>)
 800693e:	6802      	ldr	r2, [r0, #0]
{
 8006940:	b530      	push	{r4, r5, lr}
  if(hcomp->Instance==COMP1)
 8006942:	429a      	cmp	r2, r3
{
 8006944:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006946:	f04f 0400 	mov.w	r4, #0
 800694a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800694e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8006952:	9406      	str	r4, [sp, #24]
  if(hcomp->Instance==COMP1)
 8006954:	d001      	beq.n	800695a <HAL_COMP_MspInit+0x1e>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8006956:	b009      	add	sp, #36	; 0x24
 8006958:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_COMP12_CLK_ENABLE();
 800695a:	4b16      	ldr	r3, [pc, #88]	; (80069b4 <HAL_COMP_MspInit+0x78>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800695c:	a902      	add	r1, sp, #8
 800695e:	4816      	ldr	r0, [pc, #88]	; (80069b8 <HAL_COMP_MspInit+0x7c>)
    __HAL_RCC_COMP12_CLK_ENABLE();
 8006960:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006968:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 800696c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006970:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006974:	9200      	str	r2, [sp, #0]
 8006976:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006978:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800697c:	f042 0202 	orr.w	r2, r2, #2
 8006980:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006984:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006990:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006992:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006994:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006998:	f003 fc62 	bl	800a260 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(COMP_IRQn, 0, 0);
 800699c:	4622      	mov	r2, r4
 800699e:	4621      	mov	r1, r4
 80069a0:	2089      	movs	r0, #137	; 0x89
 80069a2:	f001 ff45 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP_IRQn);
 80069a6:	2089      	movs	r0, #137	; 0x89
 80069a8:	f001 ff80 	bl	80088ac <HAL_NVIC_EnableIRQ>
}
 80069ac:	b009      	add	sp, #36	; 0x24
 80069ae:	bd30      	pop	{r4, r5, pc}
 80069b0:	5800380c 	.word	0x5800380c
 80069b4:	58024400 	.word	0x58024400
 80069b8:	58020400 	.word	0x58020400

080069bc <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 80069bc:	4b2c      	ldr	r3, [pc, #176]	; (8006a70 <HAL_DAC_MspInit+0xb4>)
 80069be:	6802      	ldr	r2, [r0, #0]
{
 80069c0:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 80069c2:	429a      	cmp	r2, r3
{
 80069c4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069c6:	f04f 0400 	mov.w	r4, #0
 80069ca:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80069ce:	9404      	str	r4, [sp, #16]
 80069d0:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 80069d4:	d001      	beq.n	80069da <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80069d6:	b008      	add	sp, #32
 80069d8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 80069da:	4b26      	ldr	r3, [pc, #152]	; (8006a74 <HAL_DAC_MspInit+0xb8>)
 80069dc:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069de:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80069e0:	4e25      	ldr	r6, [pc, #148]	; (8006a78 <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 80069e2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80069e6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80069ea:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80069ee:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80069f2:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80069f6:	9200      	str	r2, [sp, #0]
 80069f8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069fa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80069fe:	f042 0201 	orr.w	r2, r2, #1
 8006a02:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006a06:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006a12:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a14:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a16:	4819      	ldr	r0, [pc, #100]	; (8006a7c <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006a18:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a1c:	f003 fc20 	bl	800a260 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006a20:	4a17      	ldr	r2, [pc, #92]	; (8006a80 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8006a22:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006a24:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006a26:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a28:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8006a2a:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006a2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a30:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a32:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006a36:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a3c:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006a3e:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006a40:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006a42:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8006a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006a4a:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8006a4c:	f002 fa42 	bl	8008ed4 <HAL_DMA_Init>
 8006a50:	b958      	cbnz	r0, 8006a6a <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8006a52:	2200      	movs	r2, #0
 8006a54:	2102      	movs	r1, #2
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8006a56:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8006a58:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8006a5a:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8006a5c:	f001 fee8 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006a60:	2036      	movs	r0, #54	; 0x36
 8006a62:	f001 ff23 	bl	80088ac <HAL_NVIC_EnableIRQ>
}
 8006a66:	b008      	add	sp, #32
 8006a68:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8006a6a:	f7fe fd63 	bl	8005534 <Error_Handler>
 8006a6e:	e7f0      	b.n	8006a52 <HAL_DAC_MspInit+0x96>
 8006a70:	40007400 	.word	0x40007400
 8006a74:	58024400 	.word	0x58024400
 8006a78:	2400a560 	.word	0x2400a560
 8006a7c:	58020000 	.word	0x58020000
 8006a80:	40020028 	.word	0x40020028
 8006a84:	00000000 	.word	0x00000000

08006a88 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8006a88:	4a1b      	ldr	r2, [pc, #108]	; (8006af8 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a8a:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 8006a8c:	6801      	ldr	r1, [r0, #0]
{
 8006a8e:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 8006a90:	4291      	cmp	r1, r2
{
 8006a92:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a94:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a98:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006a9c:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 8006a9e:	d001      	beq.n	8006aa4 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8006aa0:	b008      	add	sp, #32
 8006aa2:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8006aa4:	4b15      	ldr	r3, [pc, #84]	; (8006afc <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006aa6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006aa8:	a902      	add	r1, sp, #8
 8006aaa:	4815      	ldr	r0, [pc, #84]	; (8006b00 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8006aac:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006ab0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ab4:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8006ab8:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006abc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8006ac0:	9200      	str	r2, [sp, #0]
 8006ac2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ac4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006ac8:	f042 0202 	orr.w	r2, r2, #2
 8006acc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006ad4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ad6:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006ada:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8006af0 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ade:	9301      	str	r3, [sp, #4]
 8006ae0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006ae2:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ae6:	f003 fbbb 	bl	800a260 <HAL_GPIO_Init>
}
 8006aea:	b008      	add	sp, #32
 8006aec:	bd10      	pop	{r4, pc}
 8006aee:	bf00      	nop
 8006af0:	00000400 	.word	0x00000400
 8006af4:	00000002 	.word	0x00000002
 8006af8:	58002400 	.word	0x58002400
 8006afc:	58024400 	.word	0x58024400
 8006b00:	58020400 	.word	0x58020400

08006b04 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8006b04:	6803      	ldr	r3, [r0, #0]
 8006b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8006b0a:	b510      	push	{r4, lr}
 8006b0c:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM2)
 8006b0e:	d007      	beq.n	8006b20 <HAL_TIM_Base_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8006b10:	4a27      	ldr	r2, [pc, #156]	; (8006bb0 <HAL_TIM_Base_MspInit+0xac>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d01c      	beq.n	8006b50 <HAL_TIM_Base_MspInit+0x4c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8006b16:	4a27      	ldr	r2, [pc, #156]	; (8006bb4 <HAL_TIM_Base_MspInit+0xb0>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d031      	beq.n	8006b80 <HAL_TIM_Base_MspInit+0x7c>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8006b1c:	b004      	add	sp, #16
 8006b1e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006b20:	4b25      	ldr	r3, [pc, #148]	; (8006bb8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8006b22:	201c      	movs	r0, #28
 8006b24:	2200      	movs	r2, #0
 8006b26:	2105      	movs	r1, #5
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006b28:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006b2c:	f044 0401 	orr.w	r4, r4, #1
 8006b30:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006b34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	9301      	str	r3, [sp, #4]
 8006b3e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8006b40:	f001 fe76 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006b44:	201c      	movs	r0, #28
}
 8006b46:	b004      	add	sp, #16
 8006b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006b4c:	f001 beae 	b.w	80088ac <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006b50:	4b19      	ldr	r3, [pc, #100]	; (8006bb8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8006b52:	2036      	movs	r0, #54	; 0x36
 8006b54:	2200      	movs	r2, #0
 8006b56:	2102      	movs	r1, #2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006b58:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006b5c:	f044 0410 	orr.w	r4, r4, #16
 8006b60:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006b64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006b68:	f003 0310 	and.w	r3, r3, #16
 8006b6c:	9302      	str	r3, [sp, #8]
 8006b6e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 2, 0);
 8006b70:	f001 fe5e 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006b74:	2036      	movs	r0, #54	; 0x36
}
 8006b76:	b004      	add	sp, #16
 8006b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006b7c:	f001 be96 	b.w	80088ac <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006b80:	4b0d      	ldr	r3, [pc, #52]	; (8006bb8 <HAL_TIM_Base_MspInit+0xb4>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8006b82:	2037      	movs	r0, #55	; 0x37
 8006b84:	2200      	movs	r2, #0
 8006b86:	2102      	movs	r1, #2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006b88:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006b8c:	f044 0420 	orr.w	r4, r4, #32
 8006b90:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006b94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006b98:	f003 0320 	and.w	r3, r3, #32
 8006b9c:	9303      	str	r3, [sp, #12]
 8006b9e:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8006ba0:	f001 fe46 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006ba4:	2037      	movs	r0, #55	; 0x37
}
 8006ba6:	b004      	add	sp, #16
 8006ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006bac:	f001 be7e 	b.w	80088ac <HAL_NVIC_EnableIRQ>
 8006bb0:	40001000 	.word	0x40001000
 8006bb4:	40001400 	.word	0x40001400
 8006bb8:	58024400 	.word	0x58024400
 8006bbc:	00000000 	.word	0x00000000

08006bc0 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8006bc0:	4a1d      	ldr	r2, [pc, #116]	; (8006c38 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bc2:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8006bc4:	6801      	ldr	r1, [r0, #0]
{
 8006bc6:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 8006bc8:	4291      	cmp	r1, r2
{
 8006bca:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bcc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bd0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006bd4:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8006bd6:	d002      	beq.n	8006bde <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006bd8:	b009      	add	sp, #36	; 0x24
 8006bda:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006bde:	4b17      	ldr	r3, [pc, #92]	; (8006c3c <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006be0:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006be2:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006be4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006be8:	f042 0204 	orr.w	r2, r2, #4
 8006bec:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006bf0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006bf4:	f002 0204 	and.w	r2, r2, #4
 8006bf8:	9200      	str	r2, [sp, #0]
 8006bfa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bfc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006c00:	f042 0208 	orr.w	r2, r2, #8
 8006c04:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006c08:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006c0e:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c10:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c14:	480a      	ldr	r0, [pc, #40]	; (8006c40 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006c16:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c18:	9301      	str	r3, [sp, #4]
 8006c1a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8006c1c:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8006c30 <HAL_TIM_Encoder_MspInit+0x70>
 8006c20:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c24:	f003 fb1c 	bl	800a260 <HAL_GPIO_Init>
}
 8006c28:	b009      	add	sp, #36	; 0x24
 8006c2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c2e:	bf00      	nop
 8006c30:	00003000 	.word	0x00003000
 8006c34:	00000002 	.word	0x00000002
 8006c38:	40000800 	.word	0x40000800
 8006c3c:	58024400 	.word	0x58024400
 8006c40:	58020c00 	.word	0x58020c00

08006c44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006c44:	b5d0      	push	{r4, r6, r7, lr}
 8006c46:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c48:	2100      	movs	r1, #0
{
 8006c4a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006c4c:	22c0      	movs	r2, #192	; 0xc0
 8006c4e:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c50:	9108      	str	r1, [sp, #32]
 8006c52:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8006c56:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006c5a:	f00b f89e 	bl	8011d9a <memset>
  if(huart->Instance==USART3)
 8006c5e:	4b2e      	ldr	r3, [pc, #184]	; (8006d18 <HAL_UART_MspInit+0xd4>)
 8006c60:	6822      	ldr	r2, [r4, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d001      	beq.n	8006c6a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006c66:	b03a      	add	sp, #232	; 0xe8
 8006c68:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c6e:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006c70:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c74:	f005 fc32 	bl	800c4dc <HAL_RCCEx_PeriphCLKConfig>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	d149      	bne.n	8006d10 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c7c:	4b27      	ldr	r3, [pc, #156]	; (8006d1c <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006c82:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006c84:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c86:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c8a:	2600      	movs	r6, #0
 8006c8c:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c8e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006c92:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006c96:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006c9a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006c9e:	9201      	str	r2, [sp, #4]
 8006ca0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ca2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006ca6:	f042 0202 	orr.w	r2, r2, #2
 8006caa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006cae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006cb2:	f002 0202 	and.w	r2, r2, #2
 8006cb6:	9202      	str	r2, [sp, #8]
 8006cb8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cba:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006cbe:	f042 0208 	orr.w	r2, r2, #8
 8006cc2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006cca:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ccc:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006cd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cd4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cd6:	a904      	add	r1, sp, #16
 8006cd8:	4811      	ldr	r0, [pc, #68]	; (8006d20 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cda:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006cdc:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ce0:	f003 fabe 	bl	800a260 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006cea:	a904      	add	r1, sp, #16
 8006cec:	480d      	ldr	r0, [pc, #52]	; (8006d24 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006cee:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006cf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cf4:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006cf8:	f003 fab2 	bl	800a260 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	2102      	movs	r1, #2
 8006d00:	2027      	movs	r0, #39	; 0x27
 8006d02:	f001 fd95 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006d06:	2027      	movs	r0, #39	; 0x27
 8006d08:	f001 fdd0 	bl	80088ac <HAL_NVIC_EnableIRQ>
}
 8006d0c:	b03a      	add	sp, #232	; 0xe8
 8006d0e:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8006d10:	f7fe fc10 	bl	8005534 <Error_Handler>
 8006d14:	e7b2      	b.n	8006c7c <HAL_UART_MspInit+0x38>
 8006d16:	bf00      	nop
 8006d18:	40004800 	.word	0x40004800
 8006d1c:	58024400 	.word	0x58024400
 8006d20:	58020400 	.word	0x58020400
 8006d24:	58020c00 	.word	0x58020c00

08006d28 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop

08006d2c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006d2c:	e7fe      	b.n	8006d2c <HardFault_Handler>
 8006d2e:	bf00      	nop

08006d30 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006d30:	e7fe      	b.n	8006d30 <MemManage_Handler>
 8006d32:	bf00      	nop

08006d34 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006d34:	e7fe      	b.n	8006d34 <BusFault_Handler>
 8006d36:	bf00      	nop

08006d38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006d38:	e7fe      	b.n	8006d38 <UsageFault_Handler>
 8006d3a:	bf00      	nop

08006d3c <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8006d3c:	f000 b96c 	b.w	8007018 <ADC3_IRQHandler>

08006d40 <DebugMon_Handler>:
 8006d40:	4770      	bx	lr
 8006d42:	bf00      	nop

08006d44 <PendSV_Handler>:
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop

08006d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006d48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006d4a:	f000 f9bd 	bl	80070c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 8006d4e:	4b0d      	ldr	r3, [pc, #52]	; (8006d84 <SysTick_Handler+0x3c>)
 8006d50:	490d      	ldr	r1, [pc, #52]	; (8006d88 <SysTick_Handler+0x40>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a0d      	ldr	r2, [pc, #52]	; (8006d8c <SysTick_Handler+0x44>)
 8006d56:	fb01 f303 	mul.w	r3, r1, r3
 8006d5a:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 8006d5e:	d310      	bcc.n	8006d82 <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 8006d60:	490b      	ldr	r1, [pc, #44]	; (8006d90 <SysTick_Handler+0x48>)
 8006d62:	4a0c      	ldr	r2, [pc, #48]	; (8006d94 <SysTick_Handler+0x4c>)
 8006d64:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8006d66:	480c      	ldr	r0, [pc, #48]	; (8006d98 <SysTick_Handler+0x50>)
		SystemSeconds++;
 8006d68:	3301      	adds	r3, #1
 8006d6a:	fb03 f202 	mul.w	r2, r3, r2
 8006d6e:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8006d70:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 8006d74:	d305      	bcc.n	8006d82 <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 8006d76:	4a09      	ldr	r2, [pc, #36]	; (8006d9c <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 8006d78:	2000      	movs	r0, #0
			SystemMinutes++;
 8006d7a:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 8006d7c:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 8006d7e:	3301      	adds	r3, #1
 8006d80:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8006d82:	bd08      	pop	{r3, pc}
 8006d84:	2400b9a0 	.word	0x2400b9a0
 8006d88:	26e978d5 	.word	0x26e978d5
 8006d8c:	00418937 	.word	0x00418937
 8006d90:	24006274 	.word	0x24006274
 8006d94:	eeeeeeef 	.word	0xeeeeeeef
 8006d98:	04444444 	.word	0x04444444
 8006d9c:	24006270 	.word	0x24006270

08006da0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006da0:	4801      	ldr	r0, [pc, #4]	; (8006da8 <DMA1_Stream0_IRQHandler+0x8>)
 8006da2:	f002 bf0f 	b.w	8009bc4 <HAL_DMA_IRQHandler>
 8006da6:	bf00      	nop
 8006da8:	2400a4e8 	.word	0x2400a4e8

08006dac <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8006dac:	4801      	ldr	r0, [pc, #4]	; (8006db4 <DMA1_Stream1_IRQHandler+0x8>)
 8006dae:	f002 bf09 	b.w	8009bc4 <HAL_DMA_IRQHandler>
 8006db2:	bf00      	nop
 8006db4:	2400a560 	.word	0x2400a560

08006db8 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006db8:	4804      	ldr	r0, [pc, #16]	; (8006dcc <ADC_IRQHandler+0x14>)
{
 8006dba:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8006dbc:	f000 f9e2 	bl	8007184 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006dc0:	4803      	ldr	r0, [pc, #12]	; (8006dd0 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006dc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8006dc6:	f000 b9dd 	b.w	8007184 <HAL_ADC_IRQHandler>
 8006dca:	bf00      	nop
 8006dcc:	2400a3dc 	.word	0x2400a3dc
 8006dd0:	2400a440 	.word	0x2400a440

08006dd4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006dd4:	4801      	ldr	r0, [pc, #4]	; (8006ddc <TIM2_IRQHandler+0x8>)
 8006dd6:	f007 b8e9 	b.w	800dfac <HAL_TIM_IRQHandler>
 8006dda:	bf00      	nop
 8006ddc:	2400a610 	.word	0x2400a610

08006de0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006de0:	4801      	ldr	r0, [pc, #4]	; (8006de8 <USART3_IRQHandler+0x8>)
 8006de2:	f007 ba0b 	b.w	800e1fc <HAL_UART_IRQHandler>
 8006de6:	bf00      	nop
 8006de8:	2400a740 	.word	0x2400a740

08006dec <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 8006dec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006df0:	f003 bb72 	b.w	800a4d8 <HAL_GPIO_EXTI_IRQHandler>

08006df4 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8006df4:	4804      	ldr	r0, [pc, #16]	; (8006e08 <TIM6_DAC_IRQHandler+0x14>)
{
 8006df6:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8006df8:	f001 fe88 	bl	8008b0c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8006dfc:	4803      	ldr	r0, [pc, #12]	; (8006e0c <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006dfe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8006e02:	f007 b8d3 	b.w	800dfac <HAL_TIM_IRQHandler>
 8006e06:	bf00      	nop
 8006e08:	2400a4d4 	.word	0x2400a4d4
 8006e0c:	2400a6a8 	.word	0x2400a6a8

08006e10 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006e10:	4801      	ldr	r0, [pc, #4]	; (8006e18 <TIM7_IRQHandler+0x8>)
 8006e12:	f007 b8cb 	b.w	800dfac <HAL_TIM_IRQHandler>
 8006e16:	bf00      	nop
 8006e18:	2400a6f4 	.word	0x2400a6f4

08006e1c <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8006e1c:	4801      	ldr	r0, [pc, #4]	; (8006e24 <OTG_FS_IRQHandler+0x8>)
 8006e1e:	f003 bc93 	b.w	800a748 <HAL_PCD_IRQHandler>
 8006e22:	bf00      	nop
 8006e24:	2400ce88 	.word	0x2400ce88

08006e28 <COMP1_IRQHandler>:
void COMP_IRQHandler(void)
{
  /* USER CODE BEGIN COMP_IRQn 0 */

  /* USER CODE END COMP_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 8006e28:	4801      	ldr	r0, [pc, #4]	; (8006e30 <COMP1_IRQHandler+0x8>)
 8006e2a:	f001 bca9 	b.w	8008780 <HAL_COMP_IRQHandler>
 8006e2e:	bf00      	nop
 8006e30:	2400a4a8 	.word	0x2400a4a8

08006e34 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8006e34:	2001      	movs	r0, #1
 8006e36:	4770      	bx	lr

08006e38 <_kill>:

int _kill(int pid, int sig)
{
 8006e38:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006e3a:	f00b f86d 	bl	8011f18 <__errno>
 8006e3e:	2216      	movs	r2, #22
 8006e40:	4603      	mov	r3, r0
	return -1;
}
 8006e42:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8006e46:	601a      	str	r2, [r3, #0]
}
 8006e48:	bd08      	pop	{r3, pc}
 8006e4a:	bf00      	nop

08006e4c <_exit>:

void _exit (int status)
{
 8006e4c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006e4e:	f00b f863 	bl	8011f18 <__errno>
 8006e52:	2316      	movs	r3, #22
 8006e54:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8006e56:	e7fe      	b.n	8006e56 <_exit+0xa>

08006e58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006e58:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e5a:	1e16      	subs	r6, r2, #0
 8006e5c:	dd07      	ble.n	8006e6e <_read+0x16>
 8006e5e:	460c      	mov	r4, r1
 8006e60:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8006e62:	f3af 8000 	nop.w
 8006e66:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e6a:	42a5      	cmp	r5, r4
 8006e6c:	d1f9      	bne.n	8006e62 <_read+0xa>
	}

return len;
}
 8006e6e:	4630      	mov	r0, r6
 8006e70:	bd70      	pop	{r4, r5, r6, pc}
 8006e72:	bf00      	nop

08006e74 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006e74:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e76:	1e16      	subs	r6, r2, #0
 8006e78:	dd07      	ble.n	8006e8a <_write+0x16>
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8006e7e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006e82:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006e86:	42ac      	cmp	r4, r5
 8006e88:	d1f9      	bne.n	8006e7e <_write+0xa>
	}
	return len;
}
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	bd70      	pop	{r4, r5, r6, pc}
 8006e8e:	bf00      	nop

08006e90 <_close>:

int _close(int file)
{
	return -1;
}
 8006e90:	f04f 30ff 	mov.w	r0, #4294967295
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop

08006e98 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006e98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8006e9c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8006e9e:	604b      	str	r3, [r1, #4]
}
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop

08006ea4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006ea4:	2001      	movs	r0, #1
 8006ea6:	4770      	bx	lr

08006ea8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006ea8:	2000      	movs	r0, #0
 8006eaa:	4770      	bx	lr

08006eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006eac:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006eae:	4c0d      	ldr	r4, [pc, #52]	; (8006ee4 <_sbrk+0x38>)
{
 8006eb0:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006eb2:	490d      	ldr	r1, [pc, #52]	; (8006ee8 <_sbrk+0x3c>)
 8006eb4:	4d0d      	ldr	r5, [pc, #52]	; (8006eec <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8006eb6:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006eb8:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8006eba:	b12a      	cbz	r2, 8006ec8 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006ebc:	4413      	add	r3, r2
 8006ebe:	428b      	cmp	r3, r1
 8006ec0:	d808      	bhi.n	8006ed4 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8006ec2:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8006ec4:	6023      	str	r3, [r4, #0]
}
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8006ec8:	4809      	ldr	r0, [pc, #36]	; (8006ef0 <_sbrk+0x44>)
 8006eca:	4602      	mov	r2, r0
 8006ecc:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8006ece:	4413      	add	r3, r2
 8006ed0:	428b      	cmp	r3, r1
 8006ed2:	d9f6      	bls.n	8006ec2 <_sbrk+0x16>
    errno = ENOMEM;
 8006ed4:	f00b f820 	bl	8011f18 <__errno>
 8006ed8:	230c      	movs	r3, #12
    return (void *)-1;
 8006eda:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8006ede:	6003      	str	r3, [r0, #0]
}
 8006ee0:	4610      	mov	r0, r2
 8006ee2:	bd38      	pop	{r3, r4, r5, pc}
 8006ee4:	2400b99c 	.word	0x2400b99c
 8006ee8:	24080000 	.word	0x24080000
 8006eec:	00000420 	.word	0x00000420
 8006ef0:	2400d700 	.word	0x2400d700

08006ef4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006ef4:	4929      	ldr	r1, [pc, #164]	; (8006f9c <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006ef6:	4a2a      	ldr	r2, [pc, #168]	; (8006fa0 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006ef8:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8006f00:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006f06:	6813      	ldr	r3, [r2, #0]
 8006f08:	f003 030f 	and.w	r3, r3, #15
 8006f0c:	2b06      	cmp	r3, #6
 8006f0e:	d805      	bhi.n	8006f1c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006f10:	6813      	ldr	r3, [r2, #0]
 8006f12:	f023 030f 	bic.w	r3, r3, #15
 8006f16:	f043 0307 	orr.w	r3, r3, #7
 8006f1a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8006f1c:	4b21      	ldr	r3, [pc, #132]	; (8006fa4 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006f1e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8006f20:	4a21      	ldr	r2, [pc, #132]	; (8006fa8 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8006f22:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006f24:	481e      	ldr	r0, [pc, #120]	; (8006fa0 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8006f26:	f041 0101 	orr.w	r1, r1, #1
 8006f2a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006f2c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8006f2e:	6819      	ldr	r1, [r3, #0]
 8006f30:	400a      	ands	r2, r1
 8006f32:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006f34:	6803      	ldr	r3, [r0, #0]
 8006f36:	071b      	lsls	r3, r3, #28
 8006f38:	d505      	bpl.n	8006f46 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006f3a:	6803      	ldr	r3, [r0, #0]
 8006f3c:	f023 030f 	bic.w	r3, r3, #15
 8006f40:	f043 0307 	orr.w	r3, r3, #7
 8006f44:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8006f46:	4b17      	ldr	r3, [pc, #92]	; (8006fa4 <SystemInit+0xb0>)
 8006f48:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8006f4a:	4918      	ldr	r1, [pc, #96]	; (8006fac <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8006f4c:	4c18      	ldr	r4, [pc, #96]	; (8006fb0 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8006f4e:	4819      	ldr	r0, [pc, #100]	; (8006fb4 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8006f50:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8006f52:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8006f54:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8006f56:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8006f58:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8006f5a:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8006f5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006f5e:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006f60:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8006f62:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8006f64:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006f66:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006f68:	4c13      	ldr	r4, [pc, #76]	; (8006fb8 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8006f6a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006f6e:	4913      	ldr	r1, [pc, #76]	; (8006fbc <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8006f70:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8006f72:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006f74:	6823      	ldr	r3, [r4, #0]
 8006f76:	4019      	ands	r1, r3
 8006f78:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8006f7c:	d203      	bcs.n	8006f86 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8006f7e:	4b10      	ldr	r3, [pc, #64]	; (8006fc0 <SystemInit+0xcc>)
 8006f80:	2201      	movs	r2, #1
 8006f82:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006f86:	490f      	ldr	r1, [pc, #60]	; (8006fc4 <SystemInit+0xd0>)
 8006f88:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006f8c:	4b03      	ldr	r3, [pc, #12]	; (8006f9c <SystemInit+0xa8>)
 8006f8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006f92:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8006f94:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006f98:	609a      	str	r2, [r3, #8]
}
 8006f9a:	4770      	bx	lr
 8006f9c:	e000ed00 	.word	0xe000ed00
 8006fa0:	52002000 	.word	0x52002000
 8006fa4:	58024400 	.word	0x58024400
 8006fa8:	eaf6ed7f 	.word	0xeaf6ed7f
 8006fac:	01010280 	.word	0x01010280
 8006fb0:	02020200 	.word	0x02020200
 8006fb4:	01ff0000 	.word	0x01ff0000
 8006fb8:	5c001000 	.word	0x5c001000
 8006fbc:	ffff0000 	.word	0xffff0000
 8006fc0:	51008000 	.word	0x51008000
 8006fc4:	52004000 	.word	0x52004000

08006fc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006fc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007000 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006fcc:	f7ff ff92 	bl	8006ef4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006fd0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006fd2:	e003      	b.n	8006fdc <LoopCopyDataInit>

08006fd4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006fd4:	4b0b      	ldr	r3, [pc, #44]	; (8007004 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8006fd6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006fd8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006fda:	3104      	adds	r1, #4

08006fdc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006fdc:	480a      	ldr	r0, [pc, #40]	; (8007008 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8006fde:	4b0b      	ldr	r3, [pc, #44]	; (800700c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8006fe0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006fe2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006fe4:	d3f6      	bcc.n	8006fd4 <CopyDataInit>
  ldr  r2, =_sbss
 8006fe6:	4a0a      	ldr	r2, [pc, #40]	; (8007010 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8006fe8:	e002      	b.n	8006ff0 <LoopFillZerobss>

08006fea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006fea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006fec:	f842 3b04 	str.w	r3, [r2], #4

08006ff0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006ff0:	4b08      	ldr	r3, [pc, #32]	; (8007014 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8006ff2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006ff4:	d3f9      	bcc.n	8006fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006ff6:	f00a ff95 	bl	8011f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006ffa:	f7fe ff05 	bl	8005e08 <main>
  bx  lr    
 8006ffe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007000:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8007004:	08019b40 	.word	0x08019b40
  ldr  r0, =_sdata
 8007008:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 800700c:	240005e0 	.word	0x240005e0
  ldr  r2, =_sbss
 8007010:	240005e0 	.word	0x240005e0
  ldr  r3, = _ebss
 8007014:	2400d700 	.word	0x2400d700

08007018 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007018:	e7fe      	b.n	8007018 <ADC3_IRQHandler>
	...

0800701c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800701c:	4b0f      	ldr	r3, [pc, #60]	; (800705c <HAL_InitTick+0x40>)
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	b90b      	cbnz	r3, 8007026 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8007022:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8007024:	4770      	bx	lr
{
 8007026:	b510      	push	{r4, lr}
 8007028:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800702a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800702e:	4a0c      	ldr	r2, [pc, #48]	; (8007060 <HAL_InitTick+0x44>)
 8007030:	fbb0 f3f3 	udiv	r3, r0, r3
 8007034:	6810      	ldr	r0, [r2, #0]
 8007036:	fbb0 f0f3 	udiv	r0, r0, r3
 800703a:	f001 fc45 	bl	80088c8 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800703e:	2c0f      	cmp	r4, #15
 8007040:	d800      	bhi.n	8007044 <HAL_InitTick+0x28>
 8007042:	b108      	cbz	r0, 8007048 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8007044:	2001      	movs	r0, #1
}
 8007046:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007048:	2200      	movs	r2, #0
 800704a:	4621      	mov	r1, r4
 800704c:	f04f 30ff 	mov.w	r0, #4294967295
 8007050:	f001 fbee 	bl	8008830 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007054:	4b03      	ldr	r3, [pc, #12]	; (8007064 <HAL_InitTick+0x48>)
 8007056:	2000      	movs	r0, #0
 8007058:	601c      	str	r4, [r3, #0]
}
 800705a:	bd10      	pop	{r4, pc}
 800705c:	24000318 	.word	0x24000318
 8007060:	24000310 	.word	0x24000310
 8007064:	2400031c 	.word	0x2400031c

08007068 <HAL_Init>:
{
 8007068:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800706a:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800706c:	4c12      	ldr	r4, [pc, #72]	; (80070b8 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800706e:	f001 fbcd 	bl	800880c <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007072:	f004 fea5 	bl	800bdc0 <HAL_RCC_GetSysClockFreq>
 8007076:	4b11      	ldr	r3, [pc, #68]	; (80070bc <HAL_Init+0x54>)
 8007078:	4911      	ldr	r1, [pc, #68]	; (80070c0 <HAL_Init+0x58>)
 800707a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800707c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800707e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007082:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007086:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007088:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800708a:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 800708e:	490d      	ldr	r1, [pc, #52]	; (80070c4 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007090:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007094:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007096:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 800709a:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800709c:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800709e:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80070a0:	f7ff ffbc 	bl	800701c <HAL_InitTick>
 80070a4:	b110      	cbz	r0, 80070ac <HAL_Init+0x44>
    return HAL_ERROR;
 80070a6:	2401      	movs	r4, #1
}
 80070a8:	4620      	mov	r0, r4
 80070aa:	bd10      	pop	{r4, pc}
 80070ac:	4604      	mov	r4, r0
  HAL_MspInit();
 80070ae:	f7ff fb71 	bl	8006794 <HAL_MspInit>
}
 80070b2:	4620      	mov	r0, r4
 80070b4:	bd10      	pop	{r4, pc}
 80070b6:	bf00      	nop
 80070b8:	24000314 	.word	0x24000314
 80070bc:	58024400 	.word	0x58024400
 80070c0:	0801836c 	.word	0x0801836c
 80070c4:	24000310 	.word	0x24000310

080070c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80070c8:	4a03      	ldr	r2, [pc, #12]	; (80070d8 <HAL_IncTick+0x10>)
 80070ca:	4b04      	ldr	r3, [pc, #16]	; (80070dc <HAL_IncTick+0x14>)
 80070cc:	6811      	ldr	r1, [r2, #0]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	440b      	add	r3, r1
 80070d2:	6013      	str	r3, [r2, #0]
}
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	2400b9a0 	.word	0x2400b9a0
 80070dc:	24000318 	.word	0x24000318

080070e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80070e0:	4b01      	ldr	r3, [pc, #4]	; (80070e8 <HAL_GetTick+0x8>)
 80070e2:	6818      	ldr	r0, [r3, #0]
}
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	2400b9a0 	.word	0x2400b9a0

080070ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80070ec:	b538      	push	{r3, r4, r5, lr}
 80070ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80070f0:	f7ff fff6 	bl	80070e0 <HAL_GetTick>
 80070f4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80070f6:	1c63      	adds	r3, r4, #1
 80070f8:	d002      	beq.n	8007100 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80070fa:	4b04      	ldr	r3, [pc, #16]	; (800710c <HAL_Delay+0x20>)
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007100:	f7ff ffee 	bl	80070e0 <HAL_GetTick>
 8007104:	1b43      	subs	r3, r0, r5
 8007106:	42a3      	cmp	r3, r4
 8007108:	d3fa      	bcc.n	8007100 <HAL_Delay+0x14>
  {
  }
}
 800710a:	bd38      	pop	{r3, r4, r5, pc}
 800710c:	24000318 	.word	0x24000318

08007110 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8007110:	4b01      	ldr	r3, [pc, #4]	; (8007118 <HAL_GetREVID+0x8>)
 8007112:	6818      	ldr	r0, [r3, #0]
}
 8007114:	0c00      	lsrs	r0, r0, #16
 8007116:	4770      	bx	lr
 8007118:	5c001000 	.word	0x5c001000

0800711c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 800711c:	4a03      	ldr	r2, [pc, #12]	; (800712c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 800711e:	6813      	ldr	r3, [r2, #0]
 8007120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007124:	4318      	orrs	r0, r3
 8007126:	6010      	str	r0, [r2, #0]
}
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	58003c00 	.word	0x58003c00

08007130 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8007130:	4a03      	ldr	r2, [pc, #12]	; (8007140 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8007132:	6813      	ldr	r3, [r2, #0]
 8007134:	f023 0302 	bic.w	r3, r3, #2
 8007138:	4318      	orrs	r0, r3
 800713a:	6010      	str	r0, [r2, #0]
}
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	58003c00 	.word	0x58003c00

08007144 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8007144:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8007146:	4c0a      	ldr	r4, [pc, #40]	; (8007170 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8007148:	6823      	ldr	r3, [r4, #0]
 800714a:	f043 0301 	orr.w	r3, r3, #1
 800714e:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007150:	f7ff ffc6 	bl	80070e0 <HAL_GetTick>
 8007154:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8007156:	e004      	b.n	8007162 <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8007158:	f7ff ffc2 	bl	80070e0 <HAL_GetTick>
 800715c:	1b40      	subs	r0, r0, r5
 800715e:	280a      	cmp	r0, #10
 8007160:	d804      	bhi.n	800716c <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	071b      	lsls	r3, r3, #28
 8007166:	d5f7      	bpl.n	8007158 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8007168:	2000      	movs	r0, #0
}
 800716a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 800716c:	2003      	movs	r0, #3
}
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	58003c00 	.word	0x58003c00

08007174 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007174:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8007176:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007178:	f7fd fe30 	bl	8004ddc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800717c:	bd08      	pop	{r3, pc}
 800717e:	bf00      	nop

08007180 <HAL_ADC_ErrorCallback>:
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop

08007184 <HAL_ADC_IRQHandler>:
{
 8007184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007186:	4a8e      	ldr	r2, [pc, #568]	; (80073c0 <HAL_ADC_IRQHandler+0x23c>)
{
 8007188:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800718a:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800718c:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 800718e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8007190:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007192:	f000 8095 	beq.w	80072c0 <HAL_ADC_IRQHandler+0x13c>
 8007196:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800719a:	4293      	cmp	r3, r2
 800719c:	f000 8090 	beq.w	80072c0 <HAL_ADC_IRQHandler+0x13c>
 80071a0:	4a88      	ldr	r2, [pc, #544]	; (80073c4 <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80071a2:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80071a4:	07a9      	lsls	r1, r5, #30
 80071a6:	f007 071f 	and.w	r7, r7, #31
 80071aa:	d502      	bpl.n	80071b2 <HAL_ADC_IRQHandler+0x2e>
 80071ac:	07b2      	lsls	r2, r6, #30
 80071ae:	f100 80aa 	bmi.w	8007306 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80071b2:	0769      	lsls	r1, r5, #29
 80071b4:	d579      	bpl.n	80072aa <HAL_ADC_IRQHandler+0x126>
 80071b6:	0772      	lsls	r2, r6, #29
 80071b8:	d577      	bpl.n	80072aa <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80071ba:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80071bc:	06d2      	lsls	r2, r2, #27
 80071be:	d403      	bmi.n	80071c8 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80071c0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80071c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071c6:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80071c8:	68da      	ldr	r2, [r3, #12]
 80071ca:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80071ce:	d11c      	bne.n	800720a <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80071d0:	4a7d      	ldr	r2, [pc, #500]	; (80073c8 <HAL_ADC_IRQHandler+0x244>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	f000 80e7 	beq.w	80073a6 <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80071d8:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80071da:	0490      	lsls	r0, r2, #18
 80071dc:	d415      	bmi.n	800720a <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	0711      	lsls	r1, r2, #28
 80071e2:	d512      	bpl.n	800720a <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80071e4:	689a      	ldr	r2, [r3, #8]
 80071e6:	0752      	lsls	r2, r2, #29
 80071e8:	f100 80f2 	bmi.w	80073d0 <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80071ec:	685a      	ldr	r2, [r3, #4]
 80071ee:	f022 020c 	bic.w	r2, r2, #12
 80071f2:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80071f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80071f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071fa:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80071fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80071fe:	04db      	lsls	r3, r3, #19
 8007200:	d403      	bmi.n	800720a <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007202:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007204:	f043 0301 	orr.w	r3, r3, #1
 8007208:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800720a:	4620      	mov	r0, r4
 800720c:	f7fd fdc8 	bl	8004da0 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	220c      	movs	r2, #12
 8007214:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8007216:	06a8      	lsls	r0, r5, #26
 8007218:	d54d      	bpl.n	80072b6 <HAL_ADC_IRQHandler+0x132>
 800721a:	06b1      	lsls	r1, r6, #26
 800721c:	d54b      	bpl.n	80072b6 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800721e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007220:	06d1      	lsls	r1, r2, #27
 8007222:	d403      	bmi.n	800722c <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007224:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007226:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800722a:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800722c:	4966      	ldr	r1, [pc, #408]	; (80073c8 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800722e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007230:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007232:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8007234:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8007238:	d073      	beq.n	8007322 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800723a:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800723c:	b9d2      	cbnz	r2, 8007274 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800723e:	018a      	lsls	r2, r1, #6
 8007240:	f100 80a9 	bmi.w	8007396 <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	0650      	lsls	r0, r2, #25
 8007248:	d514      	bpl.n	8007274 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800724a:	0289      	lsls	r1, r1, #10
 800724c:	d412      	bmi.n	8007274 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800724e:	689a      	ldr	r2, [r3, #8]
 8007250:	0712      	lsls	r2, r2, #28
 8007252:	f100 80c8 	bmi.w	80073e6 <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800725c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800725e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007264:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8007266:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007268:	05d8      	lsls	r0, r3, #23
 800726a:	d403      	bmi.n	8007274 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800726c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800726e:	f043 0301 	orr.w	r3, r3, #1
 8007272:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007274:	4620      	mov	r0, r4
 8007276:	f001 f91f 	bl	80084b8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	2260      	movs	r2, #96	; 0x60
 800727e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8007280:	0629      	lsls	r1, r5, #24
 8007282:	d501      	bpl.n	8007288 <HAL_ADC_IRQHandler+0x104>
 8007284:	0632      	lsls	r2, r6, #24
 8007286:	d45f      	bmi.n	8007348 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8007288:	05e8      	lsls	r0, r5, #23
 800728a:	d501      	bpl.n	8007290 <HAL_ADC_IRQHandler+0x10c>
 800728c:	05f1      	lsls	r1, r6, #23
 800728e:	d466      	bmi.n	800735e <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8007290:	05aa      	lsls	r2, r5, #22
 8007292:	d501      	bpl.n	8007298 <HAL_ADC_IRQHandler+0x114>
 8007294:	05b0      	lsls	r0, r6, #22
 8007296:	d44b      	bmi.n	8007330 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8007298:	06e9      	lsls	r1, r5, #27
 800729a:	d501      	bpl.n	80072a0 <HAL_ADC_IRQHandler+0x11c>
 800729c:	06f2      	lsls	r2, r6, #27
 800729e:	d411      	bmi.n	80072c4 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80072a0:	056d      	lsls	r5, r5, #21
 80072a2:	d501      	bpl.n	80072a8 <HAL_ADC_IRQHandler+0x124>
 80072a4:	0570      	lsls	r0, r6, #21
 80072a6:	d466      	bmi.n	8007376 <HAL_ADC_IRQHandler+0x1f2>
}
 80072a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80072aa:	0728      	lsls	r0, r5, #28
 80072ac:	d5b3      	bpl.n	8007216 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80072ae:	0731      	lsls	r1, r6, #28
 80072b0:	d483      	bmi.n	80071ba <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80072b2:	06a8      	lsls	r0, r5, #26
 80072b4:	d4b1      	bmi.n	800721a <HAL_ADC_IRQHandler+0x96>
 80072b6:	066a      	lsls	r2, r5, #25
 80072b8:	d5e2      	bpl.n	8007280 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80072ba:	0670      	lsls	r0, r6, #25
 80072bc:	d5e0      	bpl.n	8007280 <HAL_ADC_IRQHandler+0xfc>
 80072be:	e7ae      	b.n	800721e <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80072c0:	4a42      	ldr	r2, [pc, #264]	; (80073cc <HAL_ADC_IRQHandler+0x248>)
 80072c2:	e76e      	b.n	80071a2 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80072c4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80072c6:	b17a      	cbz	r2, 80072e8 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80072c8:	2f00      	cmp	r7, #0
 80072ca:	d075      	beq.n	80073b8 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80072cc:	4a3c      	ldr	r2, [pc, #240]	; (80073c0 <HAL_ADC_IRQHandler+0x23c>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	f000 8087 	beq.w	80073e2 <HAL_ADC_IRQHandler+0x25e>
 80072d4:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80072d8:	4293      	cmp	r3, r2
 80072da:	f000 8082 	beq.w	80073e2 <HAL_ADC_IRQHandler+0x25e>
 80072de:	4a39      	ldr	r2, [pc, #228]	; (80073c4 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80072e0:	6892      	ldr	r2, [r2, #8]
 80072e2:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80072e6:	d00b      	beq.n	8007300 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80072e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 80072ea:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80072ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80072f0:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80072f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072f4:	f043 0302 	orr.w	r3, r3, #2
 80072f8:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80072fa:	f7ff ff41 	bl	8007180 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80072fe:	6823      	ldr	r3, [r4, #0]
 8007300:	2210      	movs	r2, #16
 8007302:	601a      	str	r2, [r3, #0]
 8007304:	e7cc      	b.n	80072a0 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007306:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007308:	06d8      	lsls	r0, r3, #27
 800730a:	d403      	bmi.n	8007314 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800730c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800730e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007312:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8007314:	4620      	mov	r0, r4
 8007316:	f001 f8d7 	bl	80084c8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	2202      	movs	r2, #2
 800731e:	601a      	str	r2, [r3, #0]
 8007320:	e747      	b.n	80071b2 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007322:	21c1      	movs	r1, #193	; 0xc1
 8007324:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007326:	07c9      	lsls	r1, r1, #31
 8007328:	d487      	bmi.n	800723a <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800732a:	4925      	ldr	r1, [pc, #148]	; (80073c0 <HAL_ADC_IRQHandler+0x23c>)
 800732c:	68c9      	ldr	r1, [r1, #12]
 800732e:	e785      	b.n	800723c <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007330:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007332:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007334:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007338:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800733a:	f001 f8c3 	bl	80084c4 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007344:	601a      	str	r2, [r3, #0]
 8007346:	e7a7      	b.n	8007298 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007348:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800734a:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800734c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007350:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007352:	f7fd fd71 	bl	8004e38 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	2280      	movs	r2, #128	; 0x80
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	e794      	b.n	8007288 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800735e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007360:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007366:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8007368:	f001 f8aa 	bl	80084c0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800736c:	6823      	ldr	r3, [r4, #0]
 800736e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007372:	601a      	str	r2, [r3, #0]
 8007374:	e78c      	b.n	8007290 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8007376:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8007378:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800737c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800737e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007382:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8007384:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8007386:	f042 0208 	orr.w	r2, r2, #8
 800738a:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800738c:	6019      	str	r1, [r3, #0]
}
 800738e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8007392:	f001 b893 	b.w	80084bc <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007396:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800739a:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800739e:	4302      	orrs	r2, r0
 80073a0:	f47f af68 	bne.w	8007274 <HAL_ADC_IRQHandler+0xf0>
 80073a4:	e74e      	b.n	8007244 <HAL_ADC_IRQHandler+0xc0>
 80073a6:	f240 2221 	movw	r2, #545	; 0x221
 80073aa:	40fa      	lsrs	r2, r7
 80073ac:	07d2      	lsls	r2, r2, #31
 80073ae:	f53f af13 	bmi.w	80071d8 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80073b2:	4a03      	ldr	r2, [pc, #12]	; (80073c0 <HAL_ADC_IRQHandler+0x23c>)
 80073b4:	68d2      	ldr	r2, [r2, #12]
 80073b6:	e710      	b.n	80071da <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80073b8:	68da      	ldr	r2, [r3, #12]
 80073ba:	0797      	lsls	r7, r2, #30
 80073bc:	d0a0      	beq.n	8007300 <HAL_ADC_IRQHandler+0x17c>
 80073be:	e793      	b.n	80072e8 <HAL_ADC_IRQHandler+0x164>
 80073c0:	40022000 	.word	0x40022000
 80073c4:	58026300 	.word	0x58026300
 80073c8:	40022100 	.word	0x40022100
 80073cc:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80073d2:	f043 0310 	orr.w	r3, r3, #16
 80073d6:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073da:	f043 0301 	orr.w	r3, r3, #1
 80073de:	65a3      	str	r3, [r4, #88]	; 0x58
 80073e0:	e713      	b.n	800720a <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80073e2:	4a05      	ldr	r2, [pc, #20]	; (80073f8 <HAL_ADC_IRQHandler+0x274>)
 80073e4:	e77c      	b.n	80072e0 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073e6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80073e8:	f043 0310 	orr.w	r3, r3, #16
 80073ec:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80073ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80073f0:	f043 0301 	orr.w	r3, r3, #1
 80073f4:	65a3      	str	r3, [r4, #88]	; 0x58
 80073f6:	e73d      	b.n	8007274 <HAL_ADC_IRQHandler+0xf0>
 80073f8:	40022300 	.word	0x40022300

080073fc <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80073fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007400:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007404:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8007406:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007408:	d11d      	bne.n	8007446 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800740a:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800740c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007410:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007412:	680a      	ldr	r2, [r1, #0]
 8007414:	f012 0f08 	tst.w	r2, #8
 8007418:	68ca      	ldr	r2, [r1, #12]
 800741a:	d01b      	beq.n	8007454 <ADC_DMAConvCplt+0x58>
 800741c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8007420:	d10d      	bne.n	800743e <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007422:	68ca      	ldr	r2, [r1, #12]
 8007424:	0494      	lsls	r4, r2, #18
 8007426:	d40a      	bmi.n	800743e <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007428:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800742a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800742e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007430:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007432:	04d1      	lsls	r1, r2, #19
 8007434:	d403      	bmi.n	800743e <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007436:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007438:	f042 0201 	orr.w	r2, r2, #1
 800743c:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800743e:	4618      	mov	r0, r3
 8007440:	f7fd fcae 	bl	8004da0 <HAL_ADC_ConvCpltCallback>
}
 8007444:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8007446:	06d2      	lsls	r2, r2, #27
 8007448:	d40a      	bmi.n	8007460 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800744a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800744c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8007450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007452:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8007454:	0790      	lsls	r0, r2, #30
 8007456:	d0e7      	beq.n	8007428 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8007458:	4618      	mov	r0, r3
 800745a:	f7fd fca1 	bl	8004da0 <HAL_ADC_ConvCpltCallback>
 800745e:	e7f1      	b.n	8007444 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8007460:	4618      	mov	r0, r3
 8007462:	f7ff fe8d 	bl	8007180 <HAL_ADC_ErrorCallback>
}
 8007466:	bd10      	pop	{r4, pc}

08007468 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007468:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800746a:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800746c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800746e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007472:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007474:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8007476:	f043 0304 	orr.w	r3, r3, #4
 800747a:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800747c:	f7ff fe80 	bl	8007180 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007480:	bd08      	pop	{r3, pc}
 8007482:	bf00      	nop

08007484 <HAL_ADC_ConfigChannel>:
{
 8007484:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8007486:	2200      	movs	r2, #0
{
 8007488:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 800748a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800748c:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8007490:	2a01      	cmp	r2, #1
 8007492:	f000 8136 	beq.w	8007702 <HAL_ADC_ConfigChannel+0x27e>
 8007496:	4603      	mov	r3, r0
 8007498:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800749a:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800749c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074a0:	6894      	ldr	r4, [r2, #8]
 80074a2:	0766      	lsls	r6, r4, #29
 80074a4:	f100 809a 	bmi.w	80075dc <HAL_ADC_ConfigChannel+0x158>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80074a8:	680c      	ldr	r4, [r1, #0]
 80074aa:	f3c4 0513 	ubfx	r5, r4, #0, #20
 80074ae:	2d00      	cmp	r5, #0
 80074b0:	f040 809d 	bne.w	80075ee <HAL_ADC_ConfigChannel+0x16a>
 80074b4:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80074b8:	40a0      	lsls	r0, r4
 80074ba:	69d6      	ldr	r6, [r2, #28]
  MODIFY_REG(*preg,
 80074bc:	f04f 0e1f 	mov.w	lr, #31
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80074c0:	684d      	ldr	r5, [r1, #4]
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80074c2:	4330      	orrs	r0, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80074c4:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 80074c8:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 80074ca:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80074ce:	f00c 050c 	and.w	r5, ip, #12
 80074d2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
  MODIFY_REG(*preg,
 80074d6:	4084      	lsls	r4, r0
 80074d8:	fa0e fe00 	lsl.w	lr, lr, r0
 80074dc:	f85c 0005 	ldr.w	r0, [ip, r5]
 80074e0:	ea20 000e 	bic.w	r0, r0, lr
 80074e4:	4320      	orrs	r0, r4
 80074e6:	f84c 0005 	str.w	r0, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074ea:	6890      	ldr	r0, [r2, #8]
 80074ec:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80074f0:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074f2:	d159      	bne.n	80075a8 <HAL_ADC_ConfigChannel+0x124>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80074f4:	0705      	lsls	r5, r0, #28
 80074f6:	d457      	bmi.n	80075a8 <HAL_ADC_ConfigChannel+0x124>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80074f8:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80074fa:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80074fe:	f04f 0c07 	mov.w	ip, #7
 8007502:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007504:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8007506:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800750a:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 800750e:	fa0c fc04 	lsl.w	ip, ip, r4
 8007512:	fa07 f404 	lsl.w	r4, r7, r4
 8007516:	5970      	ldr	r0, [r6, r5]
 8007518:	ea20 000c 	bic.w	r0, r0, ip
 800751c:	4320      	orrs	r0, r4
 800751e:	5170      	str	r0, [r6, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007520:	48bd      	ldr	r0, [pc, #756]	; (8007818 <HAL_ADC_ConfigChannel+0x394>)
 8007522:	6800      	ldr	r0, [r0, #0]
 8007524:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007528:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800752c:	68d0      	ldr	r0, [r2, #12]
 800752e:	f000 80e2 	beq.w	80076f6 <HAL_ADC_ConfigChannel+0x272>
 8007532:	f010 0f10 	tst.w	r0, #16
 8007536:	694d      	ldr	r5, [r1, #20]
 8007538:	68d0      	ldr	r0, [r2, #12]
 800753a:	f040 8102 	bne.w	8007742 <HAL_ADC_ConfigChannel+0x2be>
 800753e:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007542:	0040      	lsls	r0, r0, #1
 8007544:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007546:	690e      	ldr	r6, [r1, #16]
 8007548:	2e04      	cmp	r6, #4
 800754a:	f000 80dd 	beq.w	8007708 <HAL_ADC_ConfigChannel+0x284>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800754e:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8007552:	6808      	ldr	r0, [r1, #0]
 8007554:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
 8007558:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800755c:	f007 4c00 	and.w	ip, r7, #2147483648	; 0x80000000
 8007560:	ea40 000c 	orr.w	r0, r0, ip
 8007564:	4328      	orrs	r0, r5
 8007566:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800756a:	7e4d      	ldrb	r5, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800756c:	690e      	ldr	r6, [r1, #16]
 800756e:	f1a5 0501 	sub.w	r5, r5, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007572:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8007576:	fab5 f585 	clz	r5, r5
 800757a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800757e:	096d      	lsrs	r5, r5, #5
 8007580:	ea40 70c5 	orr.w	r0, r0, r5, lsl #31
 8007584:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007588:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800758a:	690d      	ldr	r5, [r1, #16]
 800758c:	f1a0 0001 	sub.w	r0, r0, #1
 8007590:	6914      	ldr	r4, [r2, #16]
 8007592:	f005 051f 	and.w	r5, r5, #31
 8007596:	fab0 f080 	clz	r0, r0
 800759a:	f424 44f0 	bic.w	r4, r4, #30720	; 0x7800
 800759e:	0940      	lsrs	r0, r0, #5
 80075a0:	02c0      	lsls	r0, r0, #11
 80075a2:	40a8      	lsls	r0, r5
 80075a4:	4320      	orrs	r0, r4
 80075a6:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80075a8:	6890      	ldr	r0, [r2, #8]
 80075aa:	07c4      	lsls	r4, r0, #31
 80075ac:	d414      	bmi.n	80075d8 <HAL_ADC_ConfigChannel+0x154>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80075ae:	68ce      	ldr	r6, [r1, #12]
 80075b0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80075b2:	f006 0718 	and.w	r7, r6, #24
 80075b6:	4899      	ldr	r0, [pc, #612]	; (800781c <HAL_ADC_ConfigChannel+0x398>)
 80075b8:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 80075bc:	40f8      	lsrs	r0, r7
 80075be:	f3c4 0713 	ubfx	r7, r4, #0, #20
 80075c2:	4020      	ands	r0, r4
 80075c4:	ea25 0507 	bic.w	r5, r5, r7
 80075c8:	4328      	orrs	r0, r5
 80075ca:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80075ce:	4894      	ldr	r0, [pc, #592]	; (8007820 <HAL_ADC_ConfigChannel+0x39c>)
 80075d0:	4286      	cmp	r6, r0
 80075d2:	d043      	beq.n	800765c <HAL_ADC_ConfigChannel+0x1d8>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80075d4:	2c00      	cmp	r4, #0
 80075d6:	db13      	blt.n	8007600 <HAL_ADC_ConfigChannel+0x17c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075d8:	2000      	movs	r0, #0
 80075da:	e003      	b.n	80075e4 <HAL_ADC_ConfigChannel+0x160>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80075dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075de:	f042 0220 	orr.w	r2, r2, #32
 80075e2:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80075ea:	b003      	add	sp, #12
 80075ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075ee:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80075f2:	b115      	cbz	r5, 80075fa <HAL_ADC_ConfigChannel+0x176>
  {
    return 32U;
  }
  return __builtin_clz(value);
 80075f4:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80075f8:	40a8      	lsls	r0, r5
 80075fa:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80075fe:	e75c      	b.n	80074ba <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007600:	4988      	ldr	r1, [pc, #544]	; (8007824 <HAL_ADC_ConfigChannel+0x3a0>)
 8007602:	428a      	cmp	r2, r1
 8007604:	f000 80c1 	beq.w	800778a <HAL_ADC_ConfigChannel+0x306>
 8007608:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800760c:	428a      	cmp	r2, r1
 800760e:	f000 80bc 	beq.w	800778a <HAL_ADC_ConfigChannel+0x306>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007612:	4d85      	ldr	r5, [pc, #532]	; (8007828 <HAL_ADC_ConfigChannel+0x3a4>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007614:	4885      	ldr	r0, [pc, #532]	; (800782c <HAL_ADC_ConfigChannel+0x3a8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007616:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007618:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800761a:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800761e:	43c0      	mvns	r0, r0
 8007620:	f000 0001 	and.w	r0, r0, #1
 8007624:	2800      	cmp	r0, #0
 8007626:	f000 80bf 	beq.w	80077a8 <HAL_ADC_ConfigChannel+0x324>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800762a:	4881      	ldr	r0, [pc, #516]	; (8007830 <HAL_ADC_ConfigChannel+0x3ac>)
 800762c:	4284      	cmp	r4, r0
 800762e:	f000 8107 	beq.w	8007840 <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007632:	4880      	ldr	r0, [pc, #512]	; (8007834 <HAL_ADC_ConfigChannel+0x3b0>)
 8007634:	4284      	cmp	r4, r0
 8007636:	f000 8126 	beq.w	8007886 <HAL_ADC_ConfigChannel+0x402>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800763a:	487f      	ldr	r0, [pc, #508]	; (8007838 <HAL_ADC_ConfigChannel+0x3b4>)
 800763c:	4284      	cmp	r4, r0
 800763e:	d1cb      	bne.n	80075d8 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_VREFINT_INSTANCE(hadc))
 8007640:	0249      	lsls	r1, r1, #9
 8007642:	d4c9      	bmi.n	80075d8 <HAL_ADC_ConfigChannel+0x154>
 8007644:	4979      	ldr	r1, [pc, #484]	; (800782c <HAL_ADC_ConfigChannel+0x3a8>)
 8007646:	428a      	cmp	r2, r1
 8007648:	d1c6      	bne.n	80075d8 <HAL_ADC_ConfigChannel+0x154>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800764a:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800764c:	2000      	movs	r0, #0
 800764e:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8007652:	4332      	orrs	r2, r6
 8007654:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8007658:	60aa      	str	r2, [r5, #8]
}
 800765a:	e7c3      	b.n	80075e4 <HAL_ADC_ConfigChannel+0x160>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800765c:	2f00      	cmp	r7, #0
 800765e:	d075      	beq.n	800774c <HAL_ADC_ConfigChannel+0x2c8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007660:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007664:	2800      	cmp	r0, #0
 8007666:	f000 80b3 	beq.w	80077d0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800766a:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800766e:	3001      	adds	r0, #1
 8007670:	f000 001f 	and.w	r0, r0, #31
 8007674:	2809      	cmp	r0, #9
 8007676:	f240 80ab 	bls.w	80077d0 <HAL_ADC_ConfigChannel+0x34c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800767a:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800767e:	2d00      	cmp	r5, #0
 8007680:	f000 8115 	beq.w	80078ae <HAL_ADC_ConfigChannel+0x42a>
  return __builtin_clz(value);
 8007684:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007688:	3501      	adds	r5, #1
 800768a:	06ad      	lsls	r5, r5, #26
 800768c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007690:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007694:	2800      	cmp	r0, #0
 8007696:	f000 8108 	beq.w	80078aa <HAL_ADC_ConfigChannel+0x426>
  return __builtin_clz(value);
 800769a:	fab0 f080 	clz	r0, r0
 800769e:	2601      	movs	r6, #1
 80076a0:	3001      	adds	r0, #1
 80076a2:	f000 001f 	and.w	r0, r0, #31
 80076a6:	fa06 f000 	lsl.w	r0, r6, r0
 80076aa:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ac:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80076b0:	2c00      	cmp	r4, #0
 80076b2:	f000 80f8 	beq.w	80078a6 <HAL_ADC_ConfigChannel+0x422>
  return __builtin_clz(value);
 80076b6:	fab4 f484 	clz	r4, r4
 80076ba:	2003      	movs	r0, #3
 80076bc:	f06f 061d 	mvn.w	r6, #29
 80076c0:	3401      	adds	r4, #1
 80076c2:	f004 041f 	and.w	r4, r4, #31
 80076c6:	fb10 6004 	smlabb	r0, r0, r4, r6
 80076ca:	0500      	lsls	r0, r0, #20
 80076cc:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80076d0:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80076d2:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 80076d6:	2707      	movs	r7, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80076d8:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 80076da:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80076de:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80076e2:	4087      	lsls	r7, r0
 80076e4:	5974      	ldr	r4, [r6, r5]
 80076e6:	ea24 0407 	bic.w	r4, r4, r7
 80076ea:	688f      	ldr	r7, [r1, #8]
 80076ec:	4087      	lsls	r7, r0
 80076ee:	433c      	orrs	r4, r7
 80076f0:	5174      	str	r4, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80076f2:	680c      	ldr	r4, [r1, #0]
}
 80076f4:	e76e      	b.n	80075d4 <HAL_ADC_ConfigChannel+0x150>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80076f6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80076fa:	694d      	ldr	r5, [r1, #20]
 80076fc:	0040      	lsls	r0, r0, #1
 80076fe:	4085      	lsls	r5, r0
 8007700:	e721      	b.n	8007546 <HAL_ADC_ConfigChannel+0xc2>
  __HAL_LOCK(hadc);
 8007702:	2002      	movs	r0, #2
}
 8007704:	b003      	add	sp, #12
 8007706:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007708:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800770a:	680c      	ldr	r4, [r1, #0]
 800770c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007710:	06a5      	lsls	r5, r4, #26
 8007712:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8007716:	d02e      	beq.n	8007776 <HAL_ADC_ConfigChannel+0x2f2>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007718:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800771a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800771e:	4285      	cmp	r5, r0
 8007720:	d024      	beq.n	800776c <HAL_ADC_ConfigChannel+0x2e8>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007722:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8007724:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007728:	4285      	cmp	r5, r0
 800772a:	d029      	beq.n	8007780 <HAL_ADC_ConfigChannel+0x2fc>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800772c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800772e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007732:	4285      	cmp	r5, r0
 8007734:	f47f af38 	bne.w	80075a8 <HAL_ADC_ConfigChannel+0x124>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8007738:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800773a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800773e:	66d0      	str	r0, [r2, #108]	; 0x6c
 8007740:	e732      	b.n	80075a8 <HAL_ADC_ConfigChannel+0x124>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007742:	0840      	lsrs	r0, r0, #1
 8007744:	f000 0008 	and.w	r0, r0, #8
 8007748:	4085      	lsls	r5, r0
 800774a:	e6fc      	b.n	8007546 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800774c:	0ea0      	lsrs	r0, r4, #26
 800774e:	3001      	adds	r0, #1
 8007750:	f000 041f 	and.w	r4, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007754:	2c09      	cmp	r4, #9
 8007756:	d82d      	bhi.n	80077b4 <HAL_ADC_ConfigChannel+0x330>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007758:	0685      	lsls	r5, r0, #26
 800775a:	2001      	movs	r0, #1
 800775c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8007760:	40a0      	lsls	r0, r4
 8007762:	4305      	orrs	r5, r0
 8007764:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8007768:	0500      	lsls	r0, r0, #20
 800776a:	e7b1      	b.n	80076d0 <HAL_ADC_ConfigChannel+0x24c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800776c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 800776e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007772:	6650      	str	r0, [r2, #100]	; 0x64
 8007774:	e7d5      	b.n	8007722 <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8007776:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8007778:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800777c:	6610      	str	r0, [r2, #96]	; 0x60
 800777e:	e7cb      	b.n	8007718 <HAL_ADC_ConfigChannel+0x294>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8007780:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8007782:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007786:	6690      	str	r0, [r2, #104]	; 0x68
 8007788:	e7d0      	b.n	800772c <HAL_ADC_ConfigChannel+0x2a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800778a:	4826      	ldr	r0, [pc, #152]	; (8007824 <HAL_ADC_ConfigChannel+0x3a0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800778c:	4d2b      	ldr	r5, [pc, #172]	; (800783c <HAL_ADC_ConfigChannel+0x3b8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800778e:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007792:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007794:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 8007798:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800779a:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800779c:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80077a0:	43c0      	mvns	r0, r0
 80077a2:	f000 0001 	and.w	r0, r0, #1
 80077a6:	e73d      	b.n	8007624 <HAL_ADC_ConfigChannel+0x1a0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80077a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80077aa:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80077ac:	f042 0220 	orr.w	r2, r2, #32
 80077b0:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 80077b2:	e717      	b.n	80075e4 <HAL_ADC_ConfigChannel+0x160>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80077b4:	0685      	lsls	r5, r0, #26
 80077b6:	2601      	movs	r6, #1
 80077b8:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80077bc:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80077c0:	fa06 f404 	lsl.w	r4, r6, r4
 80077c4:	381e      	subs	r0, #30
 80077c6:	4325      	orrs	r5, r4
 80077c8:	0500      	lsls	r0, r0, #20
 80077ca:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 80077ce:	e77f      	b.n	80076d0 <HAL_ADC_ConfigChannel+0x24c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077d0:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80077d4:	2d00      	cmp	r5, #0
 80077d6:	d072      	beq.n	80078be <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80077d8:	fab5 f585 	clz	r5, r5
 80077dc:	3501      	adds	r5, #1
 80077de:	06ad      	lsls	r5, r5, #26
 80077e0:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077e4:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d066      	beq.n	80078ba <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80077ec:	fab0 f080 	clz	r0, r0
 80077f0:	2601      	movs	r6, #1
 80077f2:	3001      	adds	r0, #1
 80077f4:	f000 001f 	and.w	r0, r0, #31
 80077f8:	fa06 f000 	lsl.w	r0, r6, r0
 80077fc:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077fe:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8007802:	2c00      	cmp	r4, #0
 8007804:	d056      	beq.n	80078b4 <HAL_ADC_ConfigChannel+0x430>
  return __builtin_clz(value);
 8007806:	fab4 f084 	clz	r0, r4
 800780a:	3001      	adds	r0, #1
 800780c:	f000 001f 	and.w	r0, r0, #31
 8007810:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8007814:	0500      	lsls	r0, r0, #20
 8007816:	e75b      	b.n	80076d0 <HAL_ADC_ConfigChannel+0x24c>
 8007818:	5c001000 	.word	0x5c001000
 800781c:	000fffff 	.word	0x000fffff
 8007820:	47ff0000 	.word	0x47ff0000
 8007824:	40022000 	.word	0x40022000
 8007828:	58026300 	.word	0x58026300
 800782c:	58026000 	.word	0x58026000
 8007830:	cb840000 	.word	0xcb840000
 8007834:	c7520000 	.word	0xc7520000
 8007838:	cfb80000 	.word	0xcfb80000
 800783c:	40022300 	.word	0x40022300
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007840:	0208      	lsls	r0, r1, #8
 8007842:	f53f aec9 	bmi.w	80075d8 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007846:	491f      	ldr	r1, [pc, #124]	; (80078c4 <HAL_ADC_ConfigChannel+0x440>)
 8007848:	428a      	cmp	r2, r1
 800784a:	f47f aec5 	bne.w	80075d8 <HAL_ADC_ConfigChannel+0x154>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800784e:	4a1e      	ldr	r2, [pc, #120]	; (80078c8 <HAL_ADC_ConfigChannel+0x444>)
 8007850:	481e      	ldr	r0, [pc, #120]	; (80078cc <HAL_ADC_ConfigChannel+0x448>)
 8007852:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007854:	68a9      	ldr	r1, [r5, #8]
 8007856:	0992      	lsrs	r2, r2, #6
 8007858:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800785c:	fba0 0202 	umull	r0, r2, r0, r2
 8007860:	4331      	orrs	r1, r6
 8007862:	0992      	lsrs	r2, r2, #6
 8007864:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8007868:	3201      	adds	r2, #1
 800786a:	60a9      	str	r1, [r5, #8]
 800786c:	0052      	lsls	r2, r2, #1
 800786e:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8007870:	9a01      	ldr	r2, [sp, #4]
 8007872:	2a00      	cmp	r2, #0
 8007874:	f43f aeb0 	beq.w	80075d8 <HAL_ADC_ConfigChannel+0x154>
                wait_loop_index--;
 8007878:	9a01      	ldr	r2, [sp, #4]
 800787a:	3a01      	subs	r2, #1
 800787c:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800787e:	9a01      	ldr	r2, [sp, #4]
 8007880:	2a00      	cmp	r2, #0
 8007882:	d1f9      	bne.n	8007878 <HAL_ADC_ConfigChannel+0x3f4>
 8007884:	e6a8      	b.n	80075d8 <HAL_ADC_ConfigChannel+0x154>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007886:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 800788a:	f47f aea5 	bne.w	80075d8 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800788e:	490d      	ldr	r1, [pc, #52]	; (80078c4 <HAL_ADC_ConfigChannel+0x440>)
 8007890:	428a      	cmp	r2, r1
 8007892:	f47f aea1 	bne.w	80075d8 <HAL_ADC_ConfigChannel+0x154>
 8007896:	68aa      	ldr	r2, [r5, #8]
 8007898:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800789c:	4332      	orrs	r2, r6
 800789e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80078a2:	60aa      	str	r2, [r5, #8]
}
 80078a4:	e69e      	b.n	80075e4 <HAL_ADC_ConfigChannel+0x160>
 80078a6:	480a      	ldr	r0, [pc, #40]	; (80078d0 <HAL_ADC_ConfigChannel+0x44c>)
 80078a8:	e712      	b.n	80076d0 <HAL_ADC_ConfigChannel+0x24c>
 80078aa:	2002      	movs	r0, #2
 80078ac:	e6fd      	b.n	80076aa <HAL_ADC_ConfigChannel+0x226>
 80078ae:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80078b2:	e6ed      	b.n	8007690 <HAL_ADC_ConfigChannel+0x20c>
 80078b4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80078b8:	e70a      	b.n	80076d0 <HAL_ADC_ConfigChannel+0x24c>
 80078ba:	2002      	movs	r0, #2
 80078bc:	e79e      	b.n	80077fc <HAL_ADC_ConfigChannel+0x378>
 80078be:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80078c2:	e78f      	b.n	80077e4 <HAL_ADC_ConfigChannel+0x360>
 80078c4:	58026000 	.word	0x58026000
 80078c8:	24000310 	.word	0x24000310
 80078cc:	053e2d63 	.word	0x053e2d63
 80078d0:	fe500000 	.word	0xfe500000

080078d4 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 80078d4:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80078d8:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80078da:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 80078dc:	2a01      	cmp	r2, #1
 80078de:	f000 80ea 	beq.w	8007ab6 <HAL_ADC_AnalogWDGConfig+0x1e2>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80078e2:	681a      	ldr	r2, [r3, #0]
{
 80078e4:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 80078e6:	2401      	movs	r4, #1
 80078e8:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80078ec:	6894      	ldr	r4, [r2, #8]
 80078ee:	0765      	lsls	r5, r4, #29
 80078f0:	d428      	bmi.n	8007944 <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80078f2:	6894      	ldr	r4, [r2, #8]
 80078f4:	0724      	lsls	r4, r4, #28
 80078f6:	d426      	bmi.n	8007946 <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80078f8:	680c      	ldr	r4, [r1, #0]
 80078fa:	4db8      	ldr	r5, [pc, #736]	; (8007bdc <HAL_ADC_AnalogWDGConfig+0x308>)
 80078fc:	42ac      	cmp	r4, r5
 80078fe:	f000 8097 	beq.w	8007a30 <HAL_ADC_AnalogWDGConfig+0x15c>
      switch (AnalogWDGConfig->WatchdogMode)
 8007902:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8007906:	d02e      	beq.n	8007966 <HAL_ADC_AnalogWDGConfig+0x92>
 8007908:	d827      	bhi.n	800795a <HAL_ADC_AnalogWDGConfig+0x86>
 800790a:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 800790e:	d02a      	beq.n	8007966 <HAL_ADC_AnalogWDGConfig+0x92>
 8007910:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007914:	d027      	beq.n	8007966 <HAL_ADC_AnalogWDGConfig+0x92>
 8007916:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800791a:	d024      	beq.n	8007966 <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800791c:	f004 0001 	and.w	r0, r4, #1
 8007920:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 8007924:	4eae      	ldr	r6, [pc, #696]	; (8007be0 <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007926:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 800792a:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800792c:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8007930:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 8007934:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8007938:	ea24 0406 	bic.w	r4, r4, r6
 800793c:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007940:	680c      	ldr	r4, [r1, #0]
}
 8007942:	e023      	b.n	800798c <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007944:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007946:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007948:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800794a:	f042 0220 	orr.w	r2, r2, #32
 800794e:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007950:	2200      	movs	r2, #0
 8007952:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007956:	bc70      	pop	{r4, r5, r6}
 8007958:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 800795a:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800795e:	d002      	beq.n	8007966 <HAL_ADC_AnalogWDGConfig+0x92>
 8007960:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8007964:	d1da      	bne.n	800791c <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007966:	489f      	ldr	r0, [pc, #636]	; (8007be4 <HAL_ADC_AnalogWDGConfig+0x310>)
 8007968:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 800796a:	6888      	ldr	r0, [r1, #8]
 800796c:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007970:	f000 80cf 	beq.w	8007b12 <HAL_ADC_AnalogWDGConfig+0x23e>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007974:	2d00      	cmp	r5, #0
 8007976:	f040 80e3 	bne.w	8007b40 <HAL_ADC_AnalogWDGConfig+0x26c>
 800797a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800797e:	2501      	movs	r5, #1
 8007980:	4085      	lsls	r5, r0
 8007982:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8007986:	4328      	orrs	r0, r5
 8007988:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800798c:	4896      	ldr	r0, [pc, #600]	; (8007be8 <HAL_ADC_AnalogWDGConfig+0x314>)
 800798e:	6800      	ldr	r0, [r0, #0]
 8007990:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007994:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007998:	f000 808f 	beq.w	8007aba <HAL_ADC_AnalogWDGConfig+0x1e6>
 800799c:	68d0      	ldr	r0, [r2, #12]
 800799e:	68d5      	ldr	r5, [r2, #12]
 80079a0:	06c0      	lsls	r0, r0, #27
 80079a2:	f100 80b0 	bmi.w	8007b06 <HAL_ADC_AnalogWDGConfig+0x232>
 80079a6:	f3c5 0582 	ubfx	r5, r5, #2, #3
 80079aa:	6908      	ldr	r0, [r1, #16]
 80079ac:	006d      	lsls	r5, r5, #1
 80079ae:	40a8      	lsls	r0, r5
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80079b0:	4d8d      	ldr	r5, [pc, #564]	; (8007be8 <HAL_ADC_AnalogWDGConfig+0x314>)
 80079b2:	682d      	ldr	r5, [r5, #0]
 80079b4:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 80079b8:	68d5      	ldr	r5, [r2, #12]
 80079ba:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 80079be:	d030      	beq.n	8007a22 <HAL_ADC_AnalogWDGConfig+0x14e>
 80079c0:	f015 0f10 	tst.w	r5, #16
 80079c4:	68d5      	ldr	r5, [r2, #12]
 80079c6:	d02c      	beq.n	8007a22 <HAL_ADC_AnalogWDGConfig+0x14e>
 80079c8:	086d      	lsrs	r5, r5, #1
 80079ca:	694e      	ldr	r6, [r1, #20]
 80079cc:	f005 0508 	and.w	r5, r5, #8
 80079d0:	fa06 fc05 	lsl.w	ip, r6, r5
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80079d4:	4d83      	ldr	r5, [pc, #524]	; (8007be4 <HAL_ADC_AnalogWDGConfig+0x310>)
 80079d6:	42ac      	cmp	r4, r5
 80079d8:	d076      	beq.n	8007ac8 <HAL_ADC_AnalogWDGConfig+0x1f4>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80079da:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 80079de:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80079e2:	ea44 040c 	orr.w	r4, r4, ip
 80079e6:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80079ea:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 80079ee:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80079f2:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80079f4:	f44f 7400 	mov.w	r4, #512	; 0x200
 80079f8:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80079fc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80079fe:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8007a02:	6558      	str	r0, [r3, #84]	; 0x54
 8007a04:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007a06:	7b09      	ldrb	r1, [r1, #12]
 8007a08:	2901      	cmp	r1, #1
 8007a0a:	f000 8093 	beq.w	8007b34 <HAL_ADC_AnalogWDGConfig+0x260>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007a0e:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a10:	2000      	movs	r0, #0
 8007a12:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8007a16:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007a1e:	bc70      	pop	{r4, r5, r6}
 8007a20:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007a22:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8007a26:	694e      	ldr	r6, [r1, #20]
 8007a28:	006d      	lsls	r5, r5, #1
 8007a2a:	fa06 fc05 	lsl.w	ip, r6, r5
 8007a2e:	e7d1      	b.n	80079d4 <HAL_ADC_AnalogWDGConfig+0x100>
      switch (AnalogWDGConfig->WatchdogMode)
 8007a30:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8007a34:	f000 80fb 	beq.w	8007c2e <HAL_ADC_AnalogWDGConfig+0x35a>
 8007a38:	d82a      	bhi.n	8007a90 <HAL_ADC_AnalogWDGConfig+0x1bc>
 8007a3a:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8007a3e:	f000 80eb 	beq.w	8007c18 <HAL_ADC_AnalogWDGConfig+0x344>
 8007a42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007a46:	d118      	bne.n	8007a7a <HAL_ADC_AnalogWDGConfig+0x1a6>
  MODIFY_REG(*preg,
 8007a48:	68d4      	ldr	r4, [r2, #12]
 8007a4a:	4868      	ldr	r0, [pc, #416]	; (8007bec <HAL_ADC_AnalogWDGConfig+0x318>)
 8007a4c:	4020      	ands	r0, r4
 8007a4e:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8007a52:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007a54:	4864      	ldr	r0, [pc, #400]	; (8007be8 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007a56:	6800      	ldr	r0, [r0, #0]
 8007a58:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007a5c:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007a60:	68d0      	ldr	r0, [r2, #12]
 8007a62:	d076      	beq.n	8007b52 <HAL_ADC_AnalogWDGConfig+0x27e>
 8007a64:	f010 0f10 	tst.w	r0, #16
 8007a68:	690c      	ldr	r4, [r1, #16]
 8007a6a:	68d0      	ldr	r0, [r2, #12]
 8007a6c:	f040 80a5 	bne.w	8007bba <HAL_ADC_AnalogWDGConfig+0x2e6>
 8007a70:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007a74:	0040      	lsls	r0, r0, #1
 8007a76:	4084      	lsls	r4, r0
 8007a78:	e070      	b.n	8007b5c <HAL_ADC_AnalogWDGConfig+0x288>
      switch (AnalogWDGConfig->WatchdogMode)
 8007a7a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8007a7e:	f040 80bf 	bne.w	8007c00 <HAL_ADC_AnalogWDGConfig+0x32c>
 8007a82:	68d4      	ldr	r4, [r2, #12]
 8007a84:	4859      	ldr	r0, [pc, #356]	; (8007bec <HAL_ADC_AnalogWDGConfig+0x318>)
 8007a86:	4020      	ands	r0, r4
 8007a88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007a8c:	60d0      	str	r0, [r2, #12]
}
 8007a8e:	e7e1      	b.n	8007a54 <HAL_ADC_AnalogWDGConfig+0x180>
 8007a90:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8007a94:	f000 80b9 	beq.w	8007c0a <HAL_ADC_AnalogWDGConfig+0x336>
 8007a98:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8007a9c:	f040 80b0 	bne.w	8007c00 <HAL_ADC_AnalogWDGConfig+0x32c>
  MODIFY_REG(*preg,
 8007aa0:	68d5      	ldr	r5, [r2, #12]
 8007aa2:	6888      	ldr	r0, [r1, #8]
 8007aa4:	4c51      	ldr	r4, [pc, #324]	; (8007bec <HAL_ADC_AnalogWDGConfig+0x318>)
 8007aa6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007aaa:	402c      	ands	r4, r5
 8007aac:	4320      	orrs	r0, r4
 8007aae:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 8007ab2:	60d0      	str	r0, [r2, #12]
}
 8007ab4:	e7ce      	b.n	8007a54 <HAL_ADC_AnalogWDGConfig+0x180>
  __HAL_LOCK(hadc);
 8007ab6:	2002      	movs	r0, #2
}
 8007ab8:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007aba:	68d5      	ldr	r5, [r2, #12]
 8007abc:	6908      	ldr	r0, [r1, #16]
 8007abe:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8007ac2:	006d      	lsls	r5, r5, #1
 8007ac4:	40a8      	lsls	r0, r5
 8007ac6:	e773      	b.n	80079b0 <HAL_ADC_AnalogWDGConfig+0xdc>
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007ac8:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8007acc:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007ad0:	ea44 040c 	orr.w	r4, r4, ip
 8007ad4:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007ad8:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8007adc:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007ae0:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8007ae2:	f44f 7480 	mov.w	r4, #256	; 0x100
 8007ae6:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007aea:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007aec:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8007af0:	6558      	str	r0, [r3, #84]	; 0x54
 8007af2:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007af4:	7b09      	ldrb	r1, [r1, #12]
 8007af6:	2901      	cmp	r1, #1
 8007af8:	d07c      	beq.n	8007bf4 <HAL_ADC_AnalogWDGConfig+0x320>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007afa:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007afc:	2000      	movs	r0, #0
 8007afe:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8007b02:	6051      	str	r1, [r2, #4]
}
 8007b04:	e724      	b.n	8007950 <HAL_ADC_AnalogWDGConfig+0x7c>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007b06:	086d      	lsrs	r5, r5, #1
 8007b08:	6908      	ldr	r0, [r1, #16]
 8007b0a:	f005 0508 	and.w	r5, r5, #8
 8007b0e:	40a8      	lsls	r0, r5
 8007b10:	e74e      	b.n	80079b0 <HAL_ADC_AnalogWDGConfig+0xdc>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007b12:	2d00      	cmp	r5, #0
 8007b14:	d05c      	beq.n	8007bd0 <HAL_ADC_AnalogWDGConfig+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b16:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	f000 8092 	beq.w	8007c44 <HAL_ADC_AnalogWDGConfig+0x370>
  return __builtin_clz(value);
 8007b20:	fab0 f080 	clz	r0, r0
 8007b24:	2501      	movs	r5, #1
 8007b26:	4085      	lsls	r5, r0
 8007b28:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 8007b2c:	4328      	orrs	r0, r5
 8007b2e:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8007b32:	e72b      	b.n	800798c <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007b34:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b36:	2000      	movs	r0, #0
 8007b38:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8007b3c:	6051      	str	r1, [r2, #4]
}
 8007b3e:	e707      	b.n	8007950 <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b40:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d053      	beq.n	8007bf0 <HAL_ADC_AnalogWDGConfig+0x31c>
  return __builtin_clz(value);
 8007b48:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007b4c:	2501      	movs	r5, #1
 8007b4e:	4085      	lsls	r5, r0
 8007b50:	e717      	b.n	8007982 <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007b52:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007b56:	690c      	ldr	r4, [r1, #16]
 8007b58:	0040      	lsls	r0, r0, #1
 8007b5a:	4084      	lsls	r4, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007b5c:	4822      	ldr	r0, [pc, #136]	; (8007be8 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007b5e:	6800      	ldr	r0, [r0, #0]
 8007b60:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007b64:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007b68:	68d0      	ldr	r0, [r2, #12]
 8007b6a:	d003      	beq.n	8007b74 <HAL_ADC_AnalogWDGConfig+0x2a0>
 8007b6c:	f010 0f10 	tst.w	r0, #16
 8007b70:	68d0      	ldr	r0, [r2, #12]
 8007b72:	d127      	bne.n	8007bc4 <HAL_ADC_AnalogWDGConfig+0x2f0>
 8007b74:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007b78:	694d      	ldr	r5, [r1, #20]
 8007b7a:	0040      	lsls	r0, r0, #1
 8007b7c:	4085      	lsls	r5, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007b7e:	6a10      	ldr	r0, [r2, #32]
 8007b80:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8007b84:	4328      	orrs	r0, r5
 8007b86:	6210      	str	r0, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007b88:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8007b8a:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8007b8e:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8007b90:	2480      	movs	r4, #128	; 0x80
 8007b92:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007b94:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007b96:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8007b9a:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8007ba0:	7b09      	ldrb	r1, [r1, #12]
 8007ba2:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007ba4:	6851      	ldr	r1, [r2, #4]
 8007ba6:	bf0c      	ite	eq
 8007ba8:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007baa:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 8007bae:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007bb6:	bc70      	pop	{r4, r5, r6}
 8007bb8:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007bba:	0840      	lsrs	r0, r0, #1
 8007bbc:	f000 0008 	and.w	r0, r0, #8
 8007bc0:	4084      	lsls	r4, r0
 8007bc2:	e7cb      	b.n	8007b5c <HAL_ADC_AnalogWDGConfig+0x288>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007bc4:	0840      	lsrs	r0, r0, #1
 8007bc6:	694d      	ldr	r5, [r1, #20]
 8007bc8:	f000 0008 	and.w	r0, r0, #8
 8007bcc:	4085      	lsls	r5, r0
 8007bce:	e7d6      	b.n	8007b7e <HAL_ADC_AnalogWDGConfig+0x2aa>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007bd0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8007bd4:	2501      	movs	r5, #1
 8007bd6:	4085      	lsls	r5, r0
 8007bd8:	e7a6      	b.n	8007b28 <HAL_ADC_AnalogWDGConfig+0x254>
 8007bda:	bf00      	nop
 8007bdc:	7dc00000 	.word	0x7dc00000
 8007be0:	7dcfffff 	.word	0x7dcfffff
 8007be4:	001fffff 	.word	0x001fffff
 8007be8:	5c001000 	.word	0x5c001000
 8007bec:	823fffff 	.word	0x823fffff
 8007bf0:	2501      	movs	r5, #1
 8007bf2:	e6c6      	b.n	8007982 <HAL_ADC_AnalogWDGConfig+0xae>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007bf4:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8007bfc:	6051      	str	r1, [r2, #4]
}
 8007bfe:	e6a7      	b.n	8007950 <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8007c00:	68d4      	ldr	r4, [r2, #12]
 8007c02:	4811      	ldr	r0, [pc, #68]	; (8007c48 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007c04:	4020      	ands	r0, r4
 8007c06:	60d0      	str	r0, [r2, #12]
}
 8007c08:	e724      	b.n	8007a54 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 8007c0a:	68d4      	ldr	r4, [r2, #12]
 8007c0c:	480e      	ldr	r0, [pc, #56]	; (8007c48 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007c0e:	4020      	ands	r0, r4
 8007c10:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8007c14:	60d0      	str	r0, [r2, #12]
}
 8007c16:	e71d      	b.n	8007a54 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 8007c18:	68d5      	ldr	r5, [r2, #12]
 8007c1a:	6888      	ldr	r0, [r1, #8]
 8007c1c:	4c0a      	ldr	r4, [pc, #40]	; (8007c48 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007c1e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007c22:	402c      	ands	r4, r5
 8007c24:	4320      	orrs	r0, r4
 8007c26:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8007c2a:	60d0      	str	r0, [r2, #12]
}
 8007c2c:	e712      	b.n	8007a54 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 8007c2e:	68d5      	ldr	r5, [r2, #12]
 8007c30:	6888      	ldr	r0, [r1, #8]
 8007c32:	4c05      	ldr	r4, [pc, #20]	; (8007c48 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007c34:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007c38:	402c      	ands	r4, r5
 8007c3a:	4320      	orrs	r0, r4
 8007c3c:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8007c40:	60d0      	str	r0, [r2, #12]
}
 8007c42:	e707      	b.n	8007a54 <HAL_ADC_AnalogWDGConfig+0x180>
 8007c44:	2501      	movs	r5, #1
 8007c46:	e76f      	b.n	8007b28 <HAL_ADC_AnalogWDGConfig+0x254>
 8007c48:	823fffff 	.word	0x823fffff

08007c4c <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007c4c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c4e:	689a      	ldr	r2, [r3, #8]
 8007c50:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007c54:	689a      	ldr	r2, [r3, #8]
{
 8007c56:	b570      	push	{r4, r5, r6, lr}
 8007c58:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c5a:	d103      	bne.n	8007c64 <ADC_ConversionStop+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007c5c:	0712      	lsls	r2, r2, #28
 8007c5e:	d401      	bmi.n	8007c64 <ADC_ConversionStop+0x18>
  return HAL_OK;
 8007c60:	2000      	movs	r0, #0
}
 8007c62:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	0196      	lsls	r6, r2, #6
 8007c68:	d504      	bpl.n	8007c74 <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007c6a:	8aa0      	ldrh	r0, [r4, #20]
 8007c6c:	f240 1201 	movw	r2, #257	; 0x101
 8007c70:	4290      	cmp	r0, r2
 8007c72:	d01a      	beq.n	8007caa <ADC_ConversionStop+0x5e>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007c74:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007c76:	689a      	ldr	r2, [r3, #8]
 8007c78:	d040      	beq.n	8007cfc <ADC_ConversionStop+0xb0>
 8007c7a:	0750      	lsls	r0, r2, #29
 8007c7c:	d508      	bpl.n	8007c90 <ADC_ConversionStop+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	0792      	lsls	r2, r2, #30
 8007c82:	d405      	bmi.n	8007c90 <ADC_ConversionStop+0x44>
  MODIFY_REG(ADCx->CR,
 8007c84:	6898      	ldr	r0, [r3, #8]
 8007c86:	4a2d      	ldr	r2, [pc, #180]	; (8007d3c <ADC_ConversionStop+0xf0>)
 8007c88:	4002      	ands	r2, r0
 8007c8a:	f042 0210 	orr.w	r2, r2, #16
 8007c8e:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007c90:	2901      	cmp	r1, #1
 8007c92:	d019      	beq.n	8007cc8 <ADC_ConversionStop+0x7c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007c94:	689a      	ldr	r2, [r3, #8]
 8007c96:	0716      	lsls	r6, r2, #28
 8007c98:	d502      	bpl.n	8007ca0 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007c9a:	689a      	ldr	r2, [r3, #8]
 8007c9c:	0790      	lsls	r0, r2, #30
 8007c9e:	d534      	bpl.n	8007d0a <ADC_ConversionStop+0xbe>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007ca0:	2903      	cmp	r1, #3
 8007ca2:	bf14      	ite	ne
 8007ca4:	2504      	movne	r5, #4
 8007ca6:	250c      	moveq	r5, #12
 8007ca8:	e00f      	b.n	8007cca <ADC_ConversionStop+0x7e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	0650      	lsls	r0, r2, #25
 8007cae:	d406      	bmi.n	8007cbe <ADC_ConversionStop+0x72>
 8007cb0:	4a23      	ldr	r2, [pc, #140]	; (8007d40 <ADC_ConversionStop+0xf4>)
 8007cb2:	e001      	b.n	8007cb8 <ADC_ConversionStop+0x6c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007cb4:	3a01      	subs	r2, #1
 8007cb6:	d018      	beq.n	8007cea <ADC_ConversionStop+0x9e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007cb8:	6819      	ldr	r1, [r3, #0]
 8007cba:	0649      	lsls	r1, r1, #25
 8007cbc:	d5fa      	bpl.n	8007cb4 <ADC_ConversionStop+0x68>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007cbe:	2240      	movs	r2, #64	; 0x40
 8007cc0:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007cc2:	689a      	ldr	r2, [r3, #8]
 8007cc4:	0756      	lsls	r6, r2, #29
 8007cc6:	d427      	bmi.n	8007d18 <ADC_ConversionStop+0xcc>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007cc8:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8007cca:	f7ff fa09 	bl	80070e0 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007cce:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007cd0:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	421d      	tst	r5, r3
 8007cd6:	d0c3      	beq.n	8007c60 <ADC_ConversionStop+0x14>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007cd8:	f7ff fa02 	bl	80070e0 <HAL_GetTick>
 8007cdc:	1b83      	subs	r3, r0, r6
 8007cde:	2b05      	cmp	r3, #5
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007ce0:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007ce2:	d9f6      	bls.n	8007cd2 <ADC_ConversionStop+0x86>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	422a      	tst	r2, r5
 8007ce8:	d0f3      	beq.n	8007cd2 <ADC_ConversionStop+0x86>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cea:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007cec:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007cee:	f043 0310 	orr.w	r3, r3, #16
 8007cf2:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007cf4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007cf6:	4303      	orrs	r3, r0
 8007cf8:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007cfa:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007cfc:	0715      	lsls	r5, r2, #28
 8007cfe:	d502      	bpl.n	8007d06 <ADC_ConversionStop+0xba>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	0792      	lsls	r2, r2, #30
 8007d04:	d513      	bpl.n	8007d2e <ADC_ConversionStop+0xe2>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007d06:	2508      	movs	r5, #8
 8007d08:	e7df      	b.n	8007cca <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007d0a:	6898      	ldr	r0, [r3, #8]
 8007d0c:	4a0b      	ldr	r2, [pc, #44]	; (8007d3c <ADC_ConversionStop+0xf0>)
 8007d0e:	4002      	ands	r2, r0
 8007d10:	f042 0220 	orr.w	r2, r2, #32
 8007d14:	609a      	str	r2, [r3, #8]
}
 8007d16:	e7c3      	b.n	8007ca0 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007d18:	689a      	ldr	r2, [r3, #8]
 8007d1a:	0791      	lsls	r1, r2, #30
 8007d1c:	d4d4      	bmi.n	8007cc8 <ADC_ConversionStop+0x7c>
  MODIFY_REG(ADCx->CR,
 8007d1e:	6899      	ldr	r1, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007d20:	2504      	movs	r5, #4
 8007d22:	4a06      	ldr	r2, [pc, #24]	; (8007d3c <ADC_ConversionStop+0xf0>)
 8007d24:	400a      	ands	r2, r1
 8007d26:	f042 0210 	orr.w	r2, r2, #16
 8007d2a:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007d2c:	e7cd      	b.n	8007cca <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007d2e:	6899      	ldr	r1, [r3, #8]
 8007d30:	4a02      	ldr	r2, [pc, #8]	; (8007d3c <ADC_ConversionStop+0xf0>)
 8007d32:	400a      	ands	r2, r1
 8007d34:	f042 0220 	orr.w	r2, r2, #32
 8007d38:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8007d3a:	e7e4      	b.n	8007d06 <ADC_ConversionStop+0xba>
 8007d3c:	7fffffc0 	.word	0x7fffffc0
 8007d40:	000cdc00 	.word	0x000cdc00

08007d44 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007d44:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007d46:	689a      	ldr	r2, [r3, #8]
 8007d48:	07d1      	lsls	r1, r2, #31
 8007d4a:	d501      	bpl.n	8007d50 <ADC_Enable+0xc>
  return HAL_OK;
 8007d4c:	2000      	movs	r0, #0
}
 8007d4e:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007d50:	6899      	ldr	r1, [r3, #8]
 8007d52:	4a21      	ldr	r2, [pc, #132]	; (8007dd8 <ADC_Enable+0x94>)
 8007d54:	4211      	tst	r1, r2
{
 8007d56:	b570      	push	{r4, r5, r6, lr}
 8007d58:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007d5a:	d12c      	bne.n	8007db6 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8007d5c:	6899      	ldr	r1, [r3, #8]
 8007d5e:	4a1f      	ldr	r2, [pc, #124]	; (8007ddc <ADC_Enable+0x98>)
 8007d60:	400a      	ands	r2, r1
 8007d62:	f042 0201 	orr.w	r2, r2, #1
 8007d66:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007d68:	f7ff f9ba 	bl	80070e0 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007d6c:	6823      	ldr	r3, [r4, #0]
 8007d6e:	4a1c      	ldr	r2, [pc, #112]	; (8007de0 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8007d70:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d028      	beq.n	8007dc8 <ADC_Enable+0x84>
 8007d76:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d024      	beq.n	8007dc8 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007d7e:	4a19      	ldr	r2, [pc, #100]	; (8007de4 <ADC_Enable+0xa0>)
 8007d80:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	07d6      	lsls	r6, r2, #31
 8007d86:	d414      	bmi.n	8007db2 <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8007d88:	4e14      	ldr	r6, [pc, #80]	; (8007ddc <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	07d0      	lsls	r0, r2, #31
 8007d8e:	d404      	bmi.n	8007d9a <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8007d90:	689a      	ldr	r2, [r3, #8]
 8007d92:	4032      	ands	r2, r6
 8007d94:	f042 0201 	orr.w	r2, r2, #1
 8007d98:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007d9a:	f7ff f9a1 	bl	80070e0 <HAL_GetTick>
 8007d9e:	1b43      	subs	r3, r0, r5
 8007da0:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007da2:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007da4:	d902      	bls.n	8007dac <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	07d1      	lsls	r1, r2, #31
 8007daa:	d504      	bpl.n	8007db6 <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	07d2      	lsls	r2, r2, #31
 8007db0:	d5eb      	bpl.n	8007d8a <ADC_Enable+0x46>
  return HAL_OK;
 8007db2:	2000      	movs	r0, #0
}
 8007db4:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007db6:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8007db8:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007dba:	f043 0310 	orr.w	r3, r3, #16
 8007dbe:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007dc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007dc2:	4303      	orrs	r3, r0
 8007dc4:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007dc6:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007dc8:	4a07      	ldr	r2, [pc, #28]	; (8007de8 <ADC_Enable+0xa4>)
 8007dca:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007dcc:	06d2      	lsls	r2, r2, #27
 8007dce:	d0d8      	beq.n	8007d82 <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007dd0:	4a06      	ldr	r2, [pc, #24]	; (8007dec <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d1d5      	bne.n	8007d82 <ADC_Enable+0x3e>
 8007dd6:	e7ec      	b.n	8007db2 <ADC_Enable+0x6e>
 8007dd8:	8000003f 	.word	0x8000003f
 8007ddc:	7fffffc0 	.word	0x7fffffc0
 8007de0:	40022000 	.word	0x40022000
 8007de4:	58026300 	.word	0x58026300
 8007de8:	40022300 	.word	0x40022300
 8007dec:	40022100 	.word	0x40022100

08007df0 <ADC_Disable>:
{
 8007df0:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007df2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007df4:	689a      	ldr	r2, [r3, #8]
 8007df6:	0795      	lsls	r5, r2, #30
 8007df8:	d502      	bpl.n	8007e00 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007dfa:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8007dfc:	2000      	movs	r0, #0
}
 8007dfe:	bd38      	pop	{r3, r4, r5, pc}
 8007e00:	689a      	ldr	r2, [r3, #8]
 8007e02:	07d4      	lsls	r4, r2, #31
 8007e04:	d529      	bpl.n	8007e5a <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007e06:	689a      	ldr	r2, [r3, #8]
 8007e08:	4604      	mov	r4, r0
 8007e0a:	f002 020d 	and.w	r2, r2, #13
 8007e0e:	2a01      	cmp	r2, #1
 8007e10:	d008      	beq.n	8007e24 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e12:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007e14:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e16:	f043 0310 	orr.w	r3, r3, #16
 8007e1a:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007e1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e1e:	4303      	orrs	r3, r0
 8007e20:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007e22:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8007e24:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007e26:	2103      	movs	r1, #3
 8007e28:	4a0d      	ldr	r2, [pc, #52]	; (8007e60 <ADC_Disable+0x70>)
 8007e2a:	4002      	ands	r2, r0
 8007e2c:	f042 0202 	orr.w	r2, r2, #2
 8007e30:	609a      	str	r2, [r3, #8]
 8007e32:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8007e34:	f7ff f954 	bl	80070e0 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e38:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007e3a:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	07d9      	lsls	r1, r3, #31
 8007e40:	d50b      	bpl.n	8007e5a <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007e42:	f7ff f94d 	bl	80070e0 <HAL_GetTick>
 8007e46:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e48:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007e4a:	2802      	cmp	r0, #2
 8007e4c:	d902      	bls.n	8007e54 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e4e:	689a      	ldr	r2, [r3, #8]
 8007e50:	07d2      	lsls	r2, r2, #31
 8007e52:	d4de      	bmi.n	8007e12 <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	07db      	lsls	r3, r3, #31
 8007e58:	d4f3      	bmi.n	8007e42 <ADC_Disable+0x52>
  return HAL_OK;
 8007e5a:	2000      	movs	r0, #0
}
 8007e5c:	bd38      	pop	{r3, r4, r5, pc}
 8007e5e:	bf00      	nop
 8007e60:	7fffffc0 	.word	0x7fffffc0

08007e64 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007e64:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007e66:	4a57      	ldr	r2, [pc, #348]	; (8007fc4 <ADC_ConfigureBoostMode+0x160>)
{
 8007e68:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007e6a:	6803      	ldr	r3, [r0, #0]
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d026      	beq.n	8007ebe <ADC_ConfigureBoostMode+0x5a>
 8007e70:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d022      	beq.n	8007ebe <ADC_ConfigureBoostMode+0x5a>
 8007e78:	4b53      	ldr	r3, [pc, #332]	; (8007fc8 <ADC_ConfigureBoostMode+0x164>)
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007e80:	d022      	beq.n	8007ec8 <ADC_ConfigureBoostMode+0x64>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007e82:	f004 f967 	bl	800c154 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007e86:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8007e88:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007e8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007e8e:	f000 8088 	beq.w	8007fa2 <ADC_ConfigureBoostMode+0x13e>
 8007e92:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007e96:	d06c      	beq.n	8007f72 <ADC_ConfigureBoostMode+0x10e>
 8007e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e9c:	f000 8081 	beq.w	8007fa2 <ADC_ConfigureBoostMode+0x13e>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007ea0:	f7ff f936 	bl	8007110 <HAL_GetREVID>
 8007ea4:	f241 0303 	movw	r3, #4099	; 0x1003
 8007ea8:	4298      	cmp	r0, r3
 8007eaa:	d84b      	bhi.n	8007f44 <ADC_ConfigureBoostMode+0xe0>
  {
    if (freq > 20000000UL)
 8007eac:	4b47      	ldr	r3, [pc, #284]	; (8007fcc <ADC_ConfigureBoostMode+0x168>)
 8007eae:	429d      	cmp	r5, r3
 8007eb0:	d92a      	bls.n	8007f08 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007eb2:	6822      	ldr	r2, [r4, #0]
 8007eb4:	6893      	ldr	r3, [r2, #8]
 8007eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eba:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007ebc:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007ebe:	4b44      	ldr	r3, [pc, #272]	; (8007fd0 <ADC_ConfigureBoostMode+0x16c>)
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8007ec6:	d1dc      	bne.n	8007e82 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007ec8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007ecc:	2100      	movs	r1, #0
 8007ece:	f005 fb23 	bl	800d518 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8007ed2:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8007ed4:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8007ed6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8007eda:	d06c      	beq.n	8007fb6 <ADC_ConfigureBoostMode+0x152>
 8007edc:	d808      	bhi.n	8007ef0 <ADC_ConfigureBoostMode+0x8c>
 8007ede:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8007ee2:	d050      	beq.n	8007f86 <ADC_ConfigureBoostMode+0x122>
 8007ee4:	d916      	bls.n	8007f14 <ADC_ConfigureBoostMode+0xb0>
 8007ee6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007eea:	d1d9      	bne.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 8007eec:	0945      	lsrs	r5, r0, #5
        break;
 8007eee:	e7d7      	b.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007ef0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8007ef4:	d045      	beq.n	8007f82 <ADC_ConfigureBoostMode+0x11e>
 8007ef6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8007efa:	d1d1      	bne.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007efc:	f7ff f908 	bl	8007110 <HAL_GetREVID>
 8007f00:	f241 0303 	movw	r3, #4099	; 0x1003
 8007f04:	4298      	cmp	r0, r3
 8007f06:	d840      	bhi.n	8007f8a <ADC_ConfigureBoostMode+0x126>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007f08:	6822      	ldr	r2, [r4, #0]
 8007f0a:	6893      	ldr	r3, [r2, #8]
 8007f0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f10:	6093      	str	r3, [r2, #8]
}
 8007f12:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8007f14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f18:	d006      	beq.n	8007f28 <ADC_ConfigureBoostMode+0xc4>
 8007f1a:	d90a      	bls.n	8007f32 <ADC_ConfigureBoostMode+0xce>
 8007f1c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007f20:	d002      	beq.n	8007f28 <ADC_ConfigureBoostMode+0xc4>
 8007f22:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007f26:	d1bb      	bne.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007f28:	0c9b      	lsrs	r3, r3, #18
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8007f30:	e7b6      	b.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8007f32:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007f36:	d0f7      	beq.n	8007f28 <ADC_ConfigureBoostMode+0xc4>
 8007f38:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007f3c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8007f40:	d0f2      	beq.n	8007f28 <ADC_ConfigureBoostMode+0xc4>
 8007f42:	e7ad      	b.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007f44:	4b23      	ldr	r3, [pc, #140]	; (8007fd4 <ADC_ConfigureBoostMode+0x170>)
 8007f46:	429d      	cmp	r5, r3
 8007f48:	d805      	bhi.n	8007f56 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007f4a:	6822      	ldr	r2, [r4, #0]
 8007f4c:	6893      	ldr	r3, [r2, #8]
 8007f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f52:	6093      	str	r3, [r2, #8]
}
 8007f54:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 8007f56:	4b20      	ldr	r3, [pc, #128]	; (8007fd8 <ADC_ConfigureBoostMode+0x174>)
 8007f58:	429d      	cmp	r5, r3
 8007f5a:	d91a      	bls.n	8007f92 <ADC_ConfigureBoostMode+0x12e>
    else if (freq <= 25000000UL)
 8007f5c:	4b1f      	ldr	r3, [pc, #124]	; (8007fdc <ADC_ConfigureBoostMode+0x178>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007f5e:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8007f60:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007f62:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8007f64:	d829      	bhi.n	8007fba <ADC_ConfigureBoostMode+0x156>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007f6e:	6093      	str	r3, [r2, #8]
}
 8007f70:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8007f72:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007f74:	f7ff f8cc 	bl	8007110 <HAL_GetREVID>
 8007f78:	f241 0303 	movw	r3, #4099	; 0x1003
 8007f7c:	4298      	cmp	r0, r3
 8007f7e:	d8e1      	bhi.n	8007f44 <ADC_ConfigureBoostMode+0xe0>
 8007f80:	e794      	b.n	8007eac <ADC_ConfigureBoostMode+0x48>
        freq /= 128UL;
 8007f82:	09c5      	lsrs	r5, r0, #7
        break;
 8007f84:	e78c      	b.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8007f86:	0905      	lsrs	r5, r0, #4
        break;
 8007f88:	e78a      	b.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 8007f8a:	4b12      	ldr	r3, [pc, #72]	; (8007fd4 <ADC_ConfigureBoostMode+0x170>)
 8007f8c:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8007f90:	d2db      	bcs.n	8007f4a <ADC_ConfigureBoostMode+0xe6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007f92:	6822      	ldr	r2, [r4, #0]
 8007f94:	6893      	ldr	r3, [r2, #8]
 8007f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f9e:	6093      	str	r3, [r2, #8]
}
 8007fa0:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007fa2:	0c1b      	lsrs	r3, r3, #16
 8007fa4:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007fa8:	f7ff f8b2 	bl	8007110 <HAL_GetREVID>
 8007fac:	f241 0303 	movw	r3, #4099	; 0x1003
 8007fb0:	4298      	cmp	r0, r3
 8007fb2:	d8c7      	bhi.n	8007f44 <ADC_ConfigureBoostMode+0xe0>
 8007fb4:	e77a      	b.n	8007eac <ADC_ConfigureBoostMode+0x48>
        freq /= 64UL;
 8007fb6:	0985      	lsrs	r5, r0, #6
        break;
 8007fb8:	e772      	b.n	8007ea0 <ADC_ConfigureBoostMode+0x3c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007fba:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007fbe:	6093      	str	r3, [r2, #8]
}
 8007fc0:	bd38      	pop	{r3, r4, r5, pc}
 8007fc2:	bf00      	nop
 8007fc4:	40022000 	.word	0x40022000
 8007fc8:	58026300 	.word	0x58026300
 8007fcc:	01312d00 	.word	0x01312d00
 8007fd0:	40022300 	.word	0x40022300
 8007fd4:	00bebc21 	.word	0x00bebc21
 8007fd8:	017d7841 	.word	0x017d7841
 8007fdc:	02faf081 	.word	0x02faf081

08007fe0 <HAL_ADC_Init>:
{
 8007fe0:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8007fe2:	2300      	movs	r3, #0
{
 8007fe4:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8007fe6:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	f000 80d1 	beq.w	8008190 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007fee:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	2d00      	cmp	r5, #0
 8007ff4:	f000 80bb 	beq.w	800816e <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007ff8:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007ffa:	6893      	ldr	r3, [r2, #8]
 8007ffc:	009d      	lsls	r5, r3, #2
 8007ffe:	d503      	bpl.n	8008008 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008000:	6891      	ldr	r1, [r2, #8]
 8008002:	4b72      	ldr	r3, [pc, #456]	; (80081cc <HAL_ADC_Init+0x1ec>)
 8008004:	400b      	ands	r3, r1
 8008006:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008008:	6893      	ldr	r3, [r2, #8]
 800800a:	00d8      	lsls	r0, r3, #3
 800800c:	d416      	bmi.n	800803c <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800800e:	4b70      	ldr	r3, [pc, #448]	; (80081d0 <HAL_ADC_Init+0x1f0>)
 8008010:	4970      	ldr	r1, [pc, #448]	; (80081d4 <HAL_ADC_Init+0x1f4>)
 8008012:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8008014:	6890      	ldr	r0, [r2, #8]
 8008016:	099b      	lsrs	r3, r3, #6
 8008018:	fba1 1303 	umull	r1, r3, r1, r3
 800801c:	496e      	ldr	r1, [pc, #440]	; (80081d8 <HAL_ADC_Init+0x1f8>)
 800801e:	099b      	lsrs	r3, r3, #6
 8008020:	4001      	ands	r1, r0
 8008022:	3301      	adds	r3, #1
 8008024:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8008028:	6091      	str	r1, [r2, #8]
 800802a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800802c:	9b01      	ldr	r3, [sp, #4]
 800802e:	b12b      	cbz	r3, 800803c <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8008030:	9b01      	ldr	r3, [sp, #4]
 8008032:	3b01      	subs	r3, #1
 8008034:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8008036:	9b01      	ldr	r3, [sp, #4]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d1f9      	bne.n	8008030 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800803c:	6893      	ldr	r3, [r2, #8]
 800803e:	00d9      	lsls	r1, r3, #3
 8008040:	d424      	bmi.n	800808c <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008042:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8008044:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008046:	f043 0310 	orr.w	r3, r3, #16
 800804a:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800804c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800804e:	432b      	orrs	r3, r5
 8008050:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008052:	6893      	ldr	r3, [r2, #8]
 8008054:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008058:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800805a:	d11d      	bne.n	8008098 <HAL_ADC_Init+0xb8>
 800805c:	06db      	lsls	r3, r3, #27
 800805e:	d41b      	bmi.n	8008098 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8008060:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008062:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008066:	f043 0302 	orr.w	r3, r3, #2
 800806a:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800806c:	6893      	ldr	r3, [r2, #8]
 800806e:	07de      	lsls	r6, r3, #31
 8008070:	d428      	bmi.n	80080c4 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008072:	4b5a      	ldr	r3, [pc, #360]	; (80081dc <HAL_ADC_Init+0x1fc>)
 8008074:	429a      	cmp	r2, r3
 8008076:	d017      	beq.n	80080a8 <HAL_ADC_Init+0xc8>
 8008078:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800807c:	429a      	cmp	r2, r3
 800807e:	d013      	beq.n	80080a8 <HAL_ADC_Init+0xc8>
 8008080:	4b57      	ldr	r3, [pc, #348]	; (80081e0 <HAL_ADC_Init+0x200>)
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	07d9      	lsls	r1, r3, #31
 8008086:	d41d      	bmi.n	80080c4 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008088:	4a56      	ldr	r2, [pc, #344]	; (80081e4 <HAL_ADC_Init+0x204>)
 800808a:	e015      	b.n	80080b8 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800808c:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800808e:	2500      	movs	r5, #0
 8008090:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008094:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008096:	d0e1      	beq.n	800805c <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008098:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800809a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800809c:	f043 0310 	orr.w	r3, r3, #16
}
 80080a0:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80080a2:	6563      	str	r3, [r4, #84]	; 0x54
}
 80080a4:	b002      	add	sp, #8
 80080a6:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80080a8:	4a4c      	ldr	r2, [pc, #304]	; (80081dc <HAL_ADC_Init+0x1fc>)
 80080aa:	4b4f      	ldr	r3, [pc, #316]	; (80081e8 <HAL_ADC_Init+0x208>)
 80080ac:	6892      	ldr	r2, [r2, #8]
 80080ae:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80080b0:	4313      	orrs	r3, r2
 80080b2:	07d8      	lsls	r0, r3, #31
 80080b4:	d406      	bmi.n	80080c4 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80080b6:	4a4d      	ldr	r2, [pc, #308]	; (80081ec <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80080b8:	6893      	ldr	r3, [r2, #8]
 80080ba:	6861      	ldr	r1, [r4, #4]
 80080bc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80080c0:	430b      	orrs	r3, r1
 80080c2:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80080c4:	f7ff f824 	bl	8007110 <HAL_GetREVID>
 80080c8:	f241 0303 	movw	r3, #4099	; 0x1003
 80080cc:	68a1      	ldr	r1, [r4, #8]
 80080ce:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80080d0:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80080d2:	d852      	bhi.n	800817a <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80080d4:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80080d8:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80080da:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80080dc:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 80080e0:	4302      	orrs	r2, r0
 80080e2:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d103      	bne.n	80080f0 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80080e8:	6a23      	ldr	r3, [r4, #32]
 80080ea:	3b01      	subs	r3, #1
 80080ec:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80080f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f2:	b123      	cbz	r3, 80080fe <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80080f4:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80080f8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80080fa:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80080fc:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80080fe:	6823      	ldr	r3, [r4, #0]
 8008100:	493b      	ldr	r1, [pc, #236]	; (80081f0 <HAL_ADC_Init+0x210>)
 8008102:	68d8      	ldr	r0, [r3, #12]
 8008104:	4001      	ands	r1, r0
 8008106:	4311      	orrs	r1, r2
 8008108:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008110:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008112:	d11c      	bne.n	800814e <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008114:	0712      	lsls	r2, r2, #28
 8008116:	d41a      	bmi.n	800814e <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008118:	68d8      	ldr	r0, [r3, #12]
 800811a:	4a36      	ldr	r2, [pc, #216]	; (80081f4 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800811c:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800811e:	4002      	ands	r2, r0
 8008120:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8008124:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008126:	430a      	orrs	r2, r1
 8008128:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800812a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 800812e:	2a01      	cmp	r2, #1
 8008130:	d03a      	beq.n	80081a8 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008132:	691a      	ldr	r2, [r3, #16]
 8008134:	f022 0201 	bic.w	r2, r2, #1
 8008138:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800813a:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800813c:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800813e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008140:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8008144:	430a      	orrs	r2, r1
 8008146:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8008148:	f7ff fe8c 	bl	8007e64 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800814c:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800814e:	68e2      	ldr	r2, [r4, #12]
 8008150:	2a01      	cmp	r2, #1
 8008152:	d021      	beq.n	8008198 <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008156:	f022 020f 	bic.w	r2, r2, #15
 800815a:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800815c:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 800815e:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008160:	f023 0303 	bic.w	r3, r3, #3
 8008164:	f043 0301 	orr.w	r3, r3, #1
 8008168:	6563      	str	r3, [r4, #84]	; 0x54
}
 800816a:	b002      	add	sp, #8
 800816c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 800816e:	f7fe fb3d 	bl	80067ec <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8008172:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8008174:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8008178:	e73e      	b.n	8007ff8 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800817a:	2910      	cmp	r1, #16
 800817c:	d1aa      	bne.n	80080d4 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800817e:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008180:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008182:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8008186:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008188:	430a      	orrs	r2, r1
 800818a:	f042 021c 	orr.w	r2, r2, #28
 800818e:	e7a9      	b.n	80080e4 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8008190:	2501      	movs	r5, #1
}
 8008192:	4628      	mov	r0, r5
 8008194:	b002      	add	sp, #8
 8008196:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008198:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800819a:	69a2      	ldr	r2, [r4, #24]
 800819c:	f021 010f 	bic.w	r1, r1, #15
 80081a0:	3a01      	subs	r2, #1
 80081a2:	430a      	orrs	r2, r1
 80081a4:	631a      	str	r2, [r3, #48]	; 0x30
 80081a6:	e7d9      	b.n	800815c <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80081a8:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 80081ac:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80081ae:	3901      	subs	r1, #1
 80081b0:	6918      	ldr	r0, [r3, #16]
 80081b2:	4332      	orrs	r2, r6
 80081b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80081b8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80081ba:	430a      	orrs	r2, r1
 80081bc:	490e      	ldr	r1, [pc, #56]	; (80081f8 <HAL_ADC_Init+0x218>)
 80081be:	4001      	ands	r1, r0
 80081c0:	430a      	orrs	r2, r1
 80081c2:	f042 0201 	orr.w	r2, r2, #1
 80081c6:	611a      	str	r2, [r3, #16]
 80081c8:	e7b7      	b.n	800813a <HAL_ADC_Init+0x15a>
 80081ca:	bf00      	nop
 80081cc:	5fffffc0 	.word	0x5fffffc0
 80081d0:	24000310 	.word	0x24000310
 80081d4:	053e2d63 	.word	0x053e2d63
 80081d8:	6fffffc0 	.word	0x6fffffc0
 80081dc:	40022000 	.word	0x40022000
 80081e0:	58026000 	.word	0x58026000
 80081e4:	58026300 	.word	0x58026300
 80081e8:	40022100 	.word	0x40022100
 80081ec:	40022300 	.word	0x40022300
 80081f0:	fff0c003 	.word	0xfff0c003
 80081f4:	ffffbffc 	.word	0xffffbffc
 80081f8:	fc00f81e 	.word	0xfc00f81e

080081fc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80081fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80081fe:	2300      	movs	r3, #0
{
 8008200:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8008202:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008204:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008208:	2b01      	cmp	r3, #1
 800820a:	d040      	beq.n	800828e <HAL_ADCEx_Calibration_Start+0x92>
 800820c:	2301      	movs	r3, #1
 800820e:	4604      	mov	r4, r0
 8008210:	460e      	mov	r6, r1
 8008212:	4615      	mov	r5, r2
 8008214:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008218:	f7ff fdea 	bl	8007df0 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800821c:	b9e8      	cbnz	r0, 800825a <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800821e:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8008220:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 8008224:	4b1b      	ldr	r3, [pc, #108]	; (8008294 <HAL_ADCEx_Calibration_Start+0x98>)
 8008226:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800822a:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800822c:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800822e:	4f1a      	ldr	r7, [pc, #104]	; (8008298 <HAL_ADCEx_Calibration_Start+0x9c>)
    ADC_STATE_CLR_SET(hadc->State,
 8008230:	f043 0302 	orr.w	r3, r3, #2
 8008234:	6563      	str	r3, [r4, #84]	; 0x54
 8008236:	4b19      	ldr	r3, [pc, #100]	; (800829c <HAL_ADCEx_Calibration_Start+0xa0>)
 8008238:	68ae      	ldr	r6, [r5, #8]
 800823a:	4033      	ands	r3, r6
 800823c:	4313      	orrs	r3, r2
 800823e:	4319      	orrs	r1, r3
 8008240:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8008244:	60a9      	str	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008246:	68ab      	ldr	r3, [r5, #8]
 8008248:	2b00      	cmp	r3, #0
 800824a:	db0f      	blt.n	800826c <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800824c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800824e:	f023 0303 	bic.w	r3, r3, #3
 8008252:	f043 0301 	orr.w	r3, r3, #1
 8008256:	6563      	str	r3, [r4, #84]	; 0x54
 8008258:	e003      	b.n	8008262 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800825a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800825c:	f043 0310 	orr.w	r3, r3, #16
 8008260:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008262:	2300      	movs	r3, #0
 8008264:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8008268:	b003      	add	sp, #12
 800826a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 800826c:	9b01      	ldr	r3, [sp, #4]
 800826e:	3301      	adds	r3, #1
 8008270:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008272:	9b01      	ldr	r3, [sp, #4]
 8008274:	42bb      	cmp	r3, r7
 8008276:	d3e6      	bcc.n	8008246 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8008278:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 800827a:	2200      	movs	r2, #0
        return HAL_ERROR;
 800827c:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800827e:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8008282:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8008286:	f043 0310 	orr.w	r3, r3, #16
 800828a:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 800828c:	e7ec      	b.n	8008268 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 800828e:	2002      	movs	r0, #2
}
 8008290:	b003      	add	sp, #12
 8008292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008294:	ffffeefd 	.word	0xffffeefd
 8008298:	25c3f800 	.word	0x25c3f800
 800829c:	3ffeffc0 	.word	0x3ffeffc0

080082a0 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80082a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80082a4:	f8d0 8000 	ldr.w	r8, [r0]
{
 80082a8:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80082aa:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80082ae:	f015 0504 	ands.w	r5, r5, #4
 80082b2:	d117      	bne.n	80082e4 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80082b4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80082b8:	4604      	mov	r4, r0
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d012      	beq.n	80082e4 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80082be:	4b2d      	ldr	r3, [pc, #180]	; (8008374 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 80082c0:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80082c4:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80082c6:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80082c8:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 80082ca:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80082ce:	d00d      	beq.n	80082ec <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80082d0:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 80082d2:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 80082d4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80082d8:	f043 0320 	orr.w	r3, r3, #32
 80082dc:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 80082de:	b01a      	add	sp, #104	; 0x68
 80082e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80082e4:	2002      	movs	r0, #2
}
 80082e6:	b01a      	add	sp, #104	; 0x68
 80082e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082ec:	4d22      	ldr	r5, [pc, #136]	; (8008378 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 80082ee:	460e      	mov	r6, r1
 80082f0:	4617      	mov	r7, r2
 80082f2:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 80082f4:	f7ff fd26 	bl	8007d44 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80082f8:	b128      	cbz	r0, 8008306 <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 80082fa:	2300      	movs	r3, #0
 80082fc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8008300:	b01a      	add	sp, #104	; 0x68
 8008302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8008306:	a801      	add	r0, sp, #4
 8008308:	f7ff fd1c 	bl	8007d44 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800830c:	2800      	cmp	r0, #0
 800830e:	d1f4      	bne.n	80082fa <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 8008310:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8008312:	4a1a      	ldr	r2, [pc, #104]	; (800837c <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008314:	4b1a      	ldr	r3, [pc, #104]	; (8008380 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 8008316:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008318:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 800831c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008320:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 8008322:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8008324:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008326:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008328:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800832a:	4b16      	ldr	r3, [pc, #88]	; (8008384 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 800832c:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 800832e:	4b16      	ldr	r3, [pc, #88]	; (8008388 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 8008330:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008332:	d01d      	beq.n	8008370 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8008334:	45ac      	cmp	ip, r5
 8008336:	d01b      	beq.n	8008370 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8008338:	4914      	ldr	r1, [pc, #80]	; (800838c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800833a:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 800833c:	463b      	mov	r3, r7
 800833e:	4632      	mov	r2, r6
 8008340:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008342:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 8008346:	2500      	movs	r5, #0
 8008348:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800834c:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8008350:	f045 0510 	orr.w	r5, r5, #16
 8008354:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8008358:	f001 f85a 	bl	8009410 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 800835c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800835e:	4b0c      	ldr	r3, [pc, #48]	; (8008390 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8008360:	6891      	ldr	r1, [r2, #8]
 8008362:	400b      	ands	r3, r1
 8008364:	f043 0304 	orr.w	r3, r3, #4
 8008368:	6093      	str	r3, [r2, #8]
}
 800836a:	b01a      	add	sp, #104	; 0x68
 800836c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008370:	4908      	ldr	r1, [pc, #32]	; (8008394 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8008372:	e7e2      	b.n	800833a <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 8008374:	40022000 	.word	0x40022000
 8008378:	40022100 	.word	0x40022100
 800837c:	fffff0fe 	.word	0xfffff0fe
 8008380:	080073fd 	.word	0x080073fd
 8008384:	08007175 	.word	0x08007175
 8008388:	08007469 	.word	0x08007469
 800838c:	58026300 	.word	0x58026300
 8008390:	7fffffc0 	.word	0x7fffffc0
 8008394:	40022300 	.word	0x40022300

08008398 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 8008398:	b570      	push	{r4, r5, r6, lr}

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800839a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800839e:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d05a      	beq.n	800845a <HAL_ADCEx_MultiModeStop_DMA+0xc2>
 80083a4:	2601      	movs	r6, #1


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80083a6:	2103      	movs	r1, #3
 80083a8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80083aa:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80083ae:	f7ff fc4d 	bl	8007c4c <ADC_ConversionStop>

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80083b2:	4605      	mov	r5, r0
 80083b4:	bb40      	cbnz	r0, 8008408 <HAL_ADCEx_MultiModeStop_DMA+0x70>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80083b6:	4b3d      	ldr	r3, [pc, #244]	; (80084ac <HAL_ADCEx_MultiModeStop_DMA+0x114>)
 80083b8:	6822      	ldr	r2, [r4, #0]
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80083ba:	9016      	str	r0, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80083bc:	429a      	cmp	r2, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80083be:	9017      	str	r0, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80083c0:	d028      	beq.n	8008414 <HAL_ADCEx_MultiModeStop_DMA+0x7c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80083c2:	6d63      	ldr	r3, [r4, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 80083c4:	4635      	mov	r5, r6
      __HAL_UNLOCK(hadc);
 80083c6:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80083ca:	f043 0320 	orr.w	r3, r3, #32
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80083ce:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80083d0:	6563      	str	r3, [r4, #84]	; 0x54
}
 80083d2:	b01a      	add	sp, #104	; 0x68
 80083d4:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80083d6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80083d8:	f001 f9b2 	bl	8009740 <HAL_DMA_Abort>
    if (tmp_hal_status == HAL_ERROR)
 80083dc:	2801      	cmp	r0, #1
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80083de:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_ERROR)
 80083e0:	d053      	beq.n	800848a <HAL_ADCEx_MultiModeStop_DMA+0xf2>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80083e2:	6822      	ldr	r2, [r4, #0]
 80083e4:	6853      	ldr	r3, [r2, #4]
 80083e6:	f023 0310 	bic.w	r3, r3, #16
 80083ea:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 80083ec:	2800      	cmp	r0, #0
 80083ee:	d155      	bne.n	800849c <HAL_ADCEx_MultiModeStop_DMA+0x104>
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 80083f0:	a801      	add	r0, sp, #4
 80083f2:	f7ff fcfd 	bl	8007df0 <ADC_Disable>
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 80083f6:	4620      	mov	r0, r4
 80083f8:	f7ff fcfa 	bl	8007df0 <ADC_Disable>
    ADC_STATE_CLR_SET(hadc->State,
 80083fc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80083fe:	4b2c      	ldr	r3, [pc, #176]	; (80084b0 <HAL_ADCEx_MultiModeStop_DMA+0x118>)
 8008400:	4013      	ands	r3, r2
 8008402:	f043 0301 	orr.w	r3, r3, #1
 8008406:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8008408:	2300      	movs	r3, #0
}
 800840a:	4628      	mov	r0, r5
  __HAL_UNLOCK(hadc);
 800840c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8008410:	b01a      	add	sp, #104	; 0x68
 8008412:	bd70      	pop	{r4, r5, r6, pc}
 8008414:	4b27      	ldr	r3, [pc, #156]	; (80084b4 <HAL_ADCEx_MultiModeStop_DMA+0x11c>)
 8008416:	9301      	str	r3, [sp, #4]
    tickstart = HAL_GetTick();
 8008418:	f7fe fe62 	bl	80070e0 <HAL_GetTick>
    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800841c:	9b01      	ldr	r3, [sp, #4]
    tickstart = HAL_GetTick();
 800841e:	4605      	mov	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	075b      	lsls	r3, r3, #29
 8008424:	d41d      	bmi.n	8008462 <HAL_ADCEx_MultiModeStop_DMA+0xca>
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008426:	6823      	ldr	r3, [r4, #0]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	075a      	lsls	r2, r3, #29
 800842c:	d5d3      	bpl.n	80083d6 <HAL_ADCEx_MultiModeStop_DMA+0x3e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800842e:	f7fe fe57 	bl	80070e0 <HAL_GetTick>
 8008432:	1b43      	subs	r3, r0, r5
 8008434:	2b05      	cmp	r3, #5
 8008436:	d91b      	bls.n	8008470 <HAL_ADCEx_MultiModeStop_DMA+0xd8>
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008438:	9b01      	ldr	r3, [sp, #4]
 800843a:	689a      	ldr	r2, [r3, #8]
 800843c:	0750      	lsls	r0, r2, #29
 800843e:	d51f      	bpl.n	8008480 <HAL_ADCEx_MultiModeStop_DMA+0xe8>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008440:	6823      	ldr	r3, [r4, #0]
 8008442:	689b      	ldr	r3, [r3, #8]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008444:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8008446:	2501      	movs	r5, #1
          __HAL_UNLOCK(hadc);
 8008448:	2200      	movs	r2, #0
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800844a:	f043 0310 	orr.w	r3, r3, #16
}
 800844e:	4628      	mov	r0, r5
          __HAL_UNLOCK(hadc);
 8008450:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008454:	6563      	str	r3, [r4, #84]	; 0x54
}
 8008456:	b01a      	add	sp, #104	; 0x68
 8008458:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 800845a:	2502      	movs	r5, #2
}
 800845c:	4628      	mov	r0, r5
 800845e:	b01a      	add	sp, #104	; 0x68
 8008460:	bd70      	pop	{r4, r5, r6, pc}
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008462:	6823      	ldr	r3, [r4, #0]
 8008464:	689b      	ldr	r3, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008466:	f7fe fe3b 	bl	80070e0 <HAL_GetTick>
 800846a:	1b43      	subs	r3, r0, r5
 800846c:	2b05      	cmp	r3, #5
 800846e:	d8e3      	bhi.n	8008438 <HAL_ADCEx_MultiModeStop_DMA+0xa0>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008470:	6822      	ldr	r2, [r4, #0]
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008472:	9b01      	ldr	r3, [sp, #4]
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	f013 0f04 	tst.w	r3, #4
 800847a:	6893      	ldr	r3, [r2, #8]
 800847c:	d1d7      	bne.n	800842e <HAL_ADCEx_MultiModeStop_DMA+0x96>
 800847e:	e7d4      	b.n	800842a <HAL_ADCEx_MultiModeStop_DMA+0x92>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008480:	6822      	ldr	r2, [r4, #0]
 8008482:	6891      	ldr	r1, [r2, #8]
 8008484:	0749      	lsls	r1, r1, #29
 8008486:	d5f5      	bpl.n	8008474 <HAL_ADCEx_MultiModeStop_DMA+0xdc>
 8008488:	e7dc      	b.n	8008444 <HAL_ADCEx_MultiModeStop_DMA+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800848a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800848c:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800848e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008492:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008494:	6853      	ldr	r3, [r2, #4]
 8008496:	f023 0310 	bic.w	r3, r3, #16
 800849a:	6053      	str	r3, [r2, #4]
      (void) ADC_Disable(hadc);
 800849c:	4620      	mov	r0, r4
 800849e:	f7ff fca7 	bl	8007df0 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 80084a2:	a801      	add	r0, sp, #4
 80084a4:	f7ff fca4 	bl	8007df0 <ADC_Disable>
 80084a8:	e7a8      	b.n	80083fc <HAL_ADCEx_MultiModeStop_DMA+0x64>
 80084aa:	bf00      	nop
 80084ac:	40022000 	.word	0x40022000
 80084b0:	ffffeefe 	.word	0xffffeefe
 80084b4:	40022100 	.word	0x40022100

080084b8 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop

080084bc <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop

080084c0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop

080084c4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop

080084c8 <HAL_ADCEx_EndOfSamplingCallback>:
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop

080084cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80084cc:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80084ce:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80084d2:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80084d4:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80084d6:	2a01      	cmp	r2, #1
 80084d8:	d04d      	beq.n	8008576 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80084da:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80084dc:	4c2b      	ldr	r4, [pc, #172]	; (800858c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80084de:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80084e0:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80084e2:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80084e4:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80084e6:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 80084e8:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80084ec:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80084ee:	d008      	beq.n	8008502 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084f0:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80084f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084f6:	f041 0120 	orr.w	r1, r1, #32
 80084fa:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80084fc:	b01a      	add	sp, #104	; 0x68
 80084fe:	bcf0      	pop	{r4, r5, r6, r7}
 8008500:	4770      	bx	lr
 8008502:	4c23      	ldr	r4, [pc, #140]	; (8008590 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8008504:	68a2      	ldr	r2, [r4, #8]
 8008506:	0752      	lsls	r2, r2, #29
 8008508:	d50b      	bpl.n	8008522 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800850a:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800850c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800850e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008510:	f042 0220 	orr.w	r2, r2, #32
 8008514:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8008516:	2200      	movs	r2, #0
 8008518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800851c:	b01a      	add	sp, #104	; 0x68
 800851e:	bcf0      	pop	{r4, r5, r6, r7}
 8008520:	4770      	bx	lr
 8008522:	68a8      	ldr	r0, [r5, #8]
 8008524:	f010 0004 	ands.w	r0, r0, #4
 8008528:	d1f0      	bne.n	800850c <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800852a:	b1c6      	cbz	r6, 800855e <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800852c:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008598 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8008530:	684f      	ldr	r7, [r1, #4]
 8008532:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8008536:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800853a:	433a      	orrs	r2, r7
 800853c:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008540:	68ad      	ldr	r5, [r5, #8]
 8008542:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008544:	432a      	orrs	r2, r5
 8008546:	07d4      	lsls	r4, r2, #31
 8008548:	d413      	bmi.n	8008572 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 800854a:	688a      	ldr	r2, [r1, #8]
 800854c:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8008550:	4910      	ldr	r1, [pc, #64]	; (8008594 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8008552:	4332      	orrs	r2, r6
 8008554:	4021      	ands	r1, r4
 8008556:	430a      	orrs	r2, r1
 8008558:	f8cc 2008 	str.w	r2, [ip, #8]
 800855c:	e7db      	b.n	8008516 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800855e:	490e      	ldr	r1, [pc, #56]	; (8008598 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8008560:	688a      	ldr	r2, [r1, #8]
 8008562:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008566:	608a      	str	r2, [r1, #8]
 8008568:	68a8      	ldr	r0, [r5, #8]
 800856a:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800856c:	4302      	orrs	r2, r0
 800856e:	07d0      	lsls	r0, r2, #31
 8008570:	d505      	bpl.n	800857e <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008572:	2000      	movs	r0, #0
 8008574:	e7cf      	b.n	8008516 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8008576:	2002      	movs	r0, #2
}
 8008578:	b01a      	add	sp, #104	; 0x68
 800857a:	bcf0      	pop	{r4, r5, r6, r7}
 800857c:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800857e:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008580:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008582:	4a04      	ldr	r2, [pc, #16]	; (8008594 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8008584:	4022      	ands	r2, r4
 8008586:	608a      	str	r2, [r1, #8]
 8008588:	e7c5      	b.n	8008516 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800858a:	bf00      	nop
 800858c:	40022000 	.word	0x40022000
 8008590:	40022100 	.word	0x40022100
 8008594:	fffff0e0 	.word	0xfffff0e0
 8008598:	40022300 	.word	0x40022300

0800859c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800859c:	b530      	push	{r4, r5, lr}
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800859e:	2300      	movs	r3, #0
{
 80085a0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80085a2:	9301      	str	r3, [sp, #4]

  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80085a4:	2800      	cmp	r0, #0
 80085a6:	d06a      	beq.n	800867e <HAL_COMP_Init+0xe2>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80085a8:	6802      	ldr	r2, [r0, #0]
 80085aa:	4604      	mov	r4, r0
 80085ac:	6813      	ldr	r3, [r2, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	db65      	blt.n	800867e <HAL_COMP_Init+0xe2>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80085b2:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80085b6:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 8097 	beq.w	80086ee <HAL_COMP_Init+0x152>
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
              hcomp->Init.NonInvertingInput  |  \
 80085c0:	69e1      	ldr	r1, [r4, #28]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 80085c2:	6810      	ldr	r0, [r2, #0]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80085c4:	e9d4 5303 	ldrd	r5, r3, [r4, #12]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 80085c8:	f000 0004 	and.w	r0, r0, #4
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80085cc:	432b      	orrs	r3, r5
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 80085ce:	6815      	ldr	r5, [r2, #0]
              hcomp->Init.NonInvertingInput  |  \
 80085d0:	430b      	orrs	r3, r1
              hcomp->Init.BlankingSrce       |  \
 80085d2:	6961      	ldr	r1, [r4, #20]
 80085d4:	430b      	orrs	r3, r1
              hcomp->Init.Hysteresis         |  \
 80085d6:	69a1      	ldr	r1, [r4, #24]
 80085d8:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80085da:	68a1      	ldr	r1, [r4, #8]
 80085dc:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CFGR,
 80085de:	4947      	ldr	r1, [pc, #284]	; (80086fc <HAL_COMP_Init+0x160>)
 80085e0:	4029      	ands	r1, r5
 80085e2:	430b      	orrs	r3, r1
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80085e4:	6861      	ldr	r1, [r4, #4]
    MODIFY_REG(hcomp->Instance->CFGR,
 80085e6:	6013      	str	r3, [r2, #0]
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80085e8:	2910      	cmp	r1, #16
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80085ea:	6813      	ldr	r3, [r2, #0]
 80085ec:	bf0c      	ite	eq
 80085ee:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 80085f2:	f023 0310 	bicne.w	r3, r3, #16
 80085f6:	6013      	str	r3, [r2, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 80085f8:	6813      	ldr	r3, [r2, #0]
 80085fa:	075d      	lsls	r5, r3, #29
 80085fc:	d501      	bpl.n	8008602 <HAL_COMP_Init+0x66>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d15f      	bne.n	80086c2 <HAL_COMP_Init+0x126>
       wait_loop_index --;
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008602:	493f      	ldr	r1, [pc, #252]	; (8008700 <HAL_COMP_Init+0x164>)
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 8008604:	6a23      	ldr	r3, [r4, #32]
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008606:	428a      	cmp	r2, r1
 8008608:	bf0b      	itete	eq
 800860a:	f46f 1280 	mvneq.w	r2, #1048576	; 0x100000
 800860e:	f46f 1200 	mvnne.w	r2, #2097152	; 0x200000
 8008612:	f44f 1180 	moveq.w	r1, #1048576	; 0x100000
 8008616:	f44f 1100 	movne.w	r1, #2097152	; 0x200000
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 800861a:	0798      	lsls	r0, r3, #30
 800861c:	d032      	beq.n	8008684 <HAL_COMP_Init+0xe8>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 800861e:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8008622:	f013 0f10 	tst.w	r3, #16
        SET_BIT(EXTI->RTSR1, exti_line);
 8008626:	6828      	ldr	r0, [r5, #0]
 8008628:	bf14      	ite	ne
 800862a:	4308      	orrne	r0, r1
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 800862c:	4010      	andeq	r0, r2
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800862e:	f013 0f20 	tst.w	r3, #32
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 8008632:	6028      	str	r0, [r5, #0]
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 8008634:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8008638:	6868      	ldr	r0, [r5, #4]
 800863a:	bf14      	ite	ne
 800863c:	4308      	orrne	r0, r1
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 800863e:	4010      	andeq	r0, r2
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8008640:	f013 0f02 	tst.w	r3, #2
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 8008644:	6068      	str	r0, [r5, #4]
      WRITE_REG(EXTI->PR1, exti_line);
 8008646:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 800864a:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
      {
        SET_BIT(EXTI->EMR1, exti_line);
 800864e:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 8008652:	bf14      	ite	ne
 8008654:	430d      	orrne	r5, r1
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 8008656:	4015      	andeq	r5, r2
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8008658:	07db      	lsls	r3, r3, #31
        CLEAR_BIT(EXTI->EMR1, exti_line);
 800865a:	f8c0 5084 	str.w	r5, [r0, #132]	; 0x84
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800865e:	d528      	bpl.n	80086b2 <HAL_COMP_Init+0x116>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 8008660:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008664:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8008668:	430b      	orrs	r3, r1
 800866a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800866e:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8008672:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8008676:	b1bb      	cbz	r3, 80086a8 <HAL_COMP_Init+0x10c>
  HAL_StatusTypeDef status = HAL_OK;
 8008678:	2000      	movs	r0, #0
    }
   
  }
  
  return status;
}
 800867a:	b003      	add	sp, #12
 800867c:	bd30      	pop	{r4, r5, pc}
    status = HAL_ERROR;
 800867e:	2001      	movs	r0, #1
}
 8008680:	b003      	add	sp, #12
 8008682:	bd30      	pop	{r4, r5, pc}
      CLEAR_BIT(EXTI->EMR1, exti_line);
 8008684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008688:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800868c:	4011      	ands	r1, r2
 800868e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
      CLEAR_BIT(EXTI->IMR1, exti_line);
 8008692:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8008696:	400a      	ands	r2, r1
 8008698:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    if (hcomp->State == HAL_COMP_STATE_RESET)
 800869c:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 80086a0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1e7      	bne.n	8008678 <HAL_COMP_Init+0xdc>
      hcomp->State = HAL_COMP_STATE_READY;
 80086a8:	2301      	movs	r3, #1
 80086aa:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
}
 80086ae:	b003      	add	sp, #12
 80086b0:	bd30      	pop	{r4, r5, pc}
        CLEAR_BIT(EXTI->IMR1, exti_line);
 80086b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80086b6:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 80086ba:	4013      	ands	r3, r2
 80086bc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 80086c0:	e7ec      	b.n	800869c <HAL_COMP_Init+0x100>
     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80086c2:	4b10      	ldr	r3, [pc, #64]	; (8008704 <HAL_COMP_Init+0x168>)
 80086c4:	4910      	ldr	r1, [pc, #64]	; (8008708 <HAL_COMP_Init+0x16c>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	099b      	lsrs	r3, r3, #6
 80086ca:	fba1 1303 	umull	r1, r3, r1, r3
 80086ce:	099b      	lsrs	r3, r3, #6
 80086d0:	3301      	adds	r3, #1
 80086d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 80086da:	9b01      	ldr	r3, [sp, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d090      	beq.n	8008602 <HAL_COMP_Init+0x66>
       wait_loop_index --;
 80086e0:	9b01      	ldr	r3, [sp, #4]
 80086e2:	3b01      	subs	r3, #1
 80086e4:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 80086e6:	9b01      	ldr	r3, [sp, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1f9      	bne.n	80086e0 <HAL_COMP_Init+0x144>
 80086ec:	e789      	b.n	8008602 <HAL_COMP_Init+0x66>
      hcomp->Lock = HAL_UNLOCKED;
 80086ee:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
      COMP_CLEAR_ERRORCODE(hcomp);
 80086f2:	6281      	str	r1, [r0, #40]	; 0x28
      HAL_COMP_MspInit(hcomp);
 80086f4:	f7fe f922 	bl	800693c <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 80086f8:	6822      	ldr	r2, [r4, #0]
 80086fa:	e761      	b.n	80085c0 <HAL_COMP_Init+0x24>
 80086fc:	f0e8cce1 	.word	0xf0e8cce1
 8008700:	5800380c 	.word	0x5800380c
 8008704:	24000310 	.word	0x24000310
 8008708:	053e2d63 	.word	0x053e2d63

0800870c <HAL_COMP_Start_IT>:
  * @brief  Enable the interrupt and start the comparator.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start_IT(COMP_HandleTypeDef *hcomp)
{ 
 800870c:	b410      	push	{r4}
  
 __IO uint32_t wait_loop_index = 0UL;
 800870e:	2300      	movs	r3, #0
{ 
 8008710:	b083      	sub	sp, #12
 __IO uint32_t wait_loop_index = 0UL;
 8008712:	9301      	str	r3, [sp, #4]
 HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8008714:	b138      	cbz	r0, 8008726 <HAL_COMP_Start_IT+0x1a>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8008716:	6803      	ldr	r3, [r0, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	2a00      	cmp	r2, #0
 800871c:	db03      	blt.n	8008726 <HAL_COMP_Start_IT+0x1a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));
    /* Set HAL COMP handle state */
    if(hcomp->State == HAL_COMP_STATE_READY)
 800871e:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8008722:	2a01      	cmp	r2, #1
 8008724:	d004      	beq.n	8008730 <HAL_COMP_Start_IT+0x24>
    status = HAL_ERROR;
 8008726:	2001      	movs	r0, #1
       status = HAL_ERROR;
    }
   }

  return status;
}
 8008728:	b003      	add	sp, #12
 800872a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800872e:	4770      	bx	lr
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 8008730:	681a      	ldr	r2, [r3, #0]
    hcomp->State = HAL_COMP_STATE_BUSY; 
 8008732:	f04f 0c02 	mov.w	ip, #2
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008736:	4c10      	ldr	r4, [pc, #64]	; (8008778 <HAL_COMP_Start_IT+0x6c>)
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 8008738:	f042 0201 	orr.w	r2, r2, #1
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800873c:	490f      	ldr	r1, [pc, #60]	; (800877c <HAL_COMP_Start_IT+0x70>)
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_EN);
 800873e:	601a      	str	r2, [r3, #0]
    SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_ITEN);
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008746:	601a      	str	r2, [r3, #0]
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008748:	6823      	ldr	r3, [r4, #0]
    hcomp->State = HAL_COMP_STATE_BUSY; 
 800874a:	f880 c025 	strb.w	ip, [r0, #37]	; 0x25
     wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800874e:	099b      	lsrs	r3, r3, #6
 8008750:	fba1 1303 	umull	r1, r3, r1, r3
 8008754:	099b      	lsrs	r3, r3, #6
 8008756:	3301      	adds	r3, #1
 8008758:	00db      	lsls	r3, r3, #3
 800875a:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 800875c:	9b01      	ldr	r3, [sp, #4]
 800875e:	b12b      	cbz	r3, 800876c <HAL_COMP_Start_IT+0x60>
       wait_loop_index--;
 8008760:	9b01      	ldr	r3, [sp, #4]
 8008762:	3b01      	subs	r3, #1
 8008764:	9301      	str	r3, [sp, #4]
     while(wait_loop_index != 0UL)
 8008766:	9b01      	ldr	r3, [sp, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d1f9      	bne.n	8008760 <HAL_COMP_Start_IT+0x54>
 HAL_StatusTypeDef status = HAL_OK;
 800876c:	2000      	movs	r0, #0
}
 800876e:	b003      	add	sp, #12
 8008770:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008774:	4770      	bx	lr
 8008776:	bf00      	nop
 8008778:	24000310 	.word	0x24000310
 800877c:	053e2d63 	.word	0x053e2d63

08008780 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ Handler. 
  * @param  hcomp COMP handle
  * @retval HAL status
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8008780:	b510      	push	{r4, lr}
 8008782:	4604      	mov	r4, r0
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008784:	4a1e      	ldr	r2, [pc, #120]	; (8008800 <HAL_COMP_IRQHandler+0x80>)

 
 } 
#else
    /* Check COMP EXTI flag */
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 8008786:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800878a:	6823      	ldr	r3, [r4, #0]
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 800878c:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8008790:	4293      	cmp	r3, r2
 8008792:	bf14      	ite	ne
 8008794:	f44f 1200 	movne.w	r2, #2097152	; 0x200000
 8008798:	f44f 1280 	moveq.w	r2, #1048576	; 0x100000
    if(READ_BIT(EXTI->PR1, exti_line) != 0UL)
 800879c:	4210      	tst	r0, r2
 800879e:	d00a      	beq.n	80087b6 <HAL_COMP_IRQHandler+0x36>
    {    
       /* Check whether comparator is in independent or window mode */
        if(READ_BIT(COMP12_COMMON->CFGR, COMP_CFGRx_WINMODE) != 0UL)
 80087a0:	4b18      	ldr	r3, [pc, #96]	; (8008804 <HAL_COMP_IRQHandler+0x84>)
 80087a2:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80087a6:	06d8      	lsls	r0, r3, #27
 80087a8:	d425      	bmi.n	80087f6 <HAL_COMP_IRQHandler+0x76>
          WRITE_REG(EXTI->PR1, (COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
        }
        else
        {
          /* Clear COMP EXTI line pending bit */
          WRITE_REG(EXTI->PR1, exti_line);
 80087aa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80087ae:	4620      	mov	r0, r4
 80087b0:	f7fc f96e 	bl	8004a90 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
#endif /*DUAL_CORE*/

   /* Get COMP interrupt source */
  if (__HAL_COMP_GET_IT_SOURCE(hcomp, COMP_IT_EN) != RESET)
 80087b4:	6823      	ldr	r3, [r4, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	0652      	lsls	r2, r2, #25
 80087ba:	d51b      	bpl.n	80087f4 <HAL_COMP_IRQHandler+0x74>
  {

    if((__HAL_COMP_GET_FLAG( COMP_FLAG_C1I)) != 0UL)
 80087bc:	4a12      	ldr	r2, [pc, #72]	; (8008808 <HAL_COMP_IRQHandler+0x88>)
 80087be:	6811      	ldr	r1, [r2, #0]
 80087c0:	03c8      	lsls	r0, r1, #15
 80087c2:	d506      	bpl.n	80087d2 <HAL_COMP_IRQHandler+0x52>
    {
      /* Clear the COMP channel 1 interrupt flag */
         __HAL_COMP_CLEAR_C1IFLAG();
 80087c4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80087c8:	6051      	str	r1, [r2, #4]
   
      /* Disable COMP interrupt */
       __HAL_COMP_DISABLE_IT(hcomp,COMP_IT_EN);
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087d0:	601a      	str	r2, [r3, #0]
   
    }
    if((__HAL_COMP_GET_FLAG( COMP_FLAG_C2I)) != 0UL)
 80087d2:	4a0d      	ldr	r2, [pc, #52]	; (8008808 <HAL_COMP_IRQHandler+0x88>)
 80087d4:	6811      	ldr	r1, [r2, #0]
 80087d6:	0389      	lsls	r1, r1, #14
 80087d8:	d506      	bpl.n	80087e8 <HAL_COMP_IRQHandler+0x68>
    {
     /* Clear the COMP channel 2 interrupt flag */
       __HAL_COMP_CLEAR_C2IFLAG();
 80087da:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80087de:	6051      	str	r1, [r2, #4]
   
     /* Disable COMP interrupt */
     __HAL_COMP_DISABLE_IT(hcomp,COMP_IT_EN);
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087e6:	601a      	str	r2, [r3, #0]
       
    }

    /* Change COMP state */
    hcomp->State = HAL_COMP_STATE_READY;
 80087e8:	2301      	movs	r3, #1

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 80087ea:	4620      	mov	r0, r4
    hcomp->State = HAL_COMP_STATE_READY;
 80087ec:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
    HAL_COMP_TriggerCallback(hcomp);
 80087f0:	f7fc f94e 	bl	8004a90 <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }    
 

}
 80087f4:	bd10      	pop	{r4, pc}
          WRITE_REG(EXTI->PR1, (COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 80087f6:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80087fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80087fe:	e7d6      	b.n	80087ae <HAL_COMP_IRQHandler+0x2e>
 8008800:	5800380c 	.word	0x5800380c
 8008804:	58003000 	.word	0x58003000
 8008808:	58003800 	.word	0x58003800

0800880c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800880c:	4906      	ldr	r1, [pc, #24]	; (8008828 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800880e:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008812:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8008814:	4b05      	ldr	r3, [pc, #20]	; (800882c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008816:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008818:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800881c:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008820:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8008822:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8008824:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8008826:	4770      	bx	lr
 8008828:	e000ed00 	.word	0xe000ed00
 800882c:	05fa0000 	.word	0x05fa0000

08008830 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008830:	4b1b      	ldr	r3, [pc, #108]	; (80088a0 <HAL_NVIC_SetPriority+0x70>)
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008838:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800883a:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800883e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008842:	f1be 0f04 	cmp.w	lr, #4
 8008846:	bf28      	it	cs
 8008848:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800884c:	f1bc 0f06 	cmp.w	ip, #6
 8008850:	d91a      	bls.n	8008888 <HAL_NVIC_SetPriority+0x58>
 8008852:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008854:	f04f 3cff 	mov.w	ip, #4294967295
 8008858:	fa0c fc03 	lsl.w	ip, ip, r3
 800885c:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008860:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8008864:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008866:	fa0c fc0e 	lsl.w	ip, ip, lr
 800886a:	ea21 010c 	bic.w	r1, r1, ip
 800886e:	fa01 f103 	lsl.w	r1, r1, r3
 8008872:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8008876:	db0a      	blt.n	800888e <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008878:	0109      	lsls	r1, r1, #4
 800887a:	4b0a      	ldr	r3, [pc, #40]	; (80088a4 <HAL_NVIC_SetPriority+0x74>)
 800887c:	b2c9      	uxtb	r1, r1
 800887e:	4403      	add	r3, r0
 8008880:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8008884:	f85d fb04 	ldr.w	pc, [sp], #4
 8008888:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800888a:	4613      	mov	r3, r2
 800888c:	e7e8      	b.n	8008860 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800888e:	f000 000f 	and.w	r0, r0, #15
 8008892:	0109      	lsls	r1, r1, #4
 8008894:	4b04      	ldr	r3, [pc, #16]	; (80088a8 <HAL_NVIC_SetPriority+0x78>)
 8008896:	b2c9      	uxtb	r1, r1
 8008898:	4403      	add	r3, r0
 800889a:	7619      	strb	r1, [r3, #24]
 800889c:	f85d fb04 	ldr.w	pc, [sp], #4
 80088a0:	e000ed00 	.word	0xe000ed00
 80088a4:	e000e100 	.word	0xe000e100
 80088a8:	e000ecfc 	.word	0xe000ecfc

080088ac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80088ac:	2800      	cmp	r0, #0
 80088ae:	db07      	blt.n	80088c0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80088b0:	2301      	movs	r3, #1
 80088b2:	f000 011f 	and.w	r1, r0, #31
 80088b6:	4a03      	ldr	r2, [pc, #12]	; (80088c4 <HAL_NVIC_EnableIRQ+0x18>)
 80088b8:	0940      	lsrs	r0, r0, #5
 80088ba:	408b      	lsls	r3, r1
 80088bc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	e000e100 	.word	0xe000e100

080088c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80088c8:	1e43      	subs	r3, r0, #1
 80088ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80088ce:	d20c      	bcs.n	80088ea <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80088d0:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80088d4:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80088d6:	4906      	ldr	r1, [pc, #24]	; (80088f0 <HAL_SYSTICK_Config+0x28>)
 80088d8:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80088dc:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80088de:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80088e0:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80088e4:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80088e6:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80088e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80088ea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	e000ed00 	.word	0xe000ed00

080088f4 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80088f4:	b188      	cbz	r0, 800891a <HAL_DAC_Init+0x26>
{
 80088f6:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80088f8:	7903      	ldrb	r3, [r0, #4]
 80088fa:	4604      	mov	r4, r0
 80088fc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008900:	b13b      	cbz	r3, 8008912 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008902:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8008904:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008906:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8008908:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800890a:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800890c:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800890e:	7122      	strb	r2, [r4, #4]
}
 8008910:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8008912:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8008914:	f7fe f852 	bl	80069bc <HAL_DAC_MspInit>
 8008918:	e7f3      	b.n	8008902 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800891a:	2001      	movs	r0, #1
}
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop

08008920 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008920:	7942      	ldrb	r2, [r0, #5]
 8008922:	2a01      	cmp	r2, #1
 8008924:	d02e      	beq.n	8008984 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008926:	4603      	mov	r3, r0
 8008928:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800892c:	6800      	ldr	r0, [r0, #0]
 800892e:	2201      	movs	r2, #1
{
 8008930:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 8008932:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8008936:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800893a:	6804      	ldr	r4, [r0, #0]
 800893c:	fa02 f20e 	lsl.w	r2, r2, lr
 8008940:	4322      	orrs	r2, r4
 8008942:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008944:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8008946:	b969      	cbnz	r1, 8008964 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008948:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 800894c:	4562      	cmp	r2, ip
 800894e:	d103      	bne.n	8008958 <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008950:	6842      	ldr	r2, [r0, #4]
 8008952:	f042 0201 	orr.w	r2, r2, #1
 8008956:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008958:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 800895a:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 800895c:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 800895e:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8008960:	715a      	strb	r2, [r3, #5]
}
 8008962:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008964:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008968:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 800896c:	4562      	cmp	r2, ip
 800896e:	d1f3      	bne.n	8008958 <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008970:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 8008972:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008974:	f042 0202 	orr.w	r2, r2, #2
 8008978:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 800897a:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 800897c:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 800897e:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8008980:	715a      	strb	r2, [r3, #5]
}
 8008982:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8008984:	2002      	movs	r0, #2
}
 8008986:	4770      	bx	lr

08008988 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800898c:	7940      	ldrb	r0, [r0, #5]
{
 800898e:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8008990:	2801      	cmp	r0, #1
 8008992:	d053      	beq.n	8008a3c <HAL_DAC_Start_DMA+0xb4>
 8008994:	460d      	mov	r5, r1
 8008996:	4611      	mov	r1, r2
 8008998:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800899a:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 800899c:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800899e:	2202      	movs	r2, #2
 80089a0:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 80089a2:	bb3d      	cbnz	r5, 80089f4 <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80089a4:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 80089a6:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80089a8:	4a37      	ldr	r2, [pc, #220]	; (8008a88 <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80089aa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008a90 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80089ae:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80089b0:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80089b2:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80089b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80089ba:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 8008a94 <HAL_DAC_Start_DMA+0x10c>
 80089be:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80089c2:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 80089c4:	d042      	beq.n	8008a4c <HAL_DAC_Start_DMA+0xc4>
 80089c6:	2f08      	cmp	r7, #8
 80089c8:	d03d      	beq.n	8008a46 <HAL_DAC_Start_DMA+0xbe>
 80089ca:	2f00      	cmp	r7, #0
 80089cc:	d038      	beq.n	8008a40 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80089ce:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80089d0:	6837      	ldr	r7, [r6, #0]
 80089d2:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 80089d6:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80089d8:	f000 fd1a 	bl	8009410 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80089dc:	2300      	movs	r3, #0
 80089de:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80089e0:	bb38      	cbnz	r0, 8008a32 <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80089e2:	6822      	ldr	r2, [r4, #0]
 80089e4:	f005 0510 	and.w	r5, r5, #16
 80089e8:	2301      	movs	r3, #1
 80089ea:	6811      	ldr	r1, [r2, #0]
 80089ec:	40ab      	lsls	r3, r5
 80089ee:	430b      	orrs	r3, r1
 80089f0:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80089f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80089f4:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 80089f6:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80089f8:	4a24      	ldr	r2, [pc, #144]	; (8008a8c <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80089fa:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8008a98 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80089fe:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008a00:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008a02:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008a06:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008a0a:	f8df c090 	ldr.w	ip, [pc, #144]	; 8008a9c <HAL_DAC_Start_DMA+0x114>
 8008a0e:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008a12:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8008a14:	d02f      	beq.n	8008a76 <HAL_DAC_Start_DMA+0xee>
 8008a16:	2f08      	cmp	r7, #8
 8008a18:	d024      	beq.n	8008a64 <HAL_DAC_Start_DMA+0xdc>
 8008a1a:	b1d7      	cbz	r7, 8008a52 <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a1c:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008a1e:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a20:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008a24:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008a26:	f000 fcf3 	bl	8009410 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8008a2e:	2800      	cmp	r0, #0
 8008a30:	d0d7      	beq.n	80089e2 <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008a32:	6923      	ldr	r3, [r4, #16]
 8008a34:	f043 0304 	orr.w	r3, r3, #4
 8008a38:	6123      	str	r3, [r4, #16]
}
 8008a3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8008a3c:	2002      	movs	r0, #2
}
 8008a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008a40:	f106 0208 	add.w	r2, r6, #8
        break;
 8008a44:	e7c4      	b.n	80089d0 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008a46:	f106 0210 	add.w	r2, r6, #16
        break;
 8008a4a:	e7c1      	b.n	80089d0 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008a4c:	f106 020c 	add.w	r2, r6, #12
        break;
 8008a50:	e7be      	b.n	80089d0 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a52:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008a54:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a58:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008a5c:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008a5e:	f000 fcd7 	bl	8009410 <HAL_DMA_Start_IT>
 8008a62:	e7e2      	b.n	8008a2a <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a64:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008a66:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a6a:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008a6e:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008a70:	f000 fcce 	bl	8009410 <HAL_DMA_Start_IT>
 8008a74:	e7d9      	b.n	8008a2a <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a76:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008a78:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008a7c:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008a80:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008a82:	f000 fcc5 	bl	8009410 <HAL_DMA_Start_IT>
 8008a86:	e7d0      	b.n	8008a2a <HAL_DAC_Start_DMA+0xa2>
 8008a88:	08008ad1 	.word	0x08008ad1
 8008a8c:	08008cd1 	.word	0x08008cd1
 8008a90:	08008ae1 	.word	0x08008ae1
 8008a94:	08008af1 	.word	0x08008af1
 8008a98:	08008ce5 	.word	0x08008ce5
 8008a9c:	08008cf5 	.word	0x08008cf5

08008aa0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008aa0:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8008aa2:	6800      	ldr	r0, [r0, #0]
{
 8008aa4:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 8008aa6:	2400      	movs	r4, #0
 8008aa8:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8008aaa:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8008aac:	b951      	cbnz	r1, 8008ac4 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8008aae:	9901      	ldr	r1, [sp, #4]
 8008ab0:	3108      	adds	r1, #8
 8008ab2:	440a      	add	r2, r1
 8008ab4:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8008ab6:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8008ab8:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8008aba:	6013      	str	r3, [r2, #0]
}
 8008abc:	b003      	add	sp, #12
 8008abe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ac2:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8008ac4:	9901      	ldr	r1, [sp, #4]
 8008ac6:	3114      	adds	r1, #20
 8008ac8:	440a      	add	r2, r1
 8008aca:	9201      	str	r2, [sp, #4]
 8008acc:	e7f3      	b.n	8008ab6 <HAL_DAC_SetValue+0x16>
 8008ace:	bf00      	nop

08008ad0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008ad0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ad2:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f7fc f99f 	bl	8004e18 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008ada:	2301      	movs	r3, #1
 8008adc:	7123      	strb	r3, [r4, #4]
}
 8008ade:	bd10      	pop	{r4, pc}

08008ae0 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008ae0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8008ae2:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008ae4:	f7fc f9a0 	bl	8004e28 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008ae8:	bd08      	pop	{r3, pc}
 8008aea:	bf00      	nop

08008aec <HAL_DAC_ErrorCallbackCh1>:
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop

08008af0 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8008af0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008af2:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008af4:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008af6:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008af8:	f043 0304 	orr.w	r3, r3, #4
 8008afc:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008afe:	f7ff fff5 	bl	8008aec <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008b02:	2301      	movs	r3, #1
 8008b04:	7123      	strb	r3, [r4, #4]
}
 8008b06:	bd10      	pop	{r4, pc}

08008b08 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8008b08:	4770      	bx	lr
 8008b0a:	bf00      	nop

08008b0c <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008b0c:	6803      	ldr	r3, [r0, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	0491      	lsls	r1, r2, #18
{
 8008b12:	b510      	push	{r4, lr}
 8008b14:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008b16:	d502      	bpl.n	8008b1e <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8008b18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b1a:	0492      	lsls	r2, r2, #18
 8008b1c:	d418      	bmi.n	8008b50 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	0091      	lsls	r1, r2, #2
 8008b22:	d502      	bpl.n	8008b2a <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8008b24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b26:	0092      	lsls	r2, r2, #2
 8008b28:	d400      	bmi.n	8008b2c <HAL_DAC_IRQHandler+0x20>
}
 8008b2a:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8008b2c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008b2e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008b32:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8008b34:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8008b36:	6922      	ldr	r2, [r4, #16]
 8008b38:	f042 0202 	orr.w	r2, r2, #2
 8008b3c:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008b3e:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8008b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008b4a:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008b4c:	f000 b8de 	b.w	8008d0c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8008b50:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008b52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8008b56:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8008b58:	6902      	ldr	r2, [r0, #16]
 8008b5a:	f042 0201 	orr.w	r2, r2, #1
 8008b5e:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008b60:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008b62:	681a      	ldr	r2, [r3, #0]
 8008b64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008b68:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8008b6a:	f7ff ffcd 	bl	8008b08 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	e7d5      	b.n	8008b1e <HAL_DAC_IRQHandler+0x12>
 8008b72:	bf00      	nop

08008b74 <HAL_DAC_ConfigChannel>:
{
 8008b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8008b78:	7943      	ldrb	r3, [r0, #5]
{
 8008b7a:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008b7c:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	f000 8097 	beq.w	8008cb2 <HAL_DAC_ConfigChannel+0x13e>
 8008b84:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008b86:	2904      	cmp	r1, #4
 8008b88:	4605      	mov	r5, r0
 8008b8a:	4614      	mov	r4, r2
  __HAL_LOCK(hdac);
 8008b8c:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008b8e:	f04f 0302 	mov.w	r3, #2
 8008b92:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008b94:	d044      	beq.n	8008c20 <HAL_DAC_ConfigChannel+0xac>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008b96:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8008b9a:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008b9c:	6933      	ldr	r3, [r6, #16]
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d108      	bne.n	8008bb4 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008ba2:	231f      	movs	r3, #31
    tmpreg1 = hdac->Instance->CCR;
 8008ba4:	6b84      	ldr	r4, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008ba6:	4093      	lsls	r3, r2
 8008ba8:	ea24 0403 	bic.w	r4, r4, r3
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bac:	6973      	ldr	r3, [r6, #20]
 8008bae:	4093      	lsls	r3, r2
 8008bb0:	4323      	orrs	r3, r4
    hdac->Instance->CCR = tmpreg1;
 8008bb2:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008bb4:	2307      	movs	r3, #7
  tmpreg1 = hdac->Instance->MCR;
 8008bb6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008bb8:	4093      	lsls	r3, r2
 8008bba:	ea24 0403 	bic.w	r4, r4, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008bbe:	e9d6 7302 	ldrd	r7, r3, [r6, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d028      	beq.n	8008c18 <HAL_DAC_ConfigChannel+0xa4>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d028      	beq.n	8008c1c <HAL_DAC_ConfigChannel+0xa8>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008bca:	fab7 f387 	clz	r3, r7
 8008bce:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008bd0:	433b      	orrs	r3, r7
 8008bd2:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bd4:	6871      	ldr	r1, [r6, #4]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bd6:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bd8:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bda:	4323      	orrs	r3, r4
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008bdc:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 8008be0:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008be2:	4094      	lsls	r4, r2
 8008be4:	6803      	ldr	r3, [r0, #0]
 8008be6:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008bea:	f640 74fe 	movw	r4, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008bee:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008bf0:	4094      	lsls	r4, r2
  tmpreg1 = hdac->Instance->CR;
 8008bf2:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008bf4:	ea23 0304 	bic.w	r3, r3, r4
  hdac->State = HAL_DAC_STATE_READY;
 8008bf8:	2401      	movs	r4, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008bfa:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008bfc:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 8008bfe:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008c00:	fa01 f202 	lsl.w	r2, r1, r2
 8008c04:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(hdac);
 8008c06:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008c08:	ea23 0302 	bic.w	r3, r3, r2
 8008c0c:	6003      	str	r3, [r0, #0]
  return HAL_OK;
 8008c0e:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 8008c10:	712c      	strb	r4, [r5, #4]
  __HAL_UNLOCK(hdac);
 8008c12:	7169      	strb	r1, [r5, #5]
}
 8008c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	e7d9      	b.n	8008bd0 <HAL_DAC_ConfigChannel+0x5c>
    connectOnChip = DAC_MCR_MODE1_0;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e7d7      	b.n	8008bd0 <HAL_DAC_ConfigChannel+0x5c>
    tickstart = HAL_GetTick();
 8008c20:	f7fe fa5e 	bl	80070e0 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008c24:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8008c26:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 8008c2a:	bb1c      	cbnz	r4, 8008c74 <HAL_DAC_ConfigChannel+0x100>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008c2c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8008cc8 <HAL_DAC_ConfigChannel+0x154>
 8008c30:	ea13 0f08 	tst.w	r3, r8
 8008c34:	d00d      	beq.n	8008c52 <HAL_DAC_ConfigChannel+0xde>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008c36:	f7fe fa53 	bl	80070e0 <HAL_GetTick>
 8008c3a:	1bc3      	subs	r3, r0, r7
 8008c3c:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008c3e:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008c40:	d903      	bls.n	8008c4a <HAL_DAC_ConfigChannel+0xd6>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008c42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c44:	ea12 0f08 	tst.w	r2, r8
 8008c48:	d136      	bne.n	8008cb8 <HAL_DAC_ConfigChannel+0x144>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c4c:	ea13 0f08 	tst.w	r3, r8
 8008c50:	d1f1      	bne.n	8008c36 <HAL_DAC_ConfigChannel+0xc2>
      HAL_Delay(1);
 8008c52:	2001      	movs	r0, #1
 8008c54:	f7fe fa4a 	bl	80070ec <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008c58:	6828      	ldr	r0, [r5, #0]
 8008c5a:	69b3      	ldr	r3, [r6, #24]
 8008c5c:	6403      	str	r3, [r0, #64]	; 0x40
 8008c5e:	e011      	b.n	8008c84 <HAL_DAC_ConfigChannel+0x110>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008c60:	f7fe fa3e 	bl	80070e0 <HAL_GetTick>
 8008c64:	1bc3      	subs	r3, r0, r7
 8008c66:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008c68:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008c6a:	d902      	bls.n	8008c72 <HAL_DAC_ConfigChannel+0xfe>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008c6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c6e:	2a00      	cmp	r2, #0
 8008c70:	db22      	blt.n	8008cb8 <HAL_DAC_ConfigChannel+0x144>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	dbf3      	blt.n	8008c60 <HAL_DAC_ConfigChannel+0xec>
      HAL_Delay(1U);
 8008c78:	2001      	movs	r0, #1
 8008c7a:	f7fe fa37 	bl	80070ec <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008c7e:	6828      	ldr	r0, [r5, #0]
 8008c80:	69b3      	ldr	r3, [r6, #24]
 8008c82:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008c84:	f004 0210 	and.w	r2, r4, #16
 8008c88:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8008c8c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8008c8e:	4091      	lsls	r1, r2
 8008c90:	ea23 0301 	bic.w	r3, r3, r1
 8008c94:	69f1      	ldr	r1, [r6, #28]
 8008c96:	4091      	lsls	r1, r2
 8008c98:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008c9a:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008c9c:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008c9e:	4091      	lsls	r1, r2
 8008ca0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008ca2:	ea23 0301 	bic.w	r3, r3, r1
 8008ca6:	6a31      	ldr	r1, [r6, #32]
 8008ca8:	4091      	lsls	r1, r2
 8008caa:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008cac:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008cae:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008cb0:	e774      	b.n	8008b9c <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8008cb2:	2002      	movs	r0, #2
}
 8008cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008cb8:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008cba:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008cbc:	f043 0308 	orr.w	r3, r3, #8
            return HAL_TIMEOUT;
 8008cc0:	4610      	mov	r0, r2
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008cc2:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008cc4:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 8008cc6:	e7a5      	b.n	8008c14 <HAL_DAC_ConfigChannel+0xa0>
 8008cc8:	20008000 	.word	0x20008000

08008ccc <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop

08008cd0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008cd0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cd2:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f7ff fff9 	bl	8008ccc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008cda:	2301      	movs	r3, #1
 8008cdc:	7123      	strb	r3, [r4, #4]
}
 8008cde:	bd10      	pop	{r4, pc}

08008ce0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop

08008ce4 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008ce4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8008ce6:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008ce8:	f7ff fffa 	bl	8008ce0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008cec:	bd08      	pop	{r3, pc}
 8008cee:	bf00      	nop

08008cf0 <HAL_DACEx_ErrorCallbackCh2>:
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop

08008cf4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008cf4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cf6:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008cf8:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008cfa:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008cfc:	f043 0304 	orr.w	r3, r3, #4
 8008d00:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008d02:	f7ff fff5 	bl	8008cf0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008d06:	2301      	movs	r3, #1
 8008d08:	7123      	strb	r3, [r4, #4]
}
 8008d0a:	bd10      	pop	{r4, pc}

08008d0c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8008d0c:	4770      	bx	lr
 8008d0e:	bf00      	nop

08008d10 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d10:	6802      	ldr	r2, [r0, #0]
{
 8008d12:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d14:	4b32      	ldr	r3, [pc, #200]	; (8008de0 <DMA_CalcBaseAndBitshift+0xd0>)
 8008d16:	4833      	ldr	r0, [pc, #204]	; (8008de4 <DMA_CalcBaseAndBitshift+0xd4>)
{
 8008d18:	b470      	push	{r4, r5, r6}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d1a:	4e33      	ldr	r6, [pc, #204]	; (8008de8 <DMA_CalcBaseAndBitshift+0xd8>)
 8008d1c:	4d33      	ldr	r5, [pc, #204]	; (8008dec <DMA_CalcBaseAndBitshift+0xdc>)
 8008d1e:	42b2      	cmp	r2, r6
 8008d20:	bf18      	it	ne
 8008d22:	429a      	cmpne	r2, r3
 8008d24:	4c32      	ldr	r4, [pc, #200]	; (8008df0 <DMA_CalcBaseAndBitshift+0xe0>)
 8008d26:	bf0c      	ite	eq
 8008d28:	2301      	moveq	r3, #1
 8008d2a:	2300      	movne	r3, #0
 8008d2c:	42aa      	cmp	r2, r5
 8008d2e:	bf08      	it	eq
 8008d30:	f043 0301 	orreq.w	r3, r3, #1
 8008d34:	42a2      	cmp	r2, r4
 8008d36:	bf08      	it	eq
 8008d38:	f043 0301 	orreq.w	r3, r3, #1
 8008d3c:	3430      	adds	r4, #48	; 0x30
 8008d3e:	4282      	cmp	r2, r0
 8008d40:	bf08      	it	eq
 8008d42:	f043 0301 	orreq.w	r3, r3, #1
 8008d46:	3030      	adds	r0, #48	; 0x30
 8008d48:	42a2      	cmp	r2, r4
 8008d4a:	bf08      	it	eq
 8008d4c:	f043 0301 	orreq.w	r3, r3, #1
 8008d50:	3430      	adds	r4, #48	; 0x30
 8008d52:	4282      	cmp	r2, r0
 8008d54:	bf08      	it	eq
 8008d56:	f043 0301 	orreq.w	r3, r3, #1
 8008d5a:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8008d5e:	42a2      	cmp	r2, r4
 8008d60:	bf08      	it	eq
 8008d62:	f043 0301 	orreq.w	r3, r3, #1
 8008d66:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8008d6a:	4282      	cmp	r2, r0
 8008d6c:	bf08      	it	eq
 8008d6e:	f043 0301 	orreq.w	r3, r3, #1
 8008d72:	3030      	adds	r0, #48	; 0x30
 8008d74:	42a2      	cmp	r2, r4
 8008d76:	bf08      	it	eq
 8008d78:	f043 0301 	orreq.w	r3, r3, #1
 8008d7c:	3430      	adds	r4, #48	; 0x30
 8008d7e:	4282      	cmp	r2, r0
 8008d80:	bf08      	it	eq
 8008d82:	f043 0301 	orreq.w	r3, r3, #1
 8008d86:	3030      	adds	r0, #48	; 0x30
 8008d88:	42a2      	cmp	r2, r4
 8008d8a:	bf08      	it	eq
 8008d8c:	f043 0301 	orreq.w	r3, r3, #1
 8008d90:	3430      	adds	r4, #48	; 0x30
 8008d92:	4282      	cmp	r2, r0
 8008d94:	bf08      	it	eq
 8008d96:	f043 0301 	orreq.w	r3, r3, #1
 8008d9a:	3030      	adds	r0, #48	; 0x30
 8008d9c:	42a2      	cmp	r2, r4
 8008d9e:	bf08      	it	eq
 8008da0:	f043 0301 	orreq.w	r3, r3, #1
 8008da4:	4282      	cmp	r2, r0
 8008da6:	bf08      	it	eq
 8008da8:	f043 0301 	orreq.w	r3, r3, #1
 8008dac:	b913      	cbnz	r3, 8008db4 <DMA_CalcBaseAndBitshift+0xa4>
 8008dae:	4b11      	ldr	r3, [pc, #68]	; (8008df4 <DMA_CalcBaseAndBitshift+0xe4>)
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d112      	bne.n	8008dda <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008db4:	b2d3      	uxtb	r3, r2
 8008db6:	4810      	ldr	r0, [pc, #64]	; (8008df8 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008db8:	4c10      	ldr	r4, [pc, #64]	; (8008dfc <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008dba:	3b10      	subs	r3, #16
 8008dbc:	fba0 5003 	umull	r5, r0, r0, r3

    if (stream_number > 3U)
 8008dc0:	2b5f      	cmp	r3, #95	; 0x5f
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008dc2:	ea4f 1010 	mov.w	r0, r0, lsr #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008dc6:	5c20      	ldrb	r0, [r4, r0]
 8008dc8:	65c8      	str	r0, [r1, #92]	; 0x5c
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008dca:	480d      	ldr	r0, [pc, #52]	; (8008e00 <DMA_CalcBaseAndBitshift+0xf0>)
 8008dcc:	ea00 0002 	and.w	r0, r0, r2
 8008dd0:	bf88      	it	hi
 8008dd2:	3004      	addhi	r0, #4
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008dd4:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8008dd6:	bc70      	pop	{r4, r5, r6}
 8008dd8:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008dda:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 8008dde:	e7f9      	b.n	8008dd4 <DMA_CalcBaseAndBitshift+0xc4>
 8008de0:	40020010 	.word	0x40020010
 8008de4:	40020070 	.word	0x40020070
 8008de8:	40020028 	.word	0x40020028
 8008dec:	40020040 	.word	0x40020040
 8008df0:	40020058 	.word	0x40020058
 8008df4:	400204b8 	.word	0x400204b8
 8008df8:	aaaaaaab 	.word	0xaaaaaaab
 8008dfc:	0801837c 	.word	0x0801837c
 8008e00:	fffffc00 	.word	0xfffffc00

08008e04 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008e04:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008e06:	4a27      	ldr	r2, [pc, #156]	; (8008ea4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8008e08:	4927      	ldr	r1, [pc, #156]	; (8008ea8 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8008e0a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008e0c:	4d27      	ldr	r5, [pc, #156]	; (8008eac <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8008e0e:	4c28      	ldr	r4, [pc, #160]	; (8008eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8008e10:	42ab      	cmp	r3, r5
 8008e12:	bf18      	it	ne
 8008e14:	4293      	cmpne	r3, r2
 8008e16:	bf0c      	ite	eq
 8008e18:	2201      	moveq	r2, #1
 8008e1a:	2200      	movne	r2, #0
 8008e1c:	428b      	cmp	r3, r1
 8008e1e:	bf08      	it	eq
 8008e20:	f042 0201 	orreq.w	r2, r2, #1
 8008e24:	3128      	adds	r1, #40	; 0x28
 8008e26:	42a3      	cmp	r3, r4
 8008e28:	bf08      	it	eq
 8008e2a:	f042 0201 	orreq.w	r2, r2, #1
 8008e2e:	3428      	adds	r4, #40	; 0x28
 8008e30:	428b      	cmp	r3, r1
 8008e32:	bf08      	it	eq
 8008e34:	f042 0201 	orreq.w	r2, r2, #1
 8008e38:	3128      	adds	r1, #40	; 0x28
 8008e3a:	42a3      	cmp	r3, r4
 8008e3c:	bf08      	it	eq
 8008e3e:	f042 0201 	orreq.w	r2, r2, #1
 8008e42:	428b      	cmp	r3, r1
 8008e44:	bf08      	it	eq
 8008e46:	f042 0201 	orreq.w	r2, r2, #1
 8008e4a:	b912      	cbnz	r2, 8008e52 <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8008e4c:	4a19      	ldr	r2, [pc, #100]	; (8008eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d113      	bne.n	8008e7a <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	4918      	ldr	r1, [pc, #96]	; (8008eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008e56:	4a19      	ldr	r2, [pc, #100]	; (8008ebc <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008e58:	3b08      	subs	r3, #8
 8008e5a:	4c19      	ldr	r4, [pc, #100]	; (8008ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
 8008e5c:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008e60:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008e62:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008e66:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008e6a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e70:	6683      	str	r3, [r0, #104]	; 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008e72:	e9c0 2418 	strd	r2, r4, [r0, #96]	; 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008e76:	bc30      	pop	{r4, r5}
 8008e78:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008e7a:	b2d9      	uxtb	r1, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008e7c:	4a11      	ldr	r2, [pc, #68]	; (8008ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008e7e:	4c12      	ldr	r4, [pc, #72]	; (8008ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
 8008e80:	3910      	subs	r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008e82:	441a      	add	r2, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008e84:	fba4 4101 	umull	r4, r1, r4, r1
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008e88:	2aa8      	cmp	r2, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008e8a:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008e8e:	d800      	bhi.n	8008e92 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8008e90:	3108      	adds	r1, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008e92:	4a0e      	ldr	r2, [pc, #56]	; (8008ecc <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008e94:	f001 041f 	and.w	r4, r1, #31
 8008e98:	2301      	movs	r3, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008e9a:	440a      	add	r2, r1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008e9c:	40a3      	lsls	r3, r4
 8008e9e:	4c0c      	ldr	r4, [pc, #48]	; (8008ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008ea0:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008ea2:	e7e5      	b.n	8008e70 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8008ea4:	58025408 	.word	0x58025408
 8008ea8:	58025430 	.word	0x58025430
 8008eac:	5802541c 	.word	0x5802541c
 8008eb0:	58025444 	.word	0x58025444
 8008eb4:	58025494 	.word	0x58025494
 8008eb8:	cccccccd 	.word	0xcccccccd
 8008ebc:	16009600 	.word	0x16009600
 8008ec0:	58025880 	.word	0x58025880
 8008ec4:	bffdfbf0 	.word	0xbffdfbf0
 8008ec8:	aaaaaaab 	.word	0xaaaaaaab
 8008ecc:	10008200 	.word	0x10008200
 8008ed0:	40020880 	.word	0x40020880

08008ed4 <HAL_DMA_Init>:
{
 8008ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed8:	4605      	mov	r5, r0
 8008eda:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8008edc:	f7fe f900 	bl	80070e0 <HAL_GetTick>
  if(hdma == NULL)
 8008ee0:	2d00      	cmp	r5, #0
 8008ee2:	f000 8199 	beq.w	8009218 <HAL_DMA_Init+0x344>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008ee6:	682c      	ldr	r4, [r5, #0]
 8008ee8:	4606      	mov	r6, r0
 8008eea:	4ba0      	ldr	r3, [pc, #640]	; (800916c <HAL_DMA_Init+0x298>)
 8008eec:	429c      	cmp	r4, r3
 8008eee:	d048      	beq.n	8008f82 <HAL_DMA_Init+0xae>
 8008ef0:	3318      	adds	r3, #24
 8008ef2:	429c      	cmp	r4, r3
 8008ef4:	d045      	beq.n	8008f82 <HAL_DMA_Init+0xae>
 8008ef6:	3330      	adds	r3, #48	; 0x30
 8008ef8:	4a9d      	ldr	r2, [pc, #628]	; (8009170 <HAL_DMA_Init+0x29c>)
 8008efa:	4294      	cmp	r4, r2
 8008efc:	bf18      	it	ne
 8008efe:	429c      	cmpne	r4, r3
 8008f00:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8008f04:	bf0c      	ite	eq
 8008f06:	2301      	moveq	r3, #1
 8008f08:	2300      	movne	r3, #0
 8008f0a:	4294      	cmp	r4, r2
 8008f0c:	bf08      	it	eq
 8008f0e:	f043 0301 	orreq.w	r3, r3, #1
 8008f12:	3218      	adds	r2, #24
 8008f14:	4294      	cmp	r4, r2
 8008f16:	bf08      	it	eq
 8008f18:	f043 0301 	orreq.w	r3, r3, #1
 8008f1c:	3218      	adds	r2, #24
 8008f1e:	4294      	cmp	r4, r2
 8008f20:	bf08      	it	eq
 8008f22:	f043 0301 	orreq.w	r3, r3, #1
 8008f26:	3218      	adds	r2, #24
 8008f28:	4294      	cmp	r4, r2
 8008f2a:	bf08      	it	eq
 8008f2c:	f043 0301 	orreq.w	r3, r3, #1
 8008f30:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8008f34:	4294      	cmp	r4, r2
 8008f36:	bf08      	it	eq
 8008f38:	f043 0301 	orreq.w	r3, r3, #1
 8008f3c:	3218      	adds	r2, #24
 8008f3e:	4294      	cmp	r4, r2
 8008f40:	bf08      	it	eq
 8008f42:	f043 0301 	orreq.w	r3, r3, #1
 8008f46:	3218      	adds	r2, #24
 8008f48:	4294      	cmp	r4, r2
 8008f4a:	bf08      	it	eq
 8008f4c:	f043 0301 	orreq.w	r3, r3, #1
 8008f50:	3218      	adds	r2, #24
 8008f52:	4294      	cmp	r4, r2
 8008f54:	bf08      	it	eq
 8008f56:	f043 0301 	orreq.w	r3, r3, #1
 8008f5a:	3218      	adds	r2, #24
 8008f5c:	4294      	cmp	r4, r2
 8008f5e:	bf08      	it	eq
 8008f60:	f043 0301 	orreq.w	r3, r3, #1
 8008f64:	3218      	adds	r2, #24
 8008f66:	4294      	cmp	r4, r2
 8008f68:	bf08      	it	eq
 8008f6a:	f043 0301 	orreq.w	r3, r3, #1
 8008f6e:	3218      	adds	r2, #24
 8008f70:	4294      	cmp	r4, r2
 8008f72:	bf08      	it	eq
 8008f74:	f043 0301 	orreq.w	r3, r3, #1
 8008f78:	b91b      	cbnz	r3, 8008f82 <HAL_DMA_Init+0xae>
 8008f7a:	4b7e      	ldr	r3, [pc, #504]	; (8009174 <HAL_DMA_Init+0x2a0>)
 8008f7c:	429c      	cmp	r4, r3
 8008f7e:	f040 81a4 	bne.w	80092ca <HAL_DMA_Init+0x3f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 8008f82:	2302      	movs	r3, #2
 8008f84:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	f023 0301 	bic.w	r3, r3, #1
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	e006      	b.n	8008fa6 <HAL_DMA_Init+0xd2>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f98:	f7fe f8a2 	bl	80070e0 <HAL_GetTick>
 8008f9c:	1b80      	subs	r0, r0, r6
 8008f9e:	2805      	cmp	r0, #5
 8008fa0:	f200 8120 	bhi.w	80091e4 <HAL_DMA_Init+0x310>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008fa4:	682c      	ldr	r4, [r5, #0]
 8008fa6:	6823      	ldr	r3, [r4, #0]
 8008fa8:	07df      	lsls	r7, r3, #31
 8008faa:	d4f5      	bmi.n	8008f98 <HAL_DMA_Init+0xc4>
    registerValue |=  hdma->Init.Direction           |
 8008fac:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008fb0:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8008fb2:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008fb4:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8008fb6:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008fb8:	430b      	orrs	r3, r1
 8008fba:	6969      	ldr	r1, [r5, #20]
 8008fbc:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008fbe:	69e9      	ldr	r1, [r5, #28]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008fc4:	496c      	ldr	r1, [pc, #432]	; (8009178 <HAL_DMA_Init+0x2a4>)
 8008fc6:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8008fc8:	6a28      	ldr	r0, [r5, #32]
 8008fca:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008fcc:	486b      	ldr	r0, [pc, #428]	; (800917c <HAL_DMA_Init+0x2a8>)
    registerValue |=  hdma->Init.Direction           |
 8008fce:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008fd0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8008fd2:	2904      	cmp	r1, #4
 8008fd4:	f000 8124 	beq.w	8009220 <HAL_DMA_Init+0x34c>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8008fd8:	6806      	ldr	r6, [r0, #0]
 8008fda:	4869      	ldr	r0, [pc, #420]	; (8009180 <HAL_DMA_Init+0x2ac>)
 8008fdc:	4030      	ands	r0, r6
 8008fde:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8008fe2:	f080 80dd 	bcs.w	80091a0 <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008fe6:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8008fe8:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008fea:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8008fee:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8008ff0:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	f7ff fe8c 	bl	8008d10 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008ff8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8008ffa:	233f      	movs	r3, #63	; 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008ffc:	495b      	ldr	r1, [pc, #364]	; (800916c <HAL_DMA_Init+0x298>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008ffe:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009002:	4e60      	ldr	r6, [pc, #384]	; (8009184 <HAL_DMA_Init+0x2b0>)
 8009004:	4f60      	ldr	r7, [pc, #384]	; (8009188 <HAL_DMA_Init+0x2b4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009006:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009008:	4a60      	ldr	r2, [pc, #384]	; (800918c <HAL_DMA_Init+0x2b8>)
 800900a:	1ba6      	subs	r6, r4, r6
 800900c:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800900e:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009010:	eba4 0b02 	sub.w	fp, r4, r2
 8009014:	4b5e      	ldr	r3, [pc, #376]	; (8009190 <HAL_DMA_Init+0x2bc>)
 8009016:	fab6 f686 	clz	r6, r6
 800901a:	fabb fb8b 	clz	fp, fp
 800901e:	fab7 f787 	clz	r7, r7
 8009022:	eba4 0a03 	sub.w	sl, r4, r3
 8009026:	4b5b      	ldr	r3, [pc, #364]	; (8009194 <HAL_DMA_Init+0x2c0>)
 8009028:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800902c:	485a      	ldr	r0, [pc, #360]	; (8009198 <HAL_DMA_Init+0x2c4>)
 800902e:	429c      	cmp	r4, r3
 8009030:	bf18      	it	ne
 8009032:	428c      	cmpne	r4, r1
 8009034:	f103 0318 	add.w	r3, r3, #24
 8009038:	faba fa8a 	clz	sl, sl
 800903c:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8009040:	bf0c      	ite	eq
 8009042:	2101      	moveq	r1, #1
 8009044:	2100      	movne	r1, #0
 8009046:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 800904a:	1a22      	subs	r2, r4, r0
 800904c:	429c      	cmp	r4, r3
 800904e:	bf08      	it	eq
 8009050:	f041 0101 	orreq.w	r1, r1, #1
 8009054:	3318      	adds	r3, #24
 8009056:	097f      	lsrs	r7, r7, #5
 8009058:	fab2 f282 	clz	r2, r2
 800905c:	429c      	cmp	r4, r3
 800905e:	bf08      	it	eq
 8009060:	f041 0101 	orreq.w	r1, r1, #1
 8009064:	3318      	adds	r3, #24
 8009066:	0952      	lsrs	r2, r2, #5
 8009068:	429c      	cmp	r4, r3
 800906a:	bf08      	it	eq
 800906c:	f041 0101 	orreq.w	r1, r1, #1
 8009070:	3318      	adds	r3, #24
 8009072:	9201      	str	r2, [sp, #4]
 8009074:	429c      	cmp	r4, r3
 8009076:	bf08      	it	eq
 8009078:	f041 0101 	orreq.w	r1, r1, #1
 800907c:	3318      	adds	r3, #24
 800907e:	429c      	cmp	r4, r3
 8009080:	bf08      	it	eq
 8009082:	f041 0101 	orreq.w	r1, r1, #1
 8009086:	3318      	adds	r3, #24
 8009088:	429c      	cmp	r4, r3
 800908a:	bf08      	it	eq
 800908c:	f041 0101 	orreq.w	r1, r1, #1
 8009090:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009094:	429c      	cmp	r4, r3
 8009096:	bf08      	it	eq
 8009098:	f041 0101 	orreq.w	r1, r1, #1
 800909c:	3318      	adds	r3, #24
 800909e:	429c      	cmp	r4, r3
 80090a0:	bf08      	it	eq
 80090a2:	f041 0101 	orreq.w	r1, r1, #1
 80090a6:	3318      	adds	r3, #24
 80090a8:	429c      	cmp	r4, r3
 80090aa:	bf08      	it	eq
 80090ac:	f041 0101 	orreq.w	r1, r1, #1
 80090b0:	3318      	adds	r3, #24
 80090b2:	429c      	cmp	r4, r3
 80090b4:	bf08      	it	eq
 80090b6:	f041 0101 	orreq.w	r1, r1, #1
 80090ba:	3318      	adds	r3, #24
 80090bc:	429c      	cmp	r4, r3
 80090be:	bf08      	it	eq
 80090c0:	f041 0101 	orreq.w	r1, r1, #1
 80090c4:	3318      	adds	r3, #24
 80090c6:	429c      	cmp	r4, r3
 80090c8:	bf08      	it	eq
 80090ca:	f041 0101 	orreq.w	r1, r1, #1
 80090ce:	3318      	adds	r3, #24
 80090d0:	429c      	cmp	r4, r3
 80090d2:	bf08      	it	eq
 80090d4:	f041 0101 	orreq.w	r1, r1, #1
 80090d8:	3318      	adds	r3, #24
 80090da:	429c      	cmp	r4, r3
 80090dc:	bf08      	it	eq
 80090de:	f041 0101 	orreq.w	r1, r1, #1
 80090e2:	4b2e      	ldr	r3, [pc, #184]	; (800919c <HAL_DMA_Init+0x2c8>)
 80090e4:	ea4b 0101 	orr.w	r1, fp, r1
 80090e8:	eba4 0803 	sub.w	r8, r4, r3
 80090ec:	3314      	adds	r3, #20
 80090ee:	ea4a 0101 	orr.w	r1, sl, r1
 80090f2:	fab8 f888 	clz	r8, r8
 80090f6:	eba4 0903 	sub.w	r9, r4, r3
 80090fa:	3314      	adds	r3, #20
 80090fc:	4331      	orrs	r1, r6
 80090fe:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009102:	fab9 f989 	clz	r9, r9
 8009106:	1ae3      	subs	r3, r4, r3
 8009108:	4339      	orrs	r1, r7
 800910a:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800910e:	fab3 f383 	clz	r3, r3
 8009112:	ea48 0101 	orr.w	r1, r8, r1
 8009116:	095b      	lsrs	r3, r3, #5
 8009118:	ea49 0101 	orr.w	r1, r9, r1
 800911c:	4319      	orrs	r1, r3
 800911e:	d100      	bne.n	8009122 <HAL_DMA_Init+0x24e>
 8009120:	b1da      	cbz	r2, 800915a <HAL_DMA_Init+0x286>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009122:	4628      	mov	r0, r5
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	f7ff fe6d 	bl	8008e04 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800912a:	68a9      	ldr	r1, [r5, #8]
 800912c:	9b00      	ldr	r3, [sp, #0]
 800912e:	2980      	cmp	r1, #128	; 0x80
 8009130:	d066      	beq.n	8009200 <HAL_DMA_Init+0x32c>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009132:	6868      	ldr	r0, [r5, #4]
 8009134:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8009136:	b2c4      	uxtb	r4, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009138:	3801      	subs	r0, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800913a:	e9d5 c119 	ldrd	ip, r1, [r5, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800913e:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009140:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009142:	f8cc 1004 	str.w	r1, [ip, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009146:	d862      	bhi.n	800920e <HAL_DMA_Init+0x33a>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009148:	1e61      	subs	r1, r4, #1
 800914a:	2907      	cmp	r1, #7
 800914c:	d979      	bls.n	8009242 <HAL_DMA_Init+0x36e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800914e:	6f6a      	ldr	r2, [r5, #116]	; 0x74
 8009150:	e9d5 301b 	ldrd	r3, r0, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8009154:	2100      	movs	r1, #0
 8009156:	6019      	str	r1, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009158:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800915a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800915c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800915e:	6568      	str	r0, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8009160:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8009164:	b003      	add	sp, #12
 8009166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916a:	bf00      	nop
 800916c:	40020010 	.word	0x40020010
 8009170:	40020040 	.word	0x40020040
 8009174:	400204b8 	.word	0x400204b8
 8009178:	fe10803f 	.word	0xfe10803f
 800917c:	5c001000 	.word	0x5c001000
 8009180:	ffff0000 	.word	0xffff0000
 8009184:	58025430 	.word	0x58025430
 8009188:	58025444 	.word	0x58025444
 800918c:	58025408 	.word	0x58025408
 8009190:	5802541c 	.word	0x5802541c
 8009194:	40020028 	.word	0x40020028
 8009198:	58025494 	.word	0x58025494
 800919c:	58025458 	.word	0x58025458
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80091a0:	6868      	ldr	r0, [r5, #4]
 80091a2:	f1a0 0629 	sub.w	r6, r0, #41	; 0x29
 80091a6:	2e1f      	cmp	r6, #31
 80091a8:	d925      	bls.n	80091f6 <HAL_DMA_Init+0x322>
 80091aa:	384f      	subs	r0, #79	; 0x4f
 80091ac:	2803      	cmp	r0, #3
 80091ae:	d801      	bhi.n	80091b4 <HAL_DMA_Init+0x2e0>
        registerValue |= DMA_SxCR_TRBUFF;
 80091b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80091b4:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80091b6:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80091b8:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80091ba:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80091be:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80091c2:	f47f af15 	bne.w	8008ff0 <HAL_DMA_Init+0x11c>
 80091c6:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80091c8:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80091ca:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80091cc:	2800      	cmp	r0, #0
 80091ce:	f43f af0f 	beq.w	8008ff0 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80091d2:	2a00      	cmp	r2, #0
 80091d4:	d153      	bne.n	800927e <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 80091d6:	2901      	cmp	r1, #1
 80091d8:	d072      	beq.n	80092c0 <HAL_DMA_Init+0x3ec>
 80091da:	f031 0202 	bics.w	r2, r1, #2
 80091de:	f47f af07 	bne.w	8008ff0 <HAL_DMA_Init+0x11c>
 80091e2:	e054      	b.n	800928e <HAL_DMA_Init+0x3ba>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80091e4:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80091e6:	2303      	movs	r3, #3
        return HAL_ERROR;
 80091e8:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80091ea:	656a      	str	r2, [r5, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80091ec:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 80091f0:	b003      	add	sp, #12
 80091f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80091f6:	4878      	ldr	r0, [pc, #480]	; (80093d8 <HAL_DMA_Init+0x504>)
 80091f8:	40f0      	lsrs	r0, r6
 80091fa:	07c0      	lsls	r0, r0, #31
 80091fc:	d5da      	bpl.n	80091b4 <HAL_DMA_Init+0x2e0>
 80091fe:	e7d7      	b.n	80091b0 <HAL_DMA_Init+0x2dc>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009200:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009202:	6ea9      	ldr	r1, [r5, #104]	; 0x68
 8009204:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009208:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800920a:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800920c:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 800920e:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8009210:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8009214:	676b      	str	r3, [r5, #116]	; 0x74
 8009216:	e7a0      	b.n	800915a <HAL_DMA_Init+0x286>
    return HAL_ERROR;
 8009218:	2001      	movs	r0, #1
}
 800921a:	b003      	add	sp, #12
 800921c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8009220:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009222:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	; 0x2c
 8009226:	4306      	orrs	r6, r0
 8009228:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800922a:	4e6c      	ldr	r6, [pc, #432]	; (80093dc <HAL_DMA_Init+0x508>)
 800922c:	403e      	ands	r6, r7
 800922e:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8009232:	d2b5      	bcs.n	80091a0 <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8009234:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009236:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009238:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 800923c:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009240:	e7c2      	b.n	80091c8 <HAL_DMA_Init+0x2f4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009242:	9a01      	ldr	r2, [sp, #4]
 8009244:	431a      	orrs	r2, r3
 8009246:	ea49 0902 	orr.w	r9, r9, r2
 800924a:	ea48 0809 	orr.w	r8, r8, r9
 800924e:	ea47 0708 	orr.w	r7, r7, r8
 8009252:	433e      	orrs	r6, r7
 8009254:	ea5a 0606 	orrs.w	r6, sl, r6
 8009258:	d107      	bne.n	800926a <HAL_DMA_Init+0x396>
 800925a:	f1bb 0f00 	cmp.w	fp, #0
 800925e:	d104      	bne.n	800926a <HAL_DMA_Init+0x396>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009260:	4b5f      	ldr	r3, [pc, #380]	; (80093e0 <HAL_DMA_Init+0x50c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009262:	4860      	ldr	r0, [pc, #384]	; (80093e4 <HAL_DMA_Init+0x510>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009264:	4423      	add	r3, r4
 8009266:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009268:	e003      	b.n	8009272 <HAL_DMA_Init+0x39e>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800926a:	4b5f      	ldr	r3, [pc, #380]	; (80093e8 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800926c:	485f      	ldr	r0, [pc, #380]	; (80093ec <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800926e:	4423      	add	r3, r4
 8009270:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009272:	2201      	movs	r2, #1
 8009274:	408a      	lsls	r2, r1
 8009276:	e9c5 301b 	strd	r3, r0, [r5, #108]	; 0x6c
 800927a:	676a      	str	r2, [r5, #116]	; 0x74
 800927c:	e76a      	b.n	8009154 <HAL_DMA_Init+0x280>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800927e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8009282:	d00e      	beq.n	80092a2 <HAL_DMA_Init+0x3ce>
    switch (hdma->Init.FIFOThreshold)
 8009284:	2902      	cmp	r1, #2
 8009286:	d905      	bls.n	8009294 <HAL_DMA_Init+0x3c0>
 8009288:	2903      	cmp	r1, #3
 800928a:	f47f aeb1 	bne.w	8008ff0 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800928e:	01c2      	lsls	r2, r0, #7
 8009290:	f57f aeae 	bpl.w	8008ff0 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8009294:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009296:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8009298:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800929a:	656a      	str	r2, [r5, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 800929c:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
          return HAL_ERROR;
 80092a0:	e7a6      	b.n	80091f0 <HAL_DMA_Init+0x31c>
    switch (hdma->Init.FIFOThreshold)
 80092a2:	2903      	cmp	r1, #3
 80092a4:	f63f aea4 	bhi.w	8008ff0 <HAL_DMA_Init+0x11c>
 80092a8:	a201      	add	r2, pc, #4	; (adr r2, 80092b0 <HAL_DMA_Init+0x3dc>)
 80092aa:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80092ae:	bf00      	nop
 80092b0:	08009295 	.word	0x08009295
 80092b4:	0800928f 	.word	0x0800928f
 80092b8:	08009295 	.word	0x08009295
 80092bc:	080092c1 	.word	0x080092c1
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80092c0:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80092c4:	f47f ae94 	bne.w	8008ff0 <HAL_DMA_Init+0x11c>
 80092c8:	e7e4      	b.n	8009294 <HAL_DMA_Init+0x3c0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80092ca:	4a49      	ldr	r2, [pc, #292]	; (80093f0 <HAL_DMA_Init+0x51c>)
 80092cc:	4b49      	ldr	r3, [pc, #292]	; (80093f4 <HAL_DMA_Init+0x520>)
 80092ce:	eba4 0b02 	sub.w	fp, r4, r2
 80092d2:	4e49      	ldr	r6, [pc, #292]	; (80093f8 <HAL_DMA_Init+0x524>)
 80092d4:	eba4 0a03 	sub.w	sl, r4, r3
 80092d8:	4f48      	ldr	r7, [pc, #288]	; (80093fc <HAL_DMA_Init+0x528>)
 80092da:	fabb fb8b 	clz	fp, fp
 80092de:	1ba6      	subs	r6, r4, r6
 80092e0:	faba fa8a 	clz	sl, sl
 80092e4:	333c      	adds	r3, #60	; 0x3c
 80092e6:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80092ea:	fab6 f686 	clz	r6, r6
 80092ee:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 80092f2:	1be7      	subs	r7, r4, r7
 80092f4:	eba4 0803 	sub.w	r8, r4, r3
 80092f8:	0976      	lsrs	r6, r6, #5
 80092fa:	3314      	adds	r3, #20
 80092fc:	fab7 f787 	clz	r7, r7
 8009300:	ea4b 010a 	orr.w	r1, fp, sl
 8009304:	fab8 f888 	clz	r8, r8
 8009308:	eba4 0903 	sub.w	r9, r4, r3
 800930c:	097f      	lsrs	r7, r7, #5
 800930e:	4331      	orrs	r1, r6
 8009310:	3314      	adds	r3, #20
 8009312:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009316:	fab9 f989 	clz	r9, r9
 800931a:	4339      	orrs	r1, r7
 800931c:	1ae3      	subs	r3, r4, r3
 800931e:	4838      	ldr	r0, [pc, #224]	; (8009400 <HAL_DMA_Init+0x52c>)
 8009320:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8009324:	ea48 0101 	orr.w	r1, r8, r1
 8009328:	fab3 f383 	clz	r3, r3
 800932c:	1a22      	subs	r2, r4, r0
 800932e:	ea49 0101 	orr.w	r1, r9, r1
 8009332:	095b      	lsrs	r3, r3, #5
 8009334:	fab2 f282 	clz	r2, r2
 8009338:	4319      	orrs	r1, r3
 800933a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800933e:	9201      	str	r2, [sp, #4]
 8009340:	d101      	bne.n	8009346 <HAL_DMA_Init+0x472>
 8009342:	2a00      	cmp	r2, #0
 8009344:	d041      	beq.n	80093ca <HAL_DMA_Init+0x4f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 8009346:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8009348:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800940c <HAL_DMA_Init+0x538>
    hdma->State = HAL_DMA_STATE_BUSY;
 800934c:	f885 1035 	strb.w	r1, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8009350:	2100      	movs	r1, #0
 8009352:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009356:	6821      	ldr	r1, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8009358:	ea01 0c0c 	and.w	ip, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800935c:	68a9      	ldr	r1, [r5, #8]
 800935e:	2940      	cmp	r1, #64	; 0x40
 8009360:	d030      	beq.n	80093c4 <HAL_DMA_Init+0x4f0>
 8009362:	f1a1 0180 	sub.w	r1, r1, #128	; 0x80
 8009366:	fab1 f181 	clz	r1, r1
 800936a:	0949      	lsrs	r1, r1, #5
 800936c:	ea4f 3e81 	mov.w	lr, r1, lsl #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009370:	6929      	ldr	r1, [r5, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8009372:	68e8      	ldr	r0, [r5, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009374:	08c9      	lsrs	r1, r1, #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009376:	4a23      	ldr	r2, [pc, #140]	; (8009404 <HAL_DMA_Init+0x530>)
 8009378:	9300      	str	r3, [sp, #0]
 800937a:	ea41 00d0 	orr.w	r0, r1, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800937e:	6969      	ldr	r1, [r5, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8009380:	4422      	add	r2, r4
 8009382:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009386:	69a9      	ldr	r1, [r5, #24]
 8009388:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800938c:	69e9      	ldr	r1, [r5, #28]
 800938e:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8009392:	6a29      	ldr	r1, [r5, #32]
 8009394:	ea40 1111 	orr.w	r1, r0, r1, lsr #4
 8009398:	ea41 010c 	orr.w	r1, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800939c:	ea4e 0101 	orr.w	r1, lr, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80093a0:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80093a2:	4919      	ldr	r1, [pc, #100]	; (8009408 <HAL_DMA_Init+0x534>)
 80093a4:	fba1 0102 	umull	r0, r1, r1, r2
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80093a8:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80093aa:	0909      	lsrs	r1, r1, #4
 80093ac:	0089      	lsls	r1, r1, #2
 80093ae:	65e9      	str	r1, [r5, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80093b0:	f7ff fcae 	bl	8008d10 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80093b4:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 80093b6:	9b00      	ldr	r3, [sp, #0]
 80093b8:	f001 041f 	and.w	r4, r1, #31
 80093bc:	2101      	movs	r1, #1
 80093be:	40a1      	lsls	r1, r4
 80093c0:	6041      	str	r1, [r0, #4]
 80093c2:	e6ae      	b.n	8009122 <HAL_DMA_Init+0x24e>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80093c4:	f04f 0e10 	mov.w	lr, #16
 80093c8:	e7d2      	b.n	8009370 <HAL_DMA_Init+0x49c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80093ca:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80093cc:	2303      	movs	r3, #3
    return HAL_ERROR;
 80093ce:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80093d0:	656a      	str	r2, [r5, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80093d2:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    return HAL_ERROR;
 80093d6:	e70b      	b.n	80091f0 <HAL_DMA_Init+0x31c>
 80093d8:	c3c0003f 	.word	0xc3c0003f
 80093dc:	ffff0000 	.word	0xffff0000
 80093e0:	1000823f 	.word	0x1000823f
 80093e4:	40020940 	.word	0x40020940
 80093e8:	1600963f 	.word	0x1600963f
 80093ec:	58025940 	.word	0x58025940
 80093f0:	58025408 	.word	0x58025408
 80093f4:	5802541c 	.word	0x5802541c
 80093f8:	58025430 	.word	0x58025430
 80093fc:	58025444 	.word	0x58025444
 8009400:	58025494 	.word	0x58025494
 8009404:	a7fdabf8 	.word	0xa7fdabf8
 8009408:	cccccccd 	.word	0xcccccccd
 800940c:	fffe000f 	.word	0xfffe000f

08009410 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8009410:	2800      	cmp	r0, #0
 8009412:	f000 8177 	beq.w	8009704 <HAL_DMA_Start_IT+0x2f4>
 8009416:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8009418:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800941c:	2801      	cmp	r0, #1
 800941e:	f000 8173 	beq.w	8009708 <HAL_DMA_Start_IT+0x2f8>
 8009422:	2001      	movs	r0, #1
{
 8009424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8009428:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 800942c:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8009430:	4284      	cmp	r4, r0
 8009432:	d008      	beq.n	8009446 <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009434:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8009438:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800943a:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800943e:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8009442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8009446:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8009448:	f8dc 4000 	ldr.w	r4, [ip]
 800944c:	4d53      	ldr	r5, [pc, #332]	; (800959c <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800944e:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009452:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8009454:	4e52      	ldr	r6, [pc, #328]	; (80095a0 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009456:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 800945a:	4852      	ldr	r0, [pc, #328]	; (80095a4 <HAL_DMA_Start_IT+0x194>)
 800945c:	42ac      	cmp	r4, r5
 800945e:	bf18      	it	ne
 8009460:	4284      	cmpne	r4, r0
 8009462:	f105 0518 	add.w	r5, r5, #24
 8009466:	bf0c      	ite	eq
 8009468:	2001      	moveq	r0, #1
 800946a:	2000      	movne	r0, #0
 800946c:	42ac      	cmp	r4, r5
 800946e:	bf08      	it	eq
 8009470:	f040 0001 	orreq.w	r0, r0, #1
 8009474:	3518      	adds	r5, #24
 8009476:	42ac      	cmp	r4, r5
 8009478:	bf08      	it	eq
 800947a:	f040 0001 	orreq.w	r0, r0, #1
 800947e:	3518      	adds	r5, #24
 8009480:	42ac      	cmp	r4, r5
 8009482:	bf08      	it	eq
 8009484:	f040 0001 	orreq.w	r0, r0, #1
 8009488:	3518      	adds	r5, #24
 800948a:	42ac      	cmp	r4, r5
 800948c:	bf08      	it	eq
 800948e:	f040 0001 	orreq.w	r0, r0, #1
 8009492:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8009496:	42ac      	cmp	r4, r5
 8009498:	bf08      	it	eq
 800949a:	f040 0001 	orreq.w	r0, r0, #1
 800949e:	3518      	adds	r5, #24
 80094a0:	42ac      	cmp	r4, r5
 80094a2:	bf08      	it	eq
 80094a4:	f040 0001 	orreq.w	r0, r0, #1
 80094a8:	3518      	adds	r5, #24
 80094aa:	42ac      	cmp	r4, r5
 80094ac:	bf08      	it	eq
 80094ae:	f040 0001 	orreq.w	r0, r0, #1
 80094b2:	3518      	adds	r5, #24
 80094b4:	42ac      	cmp	r4, r5
 80094b6:	bf08      	it	eq
 80094b8:	f040 0001 	orreq.w	r0, r0, #1
 80094bc:	3518      	adds	r5, #24
 80094be:	42ac      	cmp	r4, r5
 80094c0:	bf08      	it	eq
 80094c2:	f040 0001 	orreq.w	r0, r0, #1
 80094c6:	3518      	adds	r5, #24
 80094c8:	42ac      	cmp	r4, r5
 80094ca:	bf08      	it	eq
 80094cc:	f040 0001 	orreq.w	r0, r0, #1
 80094d0:	3518      	adds	r5, #24
 80094d2:	42ac      	cmp	r4, r5
 80094d4:	bf08      	it	eq
 80094d6:	f040 0001 	orreq.w	r0, r0, #1
 80094da:	3518      	adds	r5, #24
 80094dc:	42ac      	cmp	r4, r5
 80094de:	bf14      	ite	ne
 80094e0:	4681      	movne	r9, r0
 80094e2:	f040 0901 	orreq.w	r9, r0, #1
 80094e6:	f5a5 6595 	sub.w	r5, r5, #1192	; 0x4a8
 80094ea:	42b4      	cmp	r4, r6
 80094ec:	bf18      	it	ne
 80094ee:	42ac      	cmpne	r4, r5
 80094f0:	bf0c      	ite	eq
 80094f2:	2501      	moveq	r5, #1
 80094f4:	2500      	movne	r5, #0
 80094f6:	d002      	beq.n	80094fe <HAL_DMA_Start_IT+0xee>
 80094f8:	f1b9 0f00 	cmp.w	r9, #0
 80094fc:	d054      	beq.n	80095a8 <HAL_DMA_Start_IT+0x198>
 80094fe:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009500:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8009504:	f026 0601 	bic.w	r6, r6, #1
 8009508:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800950a:	2d00      	cmp	r5, #0
 800950c:	d078      	beq.n	8009600 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800950e:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8009512:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8009514:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8009518:	b117      	cbz	r7, 8009520 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800951a:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 800951e:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009520:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 8009524:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8009528:	f006 081f 	and.w	r8, r6, #31
 800952c:	fa0e fe08 	lsl.w	lr, lr, r8
 8009530:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009534:	6826      	ldr	r6, [r4, #0]
 8009536:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 800953a:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800953c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800953e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8009542:	2b40      	cmp	r3, #64	; 0x40
 8009544:	f000 80e2 	beq.w	800970c <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009548:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800954a:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800954c:	b91d      	cbnz	r5, 8009556 <HAL_DMA_Start_IT+0x146>
 800954e:	f1b9 0f00 	cmp.w	r9, #0
 8009552:	f000 80e1 	beq.w	8009718 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	f023 031e 	bic.w	r3, r3, #30
 800955c:	f043 0316 	orr.w	r3, r3, #22
 8009560:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8009562:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8009566:	b11b      	cbz	r3, 8009570 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009568:	6823      	ldr	r3, [r4, #0]
 800956a:	f043 0308 	orr.w	r3, r3, #8
 800956e:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009570:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	03d2      	lsls	r2, r2, #15
 8009578:	d503      	bpl.n	8009582 <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009580:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8009582:	b11f      	cbz	r7, 800958c <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800958a:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 800958c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800958e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8009590:	f043 0301 	orr.w	r3, r3, #1
 8009594:	6023      	str	r3, [r4, #0]
}
 8009596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800959a:	bf00      	nop
 800959c:	40020058 	.word	0x40020058
 80095a0:	40020028 	.word	0x40020028
 80095a4:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80095a8:	4f61      	ldr	r7, [pc, #388]	; (8009730 <HAL_DMA_Start_IT+0x320>)
 80095aa:	4e62      	ldr	r6, [pc, #392]	; (8009734 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80095ac:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80095b0:	42b4      	cmp	r4, r6
 80095b2:	bf18      	it	ne
 80095b4:	42bc      	cmpne	r4, r7
 80095b6:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80095ba:	bf0c      	ite	eq
 80095bc:	2701      	moveq	r7, #1
 80095be:	2700      	movne	r7, #0
 80095c0:	42b4      	cmp	r4, r6
 80095c2:	bf08      	it	eq
 80095c4:	f047 0701 	orreq.w	r7, r7, #1
 80095c8:	3614      	adds	r6, #20
 80095ca:	42b4      	cmp	r4, r6
 80095cc:	bf08      	it	eq
 80095ce:	f047 0701 	orreq.w	r7, r7, #1
 80095d2:	3614      	adds	r6, #20
 80095d4:	42b4      	cmp	r4, r6
 80095d6:	bf08      	it	eq
 80095d8:	f047 0701 	orreq.w	r7, r7, #1
 80095dc:	3614      	adds	r6, #20
 80095de:	42b4      	cmp	r4, r6
 80095e0:	bf08      	it	eq
 80095e2:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 80095e6:	6826      	ldr	r6, [r4, #0]
 80095e8:	f026 0601 	bic.w	r6, r6, #1
 80095ec:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80095ee:	4e52      	ldr	r6, [pc, #328]	; (8009738 <HAL_DMA_Start_IT+0x328>)
 80095f0:	42b4      	cmp	r4, r6
 80095f2:	bf08      	it	eq
 80095f4:	f047 0701 	orreq.w	r7, r7, #1
 80095f8:	b917      	cbnz	r7, 8009600 <HAL_DMA_Start_IT+0x1f0>
 80095fa:	4f50      	ldr	r7, [pc, #320]	; (800973c <HAL_DMA_Start_IT+0x32c>)
 80095fc:	42bc      	cmp	r4, r7
 80095fe:	d10b      	bne.n	8009618 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009600:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8009604:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8009606:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 800960a:	b117      	cbz	r7, 8009612 <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800960c:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8009610:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009612:	f1b9 0f00 	cmp.w	r9, #0
 8009616:	d183      	bne.n	8009520 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009618:	4f46      	ldr	r7, [pc, #280]	; (8009734 <HAL_DMA_Start_IT+0x324>)
 800961a:	f8df e114 	ldr.w	lr, [pc, #276]	; 8009730 <HAL_DMA_Start_IT+0x320>
 800961e:	4574      	cmp	r4, lr
 8009620:	bf18      	it	ne
 8009622:	42bc      	cmpne	r4, r7
 8009624:	f10e 0e14 	add.w	lr, lr, #20
 8009628:	bf0c      	ite	eq
 800962a:	2701      	moveq	r7, #1
 800962c:	2700      	movne	r7, #0
 800962e:	4574      	cmp	r4, lr
 8009630:	bf08      	it	eq
 8009632:	f047 0701 	orreq.w	r7, r7, #1
 8009636:	f10e 0e14 	add.w	lr, lr, #20
 800963a:	4574      	cmp	r4, lr
 800963c:	bf08      	it	eq
 800963e:	f047 0701 	orreq.w	r7, r7, #1
 8009642:	f10e 0e14 	add.w	lr, lr, #20
 8009646:	4574      	cmp	r4, lr
 8009648:	bf08      	it	eq
 800964a:	f047 0701 	orreq.w	r7, r7, #1
 800964e:	f10e 0e14 	add.w	lr, lr, #20
 8009652:	4574      	cmp	r4, lr
 8009654:	bf08      	it	eq
 8009656:	f047 0701 	orreq.w	r7, r7, #1
 800965a:	f10e 0e14 	add.w	lr, lr, #20
 800965e:	4574      	cmp	r4, lr
 8009660:	bf08      	it	eq
 8009662:	f047 0701 	orreq.w	r7, r7, #1
 8009666:	b917      	cbnz	r7, 800966e <HAL_DMA_Start_IT+0x25e>
 8009668:	4f34      	ldr	r7, [pc, #208]	; (800973c <HAL_DMA_Start_IT+0x32c>)
 800966a:	42bc      	cmp	r4, r7
 800966c:	d154      	bne.n	8009718 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800966e:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 8009672:	2701      	movs	r7, #1
 8009674:	f000 0e1f 	and.w	lr, r0, #31
 8009678:	fa07 f70e 	lsl.w	r7, r7, lr
 800967c:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009680:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009682:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8009686:	2b40      	cmp	r3, #64	; 0x40
 8009688:	d043      	beq.n	8009712 <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800968a:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800968c:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800968e:	6823      	ldr	r3, [r4, #0]
 8009690:	f023 030e 	bic.w	r3, r3, #14
 8009694:	f043 030a 	orr.w	r3, r3, #10
 8009698:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800969a:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d02d      	beq.n	80096fe <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	f043 0304 	orr.w	r3, r3, #4
 80096a8:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096aa:	4b21      	ldr	r3, [pc, #132]	; (8009730 <HAL_DMA_Start_IT+0x320>)
 80096ac:	4a21      	ldr	r2, [pc, #132]	; (8009734 <HAL_DMA_Start_IT+0x324>)
 80096ae:	4294      	cmp	r4, r2
 80096b0:	bf18      	it	ne
 80096b2:	429c      	cmpne	r4, r3
 80096b4:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80096b8:	bf0c      	ite	eq
 80096ba:	2301      	moveq	r3, #1
 80096bc:	2300      	movne	r3, #0
 80096be:	4294      	cmp	r4, r2
 80096c0:	bf08      	it	eq
 80096c2:	f043 0301 	orreq.w	r3, r3, #1
 80096c6:	3214      	adds	r2, #20
 80096c8:	4294      	cmp	r4, r2
 80096ca:	bf08      	it	eq
 80096cc:	f043 0301 	orreq.w	r3, r3, #1
 80096d0:	3214      	adds	r2, #20
 80096d2:	4294      	cmp	r4, r2
 80096d4:	bf08      	it	eq
 80096d6:	f043 0301 	orreq.w	r3, r3, #1
 80096da:	3214      	adds	r2, #20
 80096dc:	4294      	cmp	r4, r2
 80096de:	bf08      	it	eq
 80096e0:	f043 0301 	orreq.w	r3, r3, #1
 80096e4:	3214      	adds	r2, #20
 80096e6:	4294      	cmp	r4, r2
 80096e8:	bf08      	it	eq
 80096ea:	f043 0301 	orreq.w	r3, r3, #1
 80096ee:	3214      	adds	r2, #20
 80096f0:	4294      	cmp	r4, r2
 80096f2:	bf08      	it	eq
 80096f4:	f043 0301 	orreq.w	r3, r3, #1
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f43f af47 	beq.w	800958c <HAL_DMA_Start_IT+0x17c>
 80096fe:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8009702:	e735      	b.n	8009570 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 8009704:	2001      	movs	r0, #1
 8009706:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8009708:	2002      	movs	r0, #2
}
 800970a:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800970c:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800970e:	60e1      	str	r1, [r4, #12]
 8009710:	e71c      	b.n	800954c <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009712:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009714:	60e1      	str	r1, [r4, #12]
 8009716:	e7ba      	b.n	800968e <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009718:	6823      	ldr	r3, [r4, #0]
 800971a:	f023 030e 	bic.w	r3, r3, #14
 800971e:	f043 030a 	orr.w	r3, r3, #10
 8009722:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8009724:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1ba      	bne.n	80096a2 <HAL_DMA_Start_IT+0x292>
 800972c:	e7bd      	b.n	80096aa <HAL_DMA_Start_IT+0x29a>
 800972e:	bf00      	nop
 8009730:	5802541c 	.word	0x5802541c
 8009734:	58025408 	.word	0x58025408
 8009738:	58025480 	.word	0x58025480
 800973c:	58025494 	.word	0x58025494

08009740 <HAL_DMA_Abort>:
{
 8009740:	b570      	push	{r4, r5, r6, lr}
 8009742:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8009744:	f7fd fccc 	bl	80070e0 <HAL_GetTick>
  if(hdma == NULL)
 8009748:	2d00      	cmp	r5, #0
 800974a:	f000 8124 	beq.w	8009996 <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800974e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8009752:	2b02      	cmp	r3, #2
 8009754:	f040 80dd 	bne.w	8009912 <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009758:	682c      	ldr	r4, [r5, #0]
 800975a:	4606      	mov	r6, r0
 800975c:	4b8f      	ldr	r3, [pc, #572]	; (800999c <HAL_DMA_Abort+0x25c>)
 800975e:	4890      	ldr	r0, [pc, #576]	; (80099a0 <HAL_DMA_Abort+0x260>)
 8009760:	4a90      	ldr	r2, [pc, #576]	; (80099a4 <HAL_DMA_Abort+0x264>)
 8009762:	4284      	cmp	r4, r0
 8009764:	bf18      	it	ne
 8009766:	429c      	cmpne	r4, r3
 8009768:	f100 0030 	add.w	r0, r0, #48	; 0x30
 800976c:	498e      	ldr	r1, [pc, #568]	; (80099a8 <HAL_DMA_Abort+0x268>)
 800976e:	bf0c      	ite	eq
 8009770:	2301      	moveq	r3, #1
 8009772:	2300      	movne	r3, #0
 8009774:	4284      	cmp	r4, r0
 8009776:	bf08      	it	eq
 8009778:	f043 0301 	orreq.w	r3, r3, #1
 800977c:	3018      	adds	r0, #24
 800977e:	4284      	cmp	r4, r0
 8009780:	bf08      	it	eq
 8009782:	f043 0301 	orreq.w	r3, r3, #1
 8009786:	3018      	adds	r0, #24
 8009788:	4284      	cmp	r4, r0
 800978a:	bf08      	it	eq
 800978c:	f043 0301 	orreq.w	r3, r3, #1
 8009790:	3018      	adds	r0, #24
 8009792:	4284      	cmp	r4, r0
 8009794:	bf08      	it	eq
 8009796:	f043 0301 	orreq.w	r3, r3, #1
 800979a:	f500 7056 	add.w	r0, r0, #856	; 0x358
 800979e:	4284      	cmp	r4, r0
 80097a0:	bf08      	it	eq
 80097a2:	f043 0301 	orreq.w	r3, r3, #1
 80097a6:	3018      	adds	r0, #24
 80097a8:	4284      	cmp	r4, r0
 80097aa:	bf08      	it	eq
 80097ac:	f043 0301 	orreq.w	r3, r3, #1
 80097b0:	3018      	adds	r0, #24
 80097b2:	4284      	cmp	r4, r0
 80097b4:	bf08      	it	eq
 80097b6:	f043 0301 	orreq.w	r3, r3, #1
 80097ba:	3018      	adds	r0, #24
 80097bc:	4284      	cmp	r4, r0
 80097be:	bf08      	it	eq
 80097c0:	f043 0301 	orreq.w	r3, r3, #1
 80097c4:	3018      	adds	r0, #24
 80097c6:	4284      	cmp	r4, r0
 80097c8:	bf08      	it	eq
 80097ca:	f043 0301 	orreq.w	r3, r3, #1
 80097ce:	3018      	adds	r0, #24
 80097d0:	4284      	cmp	r4, r0
 80097d2:	bf08      	it	eq
 80097d4:	f043 0301 	orreq.w	r3, r3, #1
 80097d8:	3018      	adds	r0, #24
 80097da:	4284      	cmp	r4, r0
 80097dc:	bf08      	it	eq
 80097de:	f043 0301 	orreq.w	r3, r3, #1
 80097e2:	3018      	adds	r0, #24
 80097e4:	4284      	cmp	r4, r0
 80097e6:	bf08      	it	eq
 80097e8:	f043 0301 	orreq.w	r3, r3, #1
 80097ec:	428c      	cmp	r4, r1
 80097ee:	bf18      	it	ne
 80097f0:	4294      	cmpne	r4, r2
 80097f2:	bf0c      	ite	eq
 80097f4:	2201      	moveq	r2, #1
 80097f6:	2200      	movne	r2, #0
 80097f8:	d002      	beq.n	8009800 <HAL_DMA_Abort+0xc0>
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	f000 8090 	beq.w	8009920 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8009800:	6821      	ldr	r1, [r4, #0]
 8009802:	f021 011e 	bic.w	r1, r1, #30
 8009806:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009808:	6961      	ldr	r1, [r4, #20]
 800980a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800980e:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009810:	2a00      	cmp	r2, #0
 8009812:	f000 80b0 	beq.w	8009976 <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009816:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8009818:	6813      	ldr	r3, [r2, #0]
 800981a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800981e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8009820:	6823      	ldr	r3, [r4, #0]
 8009822:	f023 0301 	bic.w	r3, r3, #1
 8009826:	6023      	str	r3, [r4, #0]
 8009828:	e005      	b.n	8009836 <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800982a:	f7fd fc59 	bl	80070e0 <HAL_GetTick>
 800982e:	1b83      	subs	r3, r0, r6
 8009830:	2b05      	cmp	r3, #5
 8009832:	f200 80a6 	bhi.w	8009982 <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8009836:	6823      	ldr	r3, [r4, #0]
 8009838:	07db      	lsls	r3, r3, #31
 800983a:	d4f6      	bmi.n	800982a <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800983c:	682a      	ldr	r2, [r5, #0]
 800983e:	4b57      	ldr	r3, [pc, #348]	; (800999c <HAL_DMA_Abort+0x25c>)
 8009840:	4857      	ldr	r0, [pc, #348]	; (80099a0 <HAL_DMA_Abort+0x260>)
 8009842:	495a      	ldr	r1, [pc, #360]	; (80099ac <HAL_DMA_Abort+0x26c>)
 8009844:	4282      	cmp	r2, r0
 8009846:	bf18      	it	ne
 8009848:	429a      	cmpne	r2, r3
 800984a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800984e:	bf0c      	ite	eq
 8009850:	2301      	moveq	r3, #1
 8009852:	2300      	movne	r3, #0
 8009854:	428a      	cmp	r2, r1
 8009856:	bf08      	it	eq
 8009858:	f043 0301 	orreq.w	r3, r3, #1
 800985c:	3130      	adds	r1, #48	; 0x30
 800985e:	4282      	cmp	r2, r0
 8009860:	bf08      	it	eq
 8009862:	f043 0301 	orreq.w	r3, r3, #1
 8009866:	3030      	adds	r0, #48	; 0x30
 8009868:	428a      	cmp	r2, r1
 800986a:	bf08      	it	eq
 800986c:	f043 0301 	orreq.w	r3, r3, #1
 8009870:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8009874:	4282      	cmp	r2, r0
 8009876:	bf08      	it	eq
 8009878:	f043 0301 	orreq.w	r3, r3, #1
 800987c:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009880:	428a      	cmp	r2, r1
 8009882:	bf08      	it	eq
 8009884:	f043 0301 	orreq.w	r3, r3, #1
 8009888:	3130      	adds	r1, #48	; 0x30
 800988a:	4282      	cmp	r2, r0
 800988c:	bf08      	it	eq
 800988e:	f043 0301 	orreq.w	r3, r3, #1
 8009892:	3030      	adds	r0, #48	; 0x30
 8009894:	428a      	cmp	r2, r1
 8009896:	bf08      	it	eq
 8009898:	f043 0301 	orreq.w	r3, r3, #1
 800989c:	3130      	adds	r1, #48	; 0x30
 800989e:	4282      	cmp	r2, r0
 80098a0:	bf08      	it	eq
 80098a2:	f043 0301 	orreq.w	r3, r3, #1
 80098a6:	3030      	adds	r0, #48	; 0x30
 80098a8:	428a      	cmp	r2, r1
 80098aa:	bf08      	it	eq
 80098ac:	f043 0301 	orreq.w	r3, r3, #1
 80098b0:	3130      	adds	r1, #48	; 0x30
 80098b2:	4282      	cmp	r2, r0
 80098b4:	bf08      	it	eq
 80098b6:	f043 0301 	orreq.w	r3, r3, #1
 80098ba:	428a      	cmp	r2, r1
 80098bc:	bf08      	it	eq
 80098be:	f043 0301 	orreq.w	r3, r3, #1
 80098c2:	3118      	adds	r1, #24
 80098c4:	428a      	cmp	r2, r1
 80098c6:	bf08      	it	eq
 80098c8:	f043 0301 	orreq.w	r3, r3, #1
 80098cc:	b933      	cbnz	r3, 80098dc <HAL_DMA_Abort+0x19c>
 80098ce:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 80098d2:	4b35      	ldr	r3, [pc, #212]	; (80099a8 <HAL_DMA_Abort+0x268>)
 80098d4:	429a      	cmp	r2, r3
 80098d6:	bf18      	it	ne
 80098d8:	428a      	cmpne	r2, r1
 80098da:	d16f      	bne.n	80099bc <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80098dc:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80098de:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80098e0:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80098e2:	f002 021f 	and.w	r2, r2, #31
 80098e6:	4093      	lsls	r3, r2
 80098e8:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 80098ea:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80098ec:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 80098f0:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80098f2:	b133      	cbz	r3, 8009902 <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80098f4:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80098f6:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80098fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80098fe:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009900:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8009902:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8009904:	2201      	movs	r2, #1
  return HAL_OK;
 8009906:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8009908:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800990c:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8009910:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009912:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8009914:	2300      	movs	r3, #0
    return HAL_ERROR;
 8009916:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009918:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800991a:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 800991e:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009920:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009922:	4923      	ldr	r1, [pc, #140]	; (80099b0 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009924:	f022 020e 	bic.w	r2, r2, #14
 8009928:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800992a:	4a22      	ldr	r2, [pc, #136]	; (80099b4 <HAL_DMA_Abort+0x274>)
 800992c:	428c      	cmp	r4, r1
 800992e:	bf18      	it	ne
 8009930:	4294      	cmpne	r4, r2
 8009932:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8009936:	bf0c      	ite	eq
 8009938:	2201      	moveq	r2, #1
 800993a:	2200      	movne	r2, #0
 800993c:	428c      	cmp	r4, r1
 800993e:	bf08      	it	eq
 8009940:	f042 0201 	orreq.w	r2, r2, #1
 8009944:	3114      	adds	r1, #20
 8009946:	428c      	cmp	r4, r1
 8009948:	bf08      	it	eq
 800994a:	f042 0201 	orreq.w	r2, r2, #1
 800994e:	3114      	adds	r1, #20
 8009950:	428c      	cmp	r4, r1
 8009952:	bf08      	it	eq
 8009954:	f042 0201 	orreq.w	r2, r2, #1
 8009958:	3114      	adds	r1, #20
 800995a:	428c      	cmp	r4, r1
 800995c:	bf08      	it	eq
 800995e:	f042 0201 	orreq.w	r2, r2, #1
 8009962:	3114      	adds	r1, #20
 8009964:	428c      	cmp	r4, r1
 8009966:	bf08      	it	eq
 8009968:	f042 0201 	orreq.w	r2, r2, #1
 800996c:	b91a      	cbnz	r2, 8009976 <HAL_DMA_Abort+0x236>
 800996e:	4a12      	ldr	r2, [pc, #72]	; (80099b8 <HAL_DMA_Abort+0x278>)
 8009970:	4294      	cmp	r4, r2
 8009972:	f47f af55 	bne.w	8009820 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009976:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8009978:	680a      	ldr	r2, [r1, #0]
 800997a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800997e:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8009980:	e74e      	b.n	8009820 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009982:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8009984:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 8009986:	2300      	movs	r3, #0
        return HAL_ERROR;
 8009988:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800998a:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 800998c:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8009990:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 8009994:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8009996:	2001      	movs	r0, #1
}
 8009998:	bd70      	pop	{r4, r5, r6, pc}
 800999a:	bf00      	nop
 800999c:	40020058 	.word	0x40020058
 80099a0:	40020040 	.word	0x40020040
 80099a4:	40020010 	.word	0x40020010
 80099a8:	40020028 	.word	0x40020028
 80099ac:	40020070 	.word	0x40020070
 80099b0:	58025408 	.word	0x58025408
 80099b4:	5802541c 	.word	0x5802541c
 80099b8:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80099bc:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 80099be:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80099c0:	4b16      	ldr	r3, [pc, #88]	; (8009a1c <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80099c2:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80099c6:	4c16      	ldr	r4, [pc, #88]	; (8009a20 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80099c8:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80099ca:	42a2      	cmp	r2, r4
 80099cc:	bf18      	it	ne
 80099ce:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80099d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80099d2:	bf0c      	ite	eq
 80099d4:	2301      	moveq	r3, #1
 80099d6:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80099d8:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80099da:	4812      	ldr	r0, [pc, #72]	; (8009a24 <HAL_DMA_Abort+0x2e4>)
 80099dc:	4912      	ldr	r1, [pc, #72]	; (8009a28 <HAL_DMA_Abort+0x2e8>)
 80099de:	4282      	cmp	r2, r0
 80099e0:	bf08      	it	eq
 80099e2:	f043 0301 	orreq.w	r3, r3, #1
 80099e6:	3028      	adds	r0, #40	; 0x28
 80099e8:	428a      	cmp	r2, r1
 80099ea:	bf08      	it	eq
 80099ec:	f043 0301 	orreq.w	r3, r3, #1
 80099f0:	3128      	adds	r1, #40	; 0x28
 80099f2:	4282      	cmp	r2, r0
 80099f4:	bf08      	it	eq
 80099f6:	f043 0301 	orreq.w	r3, r3, #1
 80099fa:	428a      	cmp	r2, r1
 80099fc:	bf08      	it	eq
 80099fe:	f043 0301 	orreq.w	r3, r3, #1
 8009a02:	3114      	adds	r1, #20
 8009a04:	428a      	cmp	r2, r1
 8009a06:	bf08      	it	eq
 8009a08:	f043 0301 	orreq.w	r3, r3, #1
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f47f af6c 	bne.w	80098ea <HAL_DMA_Abort+0x1aa>
 8009a12:	4b06      	ldr	r3, [pc, #24]	; (8009a2c <HAL_DMA_Abort+0x2ec>)
 8009a14:	429a      	cmp	r2, r3
 8009a16:	f43f af68 	beq.w	80098ea <HAL_DMA_Abort+0x1aa>
 8009a1a:	e772      	b.n	8009902 <HAL_DMA_Abort+0x1c2>
 8009a1c:	5802541c 	.word	0x5802541c
 8009a20:	58025408 	.word	0x58025408
 8009a24:	58025430 	.word	0x58025430
 8009a28:	58025444 	.word	0x58025444
 8009a2c:	58025494 	.word	0x58025494

08009a30 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d05f      	beq.n	8009af4 <HAL_DMA_Abort_IT+0xc4>
{
 8009a34:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009a36:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	2a02      	cmp	r2, #2
 8009a3e:	d155      	bne.n	8009aec <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009a40:	6801      	ldr	r1, [r0, #0]
 8009a42:	4a57      	ldr	r2, [pc, #348]	; (8009ba0 <HAL_DMA_Abort_IT+0x170>)
 8009a44:	4291      	cmp	r1, r2
 8009a46:	d048      	beq.n	8009ada <HAL_DMA_Abort_IT+0xaa>
 8009a48:	3218      	adds	r2, #24
 8009a4a:	4291      	cmp	r1, r2
 8009a4c:	d045      	beq.n	8009ada <HAL_DMA_Abort_IT+0xaa>
 8009a4e:	3230      	adds	r2, #48	; 0x30
 8009a50:	4c54      	ldr	r4, [pc, #336]	; (8009ba4 <HAL_DMA_Abort_IT+0x174>)
 8009a52:	4855      	ldr	r0, [pc, #340]	; (8009ba8 <HAL_DMA_Abort_IT+0x178>)
 8009a54:	42a1      	cmp	r1, r4
 8009a56:	bf18      	it	ne
 8009a58:	4291      	cmpne	r1, r2
 8009a5a:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8009a5e:	bf0c      	ite	eq
 8009a60:	2201      	moveq	r2, #1
 8009a62:	2200      	movne	r2, #0
 8009a64:	4281      	cmp	r1, r0
 8009a66:	bf08      	it	eq
 8009a68:	f042 0201 	orreq.w	r2, r2, #1
 8009a6c:	3030      	adds	r0, #48	; 0x30
 8009a6e:	42a1      	cmp	r1, r4
 8009a70:	bf08      	it	eq
 8009a72:	f042 0201 	orreq.w	r2, r2, #1
 8009a76:	3430      	adds	r4, #48	; 0x30
 8009a78:	4281      	cmp	r1, r0
 8009a7a:	bf08      	it	eq
 8009a7c:	f042 0201 	orreq.w	r2, r2, #1
 8009a80:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009a84:	42a1      	cmp	r1, r4
 8009a86:	bf08      	it	eq
 8009a88:	f042 0201 	orreq.w	r2, r2, #1
 8009a8c:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8009a90:	4281      	cmp	r1, r0
 8009a92:	bf08      	it	eq
 8009a94:	f042 0201 	orreq.w	r2, r2, #1
 8009a98:	3030      	adds	r0, #48	; 0x30
 8009a9a:	42a1      	cmp	r1, r4
 8009a9c:	bf08      	it	eq
 8009a9e:	f042 0201 	orreq.w	r2, r2, #1
 8009aa2:	3430      	adds	r4, #48	; 0x30
 8009aa4:	4281      	cmp	r1, r0
 8009aa6:	bf08      	it	eq
 8009aa8:	f042 0201 	orreq.w	r2, r2, #1
 8009aac:	3030      	adds	r0, #48	; 0x30
 8009aae:	42a1      	cmp	r1, r4
 8009ab0:	bf08      	it	eq
 8009ab2:	f042 0201 	orreq.w	r2, r2, #1
 8009ab6:	3430      	adds	r4, #48	; 0x30
 8009ab8:	4281      	cmp	r1, r0
 8009aba:	bf08      	it	eq
 8009abc:	f042 0201 	orreq.w	r2, r2, #1
 8009ac0:	3030      	adds	r0, #48	; 0x30
 8009ac2:	42a1      	cmp	r1, r4
 8009ac4:	bf08      	it	eq
 8009ac6:	f042 0201 	orreq.w	r2, r2, #1
 8009aca:	4281      	cmp	r1, r0
 8009acc:	bf08      	it	eq
 8009ace:	f042 0201 	orreq.w	r2, r2, #1
 8009ad2:	b912      	cbnz	r2, 8009ada <HAL_DMA_Abort_IT+0xaa>
 8009ad4:	4a35      	ldr	r2, [pc, #212]	; (8009bac <HAL_DMA_Abort_IT+0x17c>)
 8009ad6:	4291      	cmp	r1, r2
 8009ad8:	d10e      	bne.n	8009af8 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8009ada:	2204      	movs	r2, #4
  return HAL_OK;
 8009adc:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8009ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8009ae2:	680b      	ldr	r3, [r1, #0]
 8009ae4:	f023 0301 	bic.w	r3, r3, #1
 8009ae8:	600b      	str	r3, [r1, #0]
}
 8009aea:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009aec:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8009aee:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009af0:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009af4:	2001      	movs	r0, #1
}
 8009af6:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009af8:	4a2d      	ldr	r2, [pc, #180]	; (8009bb0 <HAL_DMA_Abort_IT+0x180>)
 8009afa:	4d2e      	ldr	r5, [pc, #184]	; (8009bb4 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009afc:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009afe:	42a9      	cmp	r1, r5
 8009b00:	bf18      	it	ne
 8009b02:	4291      	cmpne	r1, r2
 8009b04:	4c2c      	ldr	r4, [pc, #176]	; (8009bb8 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009b06:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b0a:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8009b0e:	bf0c      	ite	eq
 8009b10:	2201      	moveq	r2, #1
 8009b12:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009b14:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b16:	42a1      	cmp	r1, r4
 8009b18:	bf08      	it	eq
 8009b1a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8009b1e:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b20:	3428      	adds	r4, #40	; 0x28
 8009b22:	42a9      	cmp	r1, r5
 8009b24:	bf08      	it	eq
 8009b26:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8009b2a:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b2e:	42a1      	cmp	r1, r4
 8009b30:	bf08      	it	eq
 8009b32:	f042 0201 	orreq.w	r2, r2, #1
 8009b36:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8009b38:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b3a:	42a1      	cmp	r1, r4
 8009b3c:	bf08      	it	eq
 8009b3e:	f042 0201 	orreq.w	r2, r2, #1
 8009b42:	481e      	ldr	r0, [pc, #120]	; (8009bbc <HAL_DMA_Abort_IT+0x18c>)
 8009b44:	4281      	cmp	r1, r0
 8009b46:	bf08      	it	eq
 8009b48:	f042 0201 	orreq.w	r2, r2, #1
 8009b4c:	b912      	cbnz	r2, 8009b54 <HAL_DMA_Abort_IT+0x124>
 8009b4e:	4a1c      	ldr	r2, [pc, #112]	; (8009bc0 <HAL_DMA_Abort_IT+0x190>)
 8009b50:	4291      	cmp	r1, r2
 8009b52:	d117      	bne.n	8009b84 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b54:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b56:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b58:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009b5c:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b5e:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009b62:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b66:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009b68:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b6a:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009b6c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009b6e:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 8009b72:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009b74:	b132      	cbz	r2, 8009b84 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009b76:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009b78:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009b7c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009b80:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009b82:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8009b84:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 8009b86:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 8009b88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 8009b8a:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8009b8e:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8009b92:	b11a      	cbz	r2, 8009b9c <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 8009b94:	4618      	mov	r0, r3
 8009b96:	4790      	blx	r2
  return HAL_OK;
 8009b98:	4620      	mov	r0, r4
}
 8009b9a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8009b9c:	4610      	mov	r0, r2
}
 8009b9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ba0:	40020010 	.word	0x40020010
 8009ba4:	40020040 	.word	0x40020040
 8009ba8:	40020070 	.word	0x40020070
 8009bac:	400204b8 	.word	0x400204b8
 8009bb0:	5802541c 	.word	0x5802541c
 8009bb4:	58025408 	.word	0x58025408
 8009bb8:	58025430 	.word	0x58025430
 8009bbc:	58025480 	.word	0x58025480
 8009bc0:	58025494 	.word	0x58025494

08009bc4 <HAL_DMA_IRQHandler>:
{
 8009bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8009bc8:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8009bca:	4b9e      	ldr	r3, [pc, #632]	; (8009e44 <HAL_DMA_IRQHandler+0x280>)
{
 8009bcc:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009bce:	6d84      	ldr	r4, [r0, #88]	; 0x58
{
 8009bd0:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8009bd2:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8009bd4:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009bd6:	6803      	ldr	r3, [r0, #0]
 8009bd8:	4a9b      	ldr	r2, [pc, #620]	; (8009e48 <HAL_DMA_IRQHandler+0x284>)
 8009bda:	489c      	ldr	r0, [pc, #624]	; (8009e4c <HAL_DMA_IRQHandler+0x288>)
  tmpisr_dma  = regs_dma->ISR;
 8009bdc:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009bde:	4293      	cmp	r3, r2
 8009be0:	bf18      	it	ne
 8009be2:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 8009be4:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009be6:	bf0c      	ite	eq
 8009be8:	2001      	moveq	r0, #1
 8009bea:	2000      	movne	r0, #0
 8009bec:	d04f      	beq.n	8009c8e <HAL_DMA_IRQHandler+0xca>
 8009bee:	3218      	adds	r2, #24
 8009bf0:	f8df c260 	ldr.w	ip, [pc, #608]	; 8009e54 <HAL_DMA_IRQHandler+0x290>
 8009bf4:	4563      	cmp	r3, ip
 8009bf6:	bf18      	it	ne
 8009bf8:	4293      	cmpne	r3, r2
 8009bfa:	f10c 0c18 	add.w	ip, ip, #24
 8009bfe:	bf0c      	ite	eq
 8009c00:	2201      	moveq	r2, #1
 8009c02:	2200      	movne	r2, #0
 8009c04:	4563      	cmp	r3, ip
 8009c06:	bf08      	it	eq
 8009c08:	f042 0201 	orreq.w	r2, r2, #1
 8009c0c:	f10c 0c18 	add.w	ip, ip, #24
 8009c10:	4563      	cmp	r3, ip
 8009c12:	bf08      	it	eq
 8009c14:	f042 0201 	orreq.w	r2, r2, #1
 8009c18:	f10c 0c18 	add.w	ip, ip, #24
 8009c1c:	4563      	cmp	r3, ip
 8009c1e:	bf08      	it	eq
 8009c20:	f042 0201 	orreq.w	r2, r2, #1
 8009c24:	f10c 0c18 	add.w	ip, ip, #24
 8009c28:	4563      	cmp	r3, ip
 8009c2a:	bf08      	it	eq
 8009c2c:	f042 0201 	orreq.w	r2, r2, #1
 8009c30:	f50c 7c56 	add.w	ip, ip, #856	; 0x358
 8009c34:	4563      	cmp	r3, ip
 8009c36:	bf08      	it	eq
 8009c38:	f042 0201 	orreq.w	r2, r2, #1
 8009c3c:	f10c 0c18 	add.w	ip, ip, #24
 8009c40:	4563      	cmp	r3, ip
 8009c42:	bf08      	it	eq
 8009c44:	f042 0201 	orreq.w	r2, r2, #1
 8009c48:	f10c 0c18 	add.w	ip, ip, #24
 8009c4c:	4563      	cmp	r3, ip
 8009c4e:	bf08      	it	eq
 8009c50:	f042 0201 	orreq.w	r2, r2, #1
 8009c54:	f10c 0c18 	add.w	ip, ip, #24
 8009c58:	4563      	cmp	r3, ip
 8009c5a:	bf08      	it	eq
 8009c5c:	f042 0201 	orreq.w	r2, r2, #1
 8009c60:	f10c 0c18 	add.w	ip, ip, #24
 8009c64:	4563      	cmp	r3, ip
 8009c66:	bf08      	it	eq
 8009c68:	f042 0201 	orreq.w	r2, r2, #1
 8009c6c:	f10c 0c18 	add.w	ip, ip, #24
 8009c70:	4563      	cmp	r3, ip
 8009c72:	bf08      	it	eq
 8009c74:	f042 0201 	orreq.w	r2, r2, #1
 8009c78:	f10c 0c18 	add.w	ip, ip, #24
 8009c7c:	4563      	cmp	r3, ip
 8009c7e:	bf08      	it	eq
 8009c80:	f042 0201 	orreq.w	r2, r2, #1
 8009c84:	b91a      	cbnz	r2, 8009c8e <HAL_DMA_IRQHandler+0xca>
 8009c86:	4a72      	ldr	r2, [pc, #456]	; (8009e50 <HAL_DMA_IRQHandler+0x28c>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	f040 824b 	bne.w	800a124 <HAL_DMA_IRQHandler+0x560>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009c8e:	6df1      	ldr	r1, [r6, #92]	; 0x5c
 8009c90:	2208      	movs	r2, #8
 8009c92:	f001 0c1f 	and.w	ip, r1, #31
 8009c96:	fa02 f20c 	lsl.w	r2, r2, ip
 8009c9a:	4217      	tst	r7, r2
 8009c9c:	f040 817d 	bne.w	8009f9a <HAL_DMA_IRQHandler+0x3d6>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009ca0:	fa27 f20c 	lsr.w	r2, r7, ip
 8009ca4:	07d2      	lsls	r2, r2, #31
 8009ca6:	d50a      	bpl.n	8009cbe <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009ca8:	695a      	ldr	r2, [r3, #20]
 8009caa:	0612      	lsls	r2, r2, #24
 8009cac:	d507      	bpl.n	8009cbe <HAL_DMA_IRQHandler+0xfa>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009cae:	2201      	movs	r2, #1
 8009cb0:	fa02 f20c 	lsl.w	r2, r2, ip
 8009cb4:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009cb6:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009cb8:	f042 0202 	orr.w	r2, r2, #2
 8009cbc:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009cbe:	f04f 0e04 	mov.w	lr, #4
 8009cc2:	fa0e fe0c 	lsl.w	lr, lr, ip
 8009cc6:	ea1e 0f07 	tst.w	lr, r7
 8009cca:	d05a      	beq.n	8009d82 <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d14f      	bne.n	8009d70 <HAL_DMA_IRQHandler+0x1ac>
 8009cd0:	4a60      	ldr	r2, [pc, #384]	; (8009e54 <HAL_DMA_IRQHandler+0x290>)
 8009cd2:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8009e58 <HAL_DMA_IRQHandler+0x294>
 8009cd6:	4543      	cmp	r3, r8
 8009cd8:	bf18      	it	ne
 8009cda:	4293      	cmpne	r3, r2
 8009cdc:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8009ce0:	bf0c      	ite	eq
 8009ce2:	2201      	moveq	r2, #1
 8009ce4:	2200      	movne	r2, #0
 8009ce6:	4543      	cmp	r3, r8
 8009ce8:	bf08      	it	eq
 8009cea:	f042 0201 	orreq.w	r2, r2, #1
 8009cee:	f108 0818 	add.w	r8, r8, #24
 8009cf2:	4543      	cmp	r3, r8
 8009cf4:	bf08      	it	eq
 8009cf6:	f042 0201 	orreq.w	r2, r2, #1
 8009cfa:	f108 0818 	add.w	r8, r8, #24
 8009cfe:	4543      	cmp	r3, r8
 8009d00:	bf08      	it	eq
 8009d02:	f042 0201 	orreq.w	r2, r2, #1
 8009d06:	f108 0818 	add.w	r8, r8, #24
 8009d0a:	4543      	cmp	r3, r8
 8009d0c:	bf08      	it	eq
 8009d0e:	f042 0201 	orreq.w	r2, r2, #1
 8009d12:	f508 7856 	add.w	r8, r8, #856	; 0x358
 8009d16:	4543      	cmp	r3, r8
 8009d18:	bf08      	it	eq
 8009d1a:	f042 0201 	orreq.w	r2, r2, #1
 8009d1e:	f108 0818 	add.w	r8, r8, #24
 8009d22:	4543      	cmp	r3, r8
 8009d24:	bf08      	it	eq
 8009d26:	f042 0201 	orreq.w	r2, r2, #1
 8009d2a:	f108 0818 	add.w	r8, r8, #24
 8009d2e:	4543      	cmp	r3, r8
 8009d30:	bf08      	it	eq
 8009d32:	f042 0201 	orreq.w	r2, r2, #1
 8009d36:	f108 0818 	add.w	r8, r8, #24
 8009d3a:	4543      	cmp	r3, r8
 8009d3c:	bf08      	it	eq
 8009d3e:	f042 0201 	orreq.w	r2, r2, #1
 8009d42:	f108 0818 	add.w	r8, r8, #24
 8009d46:	4543      	cmp	r3, r8
 8009d48:	bf08      	it	eq
 8009d4a:	f042 0201 	orreq.w	r2, r2, #1
 8009d4e:	f108 0818 	add.w	r8, r8, #24
 8009d52:	4543      	cmp	r3, r8
 8009d54:	bf08      	it	eq
 8009d56:	f042 0201 	orreq.w	r2, r2, #1
 8009d5a:	f108 0818 	add.w	r8, r8, #24
 8009d5e:	4543      	cmp	r3, r8
 8009d60:	bf08      	it	eq
 8009d62:	f042 0201 	orreq.w	r2, r2, #1
 8009d66:	b91a      	cbnz	r2, 8009d70 <HAL_DMA_IRQHandler+0x1ac>
 8009d68:	4a39      	ldr	r2, [pc, #228]	; (8009e50 <HAL_DMA_IRQHandler+0x28c>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	f040 8214 	bne.w	800a198 <HAL_DMA_IRQHandler+0x5d4>
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	0792      	lsls	r2, r2, #30
 8009d74:	d505      	bpl.n	8009d82 <HAL_DMA_IRQHandler+0x1be>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009d76:	f8c4 e008 	str.w	lr, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009d7a:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009d7c:	f042 0204 	orr.w	r2, r2, #4
 8009d80:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009d82:	2210      	movs	r2, #16
 8009d84:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009d88:	ea1c 0f07 	tst.w	ip, r7
 8009d8c:	d069      	beq.n	8009e62 <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	d145      	bne.n	8009e1e <HAL_DMA_IRQHandler+0x25a>
 8009d92:	4a30      	ldr	r2, [pc, #192]	; (8009e54 <HAL_DMA_IRQHandler+0x290>)
 8009d94:	4830      	ldr	r0, [pc, #192]	; (8009e58 <HAL_DMA_IRQHandler+0x294>)
 8009d96:	4283      	cmp	r3, r0
 8009d98:	bf18      	it	ne
 8009d9a:	4293      	cmpne	r3, r2
 8009d9c:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009da0:	bf0c      	ite	eq
 8009da2:	2201      	moveq	r2, #1
 8009da4:	2200      	movne	r2, #0
 8009da6:	4283      	cmp	r3, r0
 8009da8:	bf08      	it	eq
 8009daa:	f042 0201 	orreq.w	r2, r2, #1
 8009dae:	3018      	adds	r0, #24
 8009db0:	4283      	cmp	r3, r0
 8009db2:	bf08      	it	eq
 8009db4:	f042 0201 	orreq.w	r2, r2, #1
 8009db8:	3018      	adds	r0, #24
 8009dba:	4283      	cmp	r3, r0
 8009dbc:	bf08      	it	eq
 8009dbe:	f042 0201 	orreq.w	r2, r2, #1
 8009dc2:	3018      	adds	r0, #24
 8009dc4:	4283      	cmp	r3, r0
 8009dc6:	bf08      	it	eq
 8009dc8:	f042 0201 	orreq.w	r2, r2, #1
 8009dcc:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009dd0:	4283      	cmp	r3, r0
 8009dd2:	bf08      	it	eq
 8009dd4:	f042 0201 	orreq.w	r2, r2, #1
 8009dd8:	3018      	adds	r0, #24
 8009dda:	4283      	cmp	r3, r0
 8009ddc:	bf08      	it	eq
 8009dde:	f042 0201 	orreq.w	r2, r2, #1
 8009de2:	3018      	adds	r0, #24
 8009de4:	4283      	cmp	r3, r0
 8009de6:	bf08      	it	eq
 8009de8:	f042 0201 	orreq.w	r2, r2, #1
 8009dec:	3018      	adds	r0, #24
 8009dee:	4283      	cmp	r3, r0
 8009df0:	bf08      	it	eq
 8009df2:	f042 0201 	orreq.w	r2, r2, #1
 8009df6:	3018      	adds	r0, #24
 8009df8:	4283      	cmp	r3, r0
 8009dfa:	bf08      	it	eq
 8009dfc:	f042 0201 	orreq.w	r2, r2, #1
 8009e00:	3018      	adds	r0, #24
 8009e02:	4283      	cmp	r3, r0
 8009e04:	bf08      	it	eq
 8009e06:	f042 0201 	orreq.w	r2, r2, #1
 8009e0a:	3018      	adds	r0, #24
 8009e0c:	4283      	cmp	r3, r0
 8009e0e:	bf08      	it	eq
 8009e10:	f042 0201 	orreq.w	r2, r2, #1
 8009e14:	b91a      	cbnz	r2, 8009e1e <HAL_DMA_IRQHandler+0x25a>
 8009e16:	4a0e      	ldr	r2, [pc, #56]	; (8009e50 <HAL_DMA_IRQHandler+0x28c>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	f040 81c5 	bne.w	800a1a8 <HAL_DMA_IRQHandler+0x5e4>
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	0712      	lsls	r2, r2, #28
 8009e22:	d51e      	bpl.n	8009e62 <HAL_DMA_IRQHandler+0x29e>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009e24:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009e28:	681a      	ldr	r2, [r3, #0]
 8009e2a:	0352      	lsls	r2, r2, #13
 8009e2c:	f100 814e 	bmi.w	800a0cc <HAL_DMA_IRQHandler+0x508>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	05d2      	lsls	r2, r2, #23
 8009e34:	d403      	bmi.n	8009e3e <HAL_DMA_IRQHandler+0x27a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009e36:	681a      	ldr	r2, [r3, #0]
 8009e38:	f022 0208 	bic.w	r2, r2, #8
 8009e3c:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8009e3e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8009e40:	b17b      	cbz	r3, 8009e62 <HAL_DMA_IRQHandler+0x29e>
 8009e42:	e00b      	b.n	8009e5c <HAL_DMA_IRQHandler+0x298>
 8009e44:	24000310 	.word	0x24000310
 8009e48:	40020028 	.word	0x40020028
 8009e4c:	40020010 	.word	0x40020010
 8009e50:	400204b8 	.word	0x400204b8
 8009e54:	40020058 	.word	0x40020058
 8009e58:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8009e5c:	4630      	mov	r0, r6
 8009e5e:	4798      	blx	r3
 8009e60:	6df1      	ldr	r1, [r6, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009e62:	f001 011f 	and.w	r1, r1, #31
 8009e66:	2020      	movs	r0, #32
 8009e68:	4088      	lsls	r0, r1
 8009e6a:	4238      	tst	r0, r7
 8009e6c:	d066      	beq.n	8009f3c <HAL_DMA_IRQHandler+0x378>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009e6e:	6832      	ldr	r2, [r6, #0]
 8009e70:	4ba4      	ldr	r3, [pc, #656]	; (800a104 <HAL_DMA_IRQHandler+0x540>)
 8009e72:	4fa5      	ldr	r7, [pc, #660]	; (800a108 <HAL_DMA_IRQHandler+0x544>)
 8009e74:	42ba      	cmp	r2, r7
 8009e76:	bf18      	it	ne
 8009e78:	429a      	cmpne	r2, r3
 8009e7a:	f107 0718 	add.w	r7, r7, #24
 8009e7e:	bf0c      	ite	eq
 8009e80:	2301      	moveq	r3, #1
 8009e82:	2300      	movne	r3, #0
 8009e84:	42ba      	cmp	r2, r7
 8009e86:	bf08      	it	eq
 8009e88:	f043 0301 	orreq.w	r3, r3, #1
 8009e8c:	3718      	adds	r7, #24
 8009e8e:	42ba      	cmp	r2, r7
 8009e90:	bf08      	it	eq
 8009e92:	f043 0301 	orreq.w	r3, r3, #1
 8009e96:	3718      	adds	r7, #24
 8009e98:	42ba      	cmp	r2, r7
 8009e9a:	bf08      	it	eq
 8009e9c:	f043 0301 	orreq.w	r3, r3, #1
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	42ba      	cmp	r2, r7
 8009ea4:	bf08      	it	eq
 8009ea6:	f043 0301 	orreq.w	r3, r3, #1
 8009eaa:	3718      	adds	r7, #24
 8009eac:	42ba      	cmp	r2, r7
 8009eae:	bf08      	it	eq
 8009eb0:	f043 0301 	orreq.w	r3, r3, #1
 8009eb4:	3718      	adds	r7, #24
 8009eb6:	42ba      	cmp	r2, r7
 8009eb8:	bf08      	it	eq
 8009eba:	f043 0301 	orreq.w	r3, r3, #1
 8009ebe:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8009ec2:	42ba      	cmp	r2, r7
 8009ec4:	bf08      	it	eq
 8009ec6:	f043 0301 	orreq.w	r3, r3, #1
 8009eca:	3718      	adds	r7, #24
 8009ecc:	42ba      	cmp	r2, r7
 8009ece:	bf08      	it	eq
 8009ed0:	f043 0301 	orreq.w	r3, r3, #1
 8009ed4:	3718      	adds	r7, #24
 8009ed6:	42ba      	cmp	r2, r7
 8009ed8:	bf08      	it	eq
 8009eda:	f043 0301 	orreq.w	r3, r3, #1
 8009ede:	3718      	adds	r7, #24
 8009ee0:	42ba      	cmp	r2, r7
 8009ee2:	bf08      	it	eq
 8009ee4:	f043 0301 	orreq.w	r3, r3, #1
 8009ee8:	3718      	adds	r7, #24
 8009eea:	42ba      	cmp	r2, r7
 8009eec:	bf08      	it	eq
 8009eee:	f043 0301 	orreq.w	r3, r3, #1
 8009ef2:	3718      	adds	r7, #24
 8009ef4:	42ba      	cmp	r2, r7
 8009ef6:	bf08      	it	eq
 8009ef8:	f043 0301 	orreq.w	r3, r3, #1
 8009efc:	3718      	adds	r7, #24
 8009efe:	42ba      	cmp	r2, r7
 8009f00:	bf08      	it	eq
 8009f02:	f043 0301 	orreq.w	r3, r3, #1
 8009f06:	b91b      	cbnz	r3, 8009f10 <HAL_DMA_IRQHandler+0x34c>
 8009f08:	4b80      	ldr	r3, [pc, #512]	; (800a10c <HAL_DMA_IRQHandler+0x548>)
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	f040 8161 	bne.w	800a1d2 <HAL_DMA_IRQHandler+0x60e>
 8009f10:	6813      	ldr	r3, [r2, #0]
 8009f12:	06df      	lsls	r7, r3, #27
 8009f14:	d512      	bpl.n	8009f3c <HAL_DMA_IRQHandler+0x378>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009f16:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009f18:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8009f1c:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009f1e:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009f20:	f000 80b6 	beq.w	800a090 <HAL_DMA_IRQHandler+0x4cc>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009f24:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009f28:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009f2a:	f000 80d8 	beq.w	800a0de <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009f2e:	031f      	lsls	r7, r3, #12
 8009f30:	f140 80e3 	bpl.w	800a0fa <HAL_DMA_IRQHandler+0x536>
          if(hdma->XferCpltCallback != NULL)
 8009f34:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8009f36:	b10b      	cbz	r3, 8009f3c <HAL_DMA_IRQHandler+0x378>
            hdma->XferCpltCallback(hdma);
 8009f38:	4630      	mov	r0, r6
 8009f3a:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009f3c:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	f000 80c1 	beq.w	800a0c6 <HAL_DMA_IRQHandler+0x502>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009f44:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8009f46:	07dc      	lsls	r4, r3, #31
 8009f48:	d51e      	bpl.n	8009f88 <HAL_DMA_IRQHandler+0x3c4>
        __HAL_DMA_DISABLE(hdma);
 8009f4a:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8009f4c:	2104      	movs	r1, #4
 8009f4e:	f886 1035 	strb.w	r1, [r6, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8009f52:	496f      	ldr	r1, [pc, #444]	; (800a110 <HAL_DMA_IRQHandler+0x54c>)
        __HAL_DMA_DISABLE(hdma);
 8009f54:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009f56:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8009f5a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8009f5e:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8009f60:	6013      	str	r3, [r2, #0]
 8009f62:	e002      	b.n	8009f6a <HAL_DMA_IRQHandler+0x3a6>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009f64:	6813      	ldr	r3, [r2, #0]
 8009f66:	07d8      	lsls	r0, r3, #31
 8009f68:	d504      	bpl.n	8009f74 <HAL_DMA_IRQHandler+0x3b0>
          if (++count > timeout)
 8009f6a:	9b01      	ldr	r3, [sp, #4]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	428b      	cmp	r3, r1
 8009f70:	9301      	str	r3, [sp, #4]
 8009f72:	d9f7      	bls.n	8009f64 <HAL_DMA_IRQHandler+0x3a0>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009f74:	6813      	ldr	r3, [r2, #0]
 8009f76:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8009f78:	bf4c      	ite	mi
 8009f7a:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8009f7c:	2301      	movpl	r3, #1
 8009f7e:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8009f82:	2300      	movs	r3, #0
 8009f84:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 8009f88:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f000 809b 	beq.w	800a0c6 <HAL_DMA_IRQHandler+0x502>
          hdma->XferCpltCallback(hdma);
 8009f90:	4630      	mov	r0, r6
}
 8009f92:	b002      	add	sp, #8
 8009f94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 8009f98:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009f9a:	f8d3 e000 	ldr.w	lr, [r3]
 8009f9e:	f01e 0f04 	tst.w	lr, #4
 8009fa2:	d00a      	beq.n	8009fba <HAL_DMA_IRQHandler+0x3f6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8009fa4:	f8d3 e000 	ldr.w	lr, [r3]
 8009fa8:	f02e 0e04 	bic.w	lr, lr, #4
 8009fac:	f8c3 e000 	str.w	lr, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009fb0:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009fb2:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009fb4:	f042 0201 	orr.w	r2, r2, #1
 8009fb8:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009fba:	fa27 f20c 	lsr.w	r2, r7, ip
 8009fbe:	07d2      	lsls	r2, r2, #31
 8009fc0:	f57f ae7d 	bpl.w	8009cbe <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009fc4:	4a53      	ldr	r2, [pc, #332]	; (800a114 <HAL_DMA_IRQHandler+0x550>)
 8009fc6:	f8df e150 	ldr.w	lr, [pc, #336]	; 800a118 <HAL_DMA_IRQHandler+0x554>
 8009fca:	4573      	cmp	r3, lr
 8009fcc:	bf18      	it	ne
 8009fce:	4293      	cmpne	r3, r2
 8009fd0:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8009fd4:	bf0c      	ite	eq
 8009fd6:	2201      	moveq	r2, #1
 8009fd8:	2200      	movne	r2, #0
 8009fda:	4573      	cmp	r3, lr
 8009fdc:	bf08      	it	eq
 8009fde:	f042 0201 	orreq.w	r2, r2, #1
 8009fe2:	f10e 0e18 	add.w	lr, lr, #24
 8009fe6:	4573      	cmp	r3, lr
 8009fe8:	bf08      	it	eq
 8009fea:	f042 0201 	orreq.w	r2, r2, #1
 8009fee:	f10e 0e18 	add.w	lr, lr, #24
 8009ff2:	4573      	cmp	r3, lr
 8009ff4:	bf08      	it	eq
 8009ff6:	f042 0201 	orreq.w	r2, r2, #1
 8009ffa:	f10e 0e18 	add.w	lr, lr, #24
 8009ffe:	4573      	cmp	r3, lr
 800a000:	bf08      	it	eq
 800a002:	f042 0201 	orreq.w	r2, r2, #1
 800a006:	f50e 7e56 	add.w	lr, lr, #856	; 0x358
 800a00a:	4573      	cmp	r3, lr
 800a00c:	bf08      	it	eq
 800a00e:	f042 0201 	orreq.w	r2, r2, #1
 800a012:	f10e 0e18 	add.w	lr, lr, #24
 800a016:	4573      	cmp	r3, lr
 800a018:	bf08      	it	eq
 800a01a:	f042 0201 	orreq.w	r2, r2, #1
 800a01e:	f10e 0e18 	add.w	lr, lr, #24
 800a022:	4573      	cmp	r3, lr
 800a024:	bf08      	it	eq
 800a026:	f042 0201 	orreq.w	r2, r2, #1
 800a02a:	f10e 0e18 	add.w	lr, lr, #24
 800a02e:	4573      	cmp	r3, lr
 800a030:	bf08      	it	eq
 800a032:	f042 0201 	orreq.w	r2, r2, #1
 800a036:	f10e 0e18 	add.w	lr, lr, #24
 800a03a:	4573      	cmp	r3, lr
 800a03c:	bf08      	it	eq
 800a03e:	f042 0201 	orreq.w	r2, r2, #1
 800a042:	f10e 0e18 	add.w	lr, lr, #24
 800a046:	4573      	cmp	r3, lr
 800a048:	bf08      	it	eq
 800a04a:	f042 0201 	orreq.w	r2, r2, #1
 800a04e:	f10e 0e18 	add.w	lr, lr, #24
 800a052:	4573      	cmp	r3, lr
 800a054:	bf08      	it	eq
 800a056:	f042 0201 	orreq.w	r2, r2, #1
 800a05a:	f10e 0e18 	add.w	lr, lr, #24
 800a05e:	4573      	cmp	r3, lr
 800a060:	bf08      	it	eq
 800a062:	f042 0201 	orreq.w	r2, r2, #1
 800a066:	2a00      	cmp	r2, #0
 800a068:	f47f ae1e 	bne.w	8009ca8 <HAL_DMA_IRQHandler+0xe4>
 800a06c:	2800      	cmp	r0, #0
 800a06e:	f47f ae1b 	bne.w	8009ca8 <HAL_DMA_IRQHandler+0xe4>
 800a072:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a074:	2204      	movs	r2, #4
 800a076:	fa02 f20c 	lsl.w	r2, r2, ip
 800a07a:	423a      	tst	r2, r7
 800a07c:	f040 808c 	bne.w	800a198 <HAL_DMA_IRQHandler+0x5d4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a080:	2210      	movs	r2, #16
 800a082:	fa02 fc0c 	lsl.w	ip, r2, ip
 800a086:	ea17 0f0c 	tst.w	r7, ip
 800a08a:	f43f aeea 	beq.w	8009e62 <HAL_DMA_IRQHandler+0x29e>
 800a08e:	e680      	b.n	8009d92 <HAL_DMA_IRQHandler+0x1ce>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a090:	f023 0316 	bic.w	r3, r3, #22
 800a094:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a096:	6953      	ldr	r3, [r2, #20]
 800a098:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a09c:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a09e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d03b      	beq.n	800a11c <HAL_DMA_IRQHandler+0x558>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a0a4:	6813      	ldr	r3, [r2, #0]
 800a0a6:	f023 0308 	bic.w	r3, r3, #8
 800a0aa:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a0ac:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 800a0ae:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 800a0b0:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a0b2:	408b      	lsls	r3, r1
 800a0b4:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 800a0b6:	6d33      	ldr	r3, [r6, #80]	; 0x50
          hdma->State = HAL_DMA_STATE_READY;
 800a0b8:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800a0bc:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f47f af65 	bne.w	8009f90 <HAL_DMA_IRQHandler+0x3cc>
}
 800a0c6:	b002      	add	sp, #8
 800a0c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	0318      	lsls	r0, r3, #12
 800a0d0:	f57f aeb5 	bpl.w	8009e3e <HAL_DMA_IRQHandler+0x27a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a0d4:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	f47f aec0 	bne.w	8009e5c <HAL_DMA_IRQHandler+0x298>
 800a0dc:	e6c1      	b.n	8009e62 <HAL_DMA_IRQHandler+0x29e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a0de:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800a0e2:	f47f af27 	bne.w	8009f34 <HAL_DMA_IRQHandler+0x370>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a0e6:	6811      	ldr	r1, [r2, #0]
 800a0e8:	f021 0110 	bic.w	r1, r1, #16
 800a0ec:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 800a0ee:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 800a0f0:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 800a0f4:	f886 2035 	strb.w	r2, [r6, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 800a0f8:	e71c      	b.n	8009f34 <HAL_DMA_IRQHandler+0x370>
            if(hdma->XferM1CpltCallback != NULL)
 800a0fa:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	f47f af1b 	bne.w	8009f38 <HAL_DMA_IRQHandler+0x374>
 800a102:	e71b      	b.n	8009f3c <HAL_DMA_IRQHandler+0x378>
 800a104:	40020010 	.word	0x40020010
 800a108:	40020028 	.word	0x40020028
 800a10c:	400204b8 	.word	0x400204b8
 800a110:	1b4e81b5 	.word	0x1b4e81b5
 800a114:	40020058 	.word	0x40020058
 800a118:	40020040 	.word	0x40020040
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a11c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1c0      	bne.n	800a0a4 <HAL_DMA_IRQHandler+0x4e0>
 800a122:	e7c3      	b.n	800a0ac <HAL_DMA_IRQHandler+0x4e8>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a124:	4a4b      	ldr	r2, [pc, #300]	; (800a254 <HAL_DMA_IRQHandler+0x690>)
 800a126:	484c      	ldr	r0, [pc, #304]	; (800a258 <HAL_DMA_IRQHandler+0x694>)
 800a128:	4283      	cmp	r3, r0
 800a12a:	bf18      	it	ne
 800a12c:	4293      	cmpne	r3, r2
 800a12e:	f100 0014 	add.w	r0, r0, #20
 800a132:	bf0c      	ite	eq
 800a134:	2201      	moveq	r2, #1
 800a136:	2200      	movne	r2, #0
 800a138:	4283      	cmp	r3, r0
 800a13a:	bf08      	it	eq
 800a13c:	f042 0201 	orreq.w	r2, r2, #1
 800a140:	3014      	adds	r0, #20
 800a142:	4283      	cmp	r3, r0
 800a144:	bf08      	it	eq
 800a146:	f042 0201 	orreq.w	r2, r2, #1
 800a14a:	3014      	adds	r0, #20
 800a14c:	4283      	cmp	r3, r0
 800a14e:	bf08      	it	eq
 800a150:	f042 0201 	orreq.w	r2, r2, #1
 800a154:	3014      	adds	r0, #20
 800a156:	4283      	cmp	r3, r0
 800a158:	bf08      	it	eq
 800a15a:	f042 0201 	orreq.w	r2, r2, #1
 800a15e:	3014      	adds	r0, #20
 800a160:	4283      	cmp	r3, r0
 800a162:	bf08      	it	eq
 800a164:	f042 0201 	orreq.w	r2, r2, #1
 800a168:	b912      	cbnz	r2, 800a170 <HAL_DMA_IRQHandler+0x5ac>
 800a16a:	4a3c      	ldr	r2, [pc, #240]	; (800a25c <HAL_DMA_IRQHandler+0x698>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d1aa      	bne.n	800a0c6 <HAL_DMA_IRQHandler+0x502>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a170:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 800a172:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a174:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a176:	f000 001f 	and.w	r0, r0, #31
 800a17a:	4085      	lsls	r5, r0
 800a17c:	420d      	tst	r5, r1
 800a17e:	d018      	beq.n	800a1b2 <HAL_DMA_IRQHandler+0x5ee>
 800a180:	0757      	lsls	r7, r2, #29
 800a182:	d516      	bpl.n	800a1b2 <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a184:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a186:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a188:	d547      	bpl.n	800a21a <HAL_DMA_IRQHandler+0x656>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a18a:	03d1      	lsls	r1, r2, #15
 800a18c:	d44b      	bmi.n	800a226 <HAL_DMA_IRQHandler+0x662>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a18e:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800a190:	2b00      	cmp	r3, #0
 800a192:	f47f aefd 	bne.w	8009f90 <HAL_DMA_IRQHandler+0x3cc>
 800a196:	e796      	b.n	800a0c6 <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a198:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a19a:	2210      	movs	r2, #16
 800a19c:	fa02 fc0c 	lsl.w	ip, r2, ip
 800a1a0:	ea17 0f0c 	tst.w	r7, ip
 800a1a4:	f43f ae5d 	beq.w	8009e62 <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	0750      	lsls	r0, r2, #29
 800a1ac:	f57f ae59 	bpl.w	8009e62 <HAL_DMA_IRQHandler+0x29e>
 800a1b0:	e638      	b.n	8009e24 <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a1b2:	2502      	movs	r5, #2
 800a1b4:	4085      	lsls	r5, r0
 800a1b6:	420d      	tst	r5, r1
 800a1b8:	d010      	beq.n	800a1dc <HAL_DMA_IRQHandler+0x618>
 800a1ba:	0797      	lsls	r7, r2, #30
 800a1bc:	d50e      	bpl.n	800a1dc <HAL_DMA_IRQHandler+0x618>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a1be:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a1c0:	0414      	lsls	r4, r2, #16
 800a1c2:	d535      	bpl.n	800a230 <HAL_DMA_IRQHandler+0x66c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a1c4:	03d0      	lsls	r0, r2, #15
 800a1c6:	d43f      	bmi.n	800a248 <HAL_DMA_IRQHandler+0x684>
          if(hdma->XferM1CpltCallback != NULL)
 800a1c8:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f47f aee0 	bne.w	8009f90 <HAL_DMA_IRQHandler+0x3cc>
 800a1d0:	e779      	b.n	800a0c6 <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a1d2:	6813      	ldr	r3, [r2, #0]
 800a1d4:	079b      	lsls	r3, r3, #30
 800a1d6:	f57f aeb1 	bpl.w	8009f3c <HAL_DMA_IRQHandler+0x378>
 800a1da:	e69c      	b.n	8009f16 <HAL_DMA_IRQHandler+0x352>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a1dc:	2508      	movs	r5, #8
 800a1de:	4085      	lsls	r5, r0
 800a1e0:	420d      	tst	r5, r1
 800a1e2:	f43f af70 	beq.w	800a0c6 <HAL_DMA_IRQHandler+0x502>
 800a1e6:	0711      	lsls	r1, r2, #28
 800a1e8:	f57f af6d 	bpl.w	800a0c6 <HAL_DMA_IRQHandler+0x502>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a1ec:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 800a1ee:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a1f0:	f022 020e 	bic.w	r2, r2, #14
 800a1f4:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a1f6:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 800a1f8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a1fa:	fa03 f000 	lsl.w	r0, r3, r0
 800a1fe:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a200:	6573      	str	r3, [r6, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 800a202:	f886 1034 	strb.w	r1, [r6, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800a206:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 800a20a:	2a00      	cmp	r2, #0
 800a20c:	f43f af5b 	beq.w	800a0c6 <HAL_DMA_IRQHandler+0x502>
        hdma->XferErrorCallback(hdma);
 800a210:	4630      	mov	r0, r6
}
 800a212:	b002      	add	sp, #8
 800a214:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 800a218:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a21a:	0692      	lsls	r2, r2, #26
 800a21c:	d403      	bmi.n	800a226 <HAL_DMA_IRQHandler+0x662>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	f022 0204 	bic.w	r2, r2, #4
 800a224:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 800a226:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800a228:	2b00      	cmp	r3, #0
 800a22a:	f47f aeb1 	bne.w	8009f90 <HAL_DMA_IRQHandler+0x3cc>
 800a22e:	e74a      	b.n	800a0c6 <HAL_DMA_IRQHandler+0x502>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a230:	f012 0220 	ands.w	r2, r2, #32
 800a234:	d108      	bne.n	800a248 <HAL_DMA_IRQHandler+0x684>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a236:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800a238:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a23a:	f021 010a 	bic.w	r1, r1, #10
 800a23e:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800a240:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800a244:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 800a248:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	f47f aea0 	bne.w	8009f90 <HAL_DMA_IRQHandler+0x3cc>
 800a250:	e739      	b.n	800a0c6 <HAL_DMA_IRQHandler+0x502>
 800a252:	bf00      	nop
 800a254:	58025408 	.word	0x58025408
 800a258:	5802541c 	.word	0x5802541c
 800a25c:	58025494 	.word	0x58025494

0800a260 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a264:	680c      	ldr	r4, [r1, #0]
{
 800a266:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a268:	2c00      	cmp	r4, #0
 800a26a:	f000 80a7 	beq.w	800a3bc <HAL_GPIO_Init+0x15c>
 800a26e:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a272:	4f8a      	ldr	r7, [pc, #552]	; (800a49c <HAL_GPIO_Init+0x23c>)
  uint32_t position = 0x00U;
 800a274:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a276:	2201      	movs	r2, #1
 800a278:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 800a27a:	ea12 0e04 	ands.w	lr, r2, r4
 800a27e:	f000 8096 	beq.w	800a3ae <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a282:	684d      	ldr	r5, [r1, #4]
 800a284:	f005 0903 	and.w	r9, r5, #3
 800a288:	f109 36ff 	add.w	r6, r9, #4294967295
 800a28c:	2e01      	cmp	r6, #1
 800a28e:	f240 8098 	bls.w	800a3c2 <HAL_GPIO_Init+0x162>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a292:	f1b9 0f03 	cmp.w	r9, #3
 800a296:	f040 80d2 	bne.w	800a43e <HAL_GPIO_Init+0x1de>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a29a:	fa09 f20c 	lsl.w	r2, r9, ip
 800a29e:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 800a2a2:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a2a4:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a2a8:	ea06 0608 	and.w	r6, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a2ac:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 800a2b0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a2b2:	d07c      	beq.n	800a3ae <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a2b4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800a2b8:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a2bc:	f003 0903 	and.w	r9, r3, #3
 800a2c0:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a2c2:	f042 0202 	orr.w	r2, r2, #2
 800a2c6:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a2ca:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a2ce:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800a2d2:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 800a2d6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a2da:	fa06 f609 	lsl.w	r6, r6, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a2de:	f002 0202 	and.w	r2, r2, #2
 800a2e2:	9201      	str	r2, [sp, #4]
 800a2e4:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800a2e6:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a2ea:	ea22 0206 	bic.w	r2, r2, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a2ee:	4e6c      	ldr	r6, [pc, #432]	; (800a4a0 <HAL_GPIO_Init+0x240>)
 800a2f0:	42b0      	cmp	r0, r6
 800a2f2:	d028      	beq.n	800a346 <HAL_GPIO_Init+0xe6>
 800a2f4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800a2f8:	42b0      	cmp	r0, r6
 800a2fa:	f000 80ac 	beq.w	800a456 <HAL_GPIO_Init+0x1f6>
 800a2fe:	4e69      	ldr	r6, [pc, #420]	; (800a4a4 <HAL_GPIO_Init+0x244>)
 800a300:	42b0      	cmp	r0, r6
 800a302:	f000 80ad 	beq.w	800a460 <HAL_GPIO_Init+0x200>
 800a306:	4e68      	ldr	r6, [pc, #416]	; (800a4a8 <HAL_GPIO_Init+0x248>)
 800a308:	42b0      	cmp	r0, r6
 800a30a:	f000 809f 	beq.w	800a44c <HAL_GPIO_Init+0x1ec>
 800a30e:	4e67      	ldr	r6, [pc, #412]	; (800a4ac <HAL_GPIO_Init+0x24c>)
 800a310:	42b0      	cmp	r0, r6
 800a312:	f000 80af 	beq.w	800a474 <HAL_GPIO_Init+0x214>
 800a316:	4e66      	ldr	r6, [pc, #408]	; (800a4b0 <HAL_GPIO_Init+0x250>)
 800a318:	42b0      	cmp	r0, r6
 800a31a:	f000 80b0 	beq.w	800a47e <HAL_GPIO_Init+0x21e>
 800a31e:	4e65      	ldr	r6, [pc, #404]	; (800a4b4 <HAL_GPIO_Init+0x254>)
 800a320:	42b0      	cmp	r0, r6
 800a322:	f000 80a2 	beq.w	800a46a <HAL_GPIO_Init+0x20a>
 800a326:	4e64      	ldr	r6, [pc, #400]	; (800a4b8 <HAL_GPIO_Init+0x258>)
 800a328:	42b0      	cmp	r0, r6
 800a32a:	f000 80ad 	beq.w	800a488 <HAL_GPIO_Init+0x228>
 800a32e:	4e63      	ldr	r6, [pc, #396]	; (800a4bc <HAL_GPIO_Init+0x25c>)
 800a330:	42b0      	cmp	r0, r6
 800a332:	f000 80ae 	beq.w	800a492 <HAL_GPIO_Init+0x232>
 800a336:	4e62      	ldr	r6, [pc, #392]	; (800a4c0 <HAL_GPIO_Init+0x260>)
 800a338:	42b0      	cmp	r0, r6
 800a33a:	bf0c      	ite	eq
 800a33c:	2609      	moveq	r6, #9
 800a33e:	260a      	movne	r6, #10
 800a340:	fa06 f609 	lsl.w	r6, r6, r9
 800a344:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a346:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a34a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a34e:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 800a352:	ea6f 060e 	mvn.w	r6, lr
        temp = EXTI->RTSR1;
 800a356:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800a358:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a35c:	bf0c      	ite	eq
 800a35e:	4032      	andeq	r2, r6
          temp |= iocurrent;
 800a360:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a364:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        EXTI->RTSR1 = temp;
 800a368:	f8c8 2000 	str.w	r2, [r8]
        temp = EXTI->FTSR1;
 800a36c:	f8d8 2004 	ldr.w	r2, [r8, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800a370:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a374:	bf0c      	ite	eq
 800a376:	4032      	andeq	r2, r6
          temp |= iocurrent;
 800a378:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a37c:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        EXTI->FTSR1 = temp;
 800a380:	f8c8 2004 	str.w	r2, [r8, #4]
        temp = EXTI_CurrentCPU->EMR1;
 800a384:	f8d8 2084 	ldr.w	r2, [r8, #132]	; 0x84
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a388:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a38c:	bf0c      	ite	eq
 800a38e:	4032      	andeq	r2, r6
          temp |= iocurrent;
 800a390:	ea4e 0202 	orrne.w	r2, lr, r2

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a394:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a396:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 800a39a:	f8c8 2084 	str.w	r2, [r8, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800a39e:	f8d8 2080 	ldr.w	r2, [r8, #128]	; 0x80
        temp &= ~(iocurrent);
 800a3a2:	bf54      	ite	pl
 800a3a4:	4032      	andpl	r2, r6
          temp |= iocurrent;
 800a3a6:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 800a3aa:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 800a3ae:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a3b0:	f10c 0c02 	add.w	ip, ip, #2
 800a3b4:	fa34 f203 	lsrs.w	r2, r4, r3
 800a3b8:	f47f af5d 	bne.w	800a276 <HAL_GPIO_Init+0x16>
  }
}
 800a3bc:	b003      	add	sp, #12
 800a3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a3c2:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 800a3c6:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a3c8:	fa08 f80c 	lsl.w	r8, r8, ip
 800a3cc:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a3d0:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a3d2:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a3d6:	fa06 f60c 	lsl.w	r6, r6, ip
 800a3da:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 800a3de:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a3e0:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 800a3e4:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a3e8:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a3ea:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a3ee:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800a3f0:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800a3f2:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a3f4:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a3f8:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a3fa:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a3fe:	fa06 f60c 	lsl.w	r6, r6, ip
 800a402:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 800a406:	fa09 f20c 	lsl.w	r2, r9, ip
 800a40a:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a40c:	f47f af49 	bne.w	800a2a2 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 800a410:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a414:	f003 0b07 	and.w	fp, r3, #7
 800a418:	260f      	movs	r6, #15
 800a41a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 800a41e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800a422:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a426:	fa06 f60b 	lsl.w	r6, r6, fp
 800a42a:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a42e:	690e      	ldr	r6, [r1, #16]
 800a430:	fa06 f60b 	lsl.w	r6, r6, fp
 800a434:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 800a438:	f8c9 6020 	str.w	r6, [r9, #32]
 800a43c:	e731      	b.n	800a2a2 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a43e:	f04f 0803 	mov.w	r8, #3
 800a442:	fa08 f80c 	lsl.w	r8, r8, ip
 800a446:	ea6f 0808 	mvn.w	r8, r8
 800a44a:	e7d2      	b.n	800a3f2 <HAL_GPIO_Init+0x192>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a44c:	2603      	movs	r6, #3
 800a44e:	fa06 f609 	lsl.w	r6, r6, r9
 800a452:	4332      	orrs	r2, r6
 800a454:	e777      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a456:	2601      	movs	r6, #1
 800a458:	fa06 f609 	lsl.w	r6, r6, r9
 800a45c:	4332      	orrs	r2, r6
 800a45e:	e772      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a460:	2602      	movs	r6, #2
 800a462:	fa06 f609 	lsl.w	r6, r6, r9
 800a466:	4332      	orrs	r2, r6
 800a468:	e76d      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a46a:	2606      	movs	r6, #6
 800a46c:	fa06 f609 	lsl.w	r6, r6, r9
 800a470:	4332      	orrs	r2, r6
 800a472:	e768      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a474:	2604      	movs	r6, #4
 800a476:	fa06 f609 	lsl.w	r6, r6, r9
 800a47a:	4332      	orrs	r2, r6
 800a47c:	e763      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a47e:	2605      	movs	r6, #5
 800a480:	fa06 f609 	lsl.w	r6, r6, r9
 800a484:	4332      	orrs	r2, r6
 800a486:	e75e      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a488:	2607      	movs	r6, #7
 800a48a:	fa06 f609 	lsl.w	r6, r6, r9
 800a48e:	4332      	orrs	r2, r6
 800a490:	e759      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a492:	2608      	movs	r6, #8
 800a494:	fa06 f609 	lsl.w	r6, r6, r9
 800a498:	4332      	orrs	r2, r6
 800a49a:	e754      	b.n	800a346 <HAL_GPIO_Init+0xe6>
 800a49c:	58024400 	.word	0x58024400
 800a4a0:	58020000 	.word	0x58020000
 800a4a4:	58020800 	.word	0x58020800
 800a4a8:	58020c00 	.word	0x58020c00
 800a4ac:	58021000 	.word	0x58021000
 800a4b0:	58021400 	.word	0x58021400
 800a4b4:	58021800 	.word	0x58021800
 800a4b8:	58021c00 	.word	0x58021c00
 800a4bc:	58022000 	.word	0x58022000
 800a4c0:	58022400 	.word	0x58022400

0800a4c4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a4c4:	6903      	ldr	r3, [r0, #16]
 800a4c6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a4c8:	bf14      	ite	ne
 800a4ca:	2001      	movne	r0, #1
 800a4cc:	2000      	moveq	r0, #0
 800a4ce:	4770      	bx	lr

0800a4d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a4d0:	b902      	cbnz	r2, 800a4d4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a4d2:	0409      	lsls	r1, r1, #16
 800a4d4:	6181      	str	r1, [r0, #24]
  }
}
 800a4d6:	4770      	bx	lr

0800a4d8 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a4d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a4dc:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800a4e0:	4201      	tst	r1, r0
 800a4e2:	d100      	bne.n	800a4e6 <HAL_GPIO_EXTI_IRQHandler+0xe>
 800a4e4:	4770      	bx	lr
{
 800a4e6:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a4e8:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a4ec:	f7f7 fe94 	bl	8002218 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a4f0:	bd08      	pop	{r3, pc}
 800a4f2:	bf00      	nop

0800a4f4 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	d05e      	beq.n	800a5b6 <HAL_LPTIM_Init+0xc2>
{
 800a4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800a4fa:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800a4fe:	4604      	mov	r4, r0
 800a500:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a504:	2b00      	cmp	r3, #0
 800a506:	d051      	beq.n	800a5ac <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a508:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a50a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a50c:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a510:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a514:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800a516:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a518:	d03c      	beq.n	800a594 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a51a:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a51e:	d039      	beq.n	800a594 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a520:	6962      	ldr	r2, [r4, #20]
 800a522:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a526:	429a      	cmp	r2, r3
 800a528:	d003      	beq.n	800a532 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800a52a:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800a52e:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a532:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 800a534:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a536:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 800a538:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 800a53a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a53c:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a53e:	4e22      	ldr	r6, [pc, #136]	; (800a5c8 <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 800a540:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a542:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a544:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800a546:	b1ed      	cbz	r5, 800a584 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a548:	2d01      	cmp	r5, #1
 800a54a:	d11f      	bne.n	800a58c <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800a54c:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 800a550:	4328      	orrs	r0, r5
 800a552:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a554:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a558:	4282      	cmp	r2, r0
 800a55a:	d004      	beq.n	800a566 <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a55c:	69a0      	ldr	r0, [r4, #24]
 800a55e:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 800a560:	69e0      	ldr	r0, [r4, #28]
 800a562:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a564:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a566:	4a19      	ldr	r2, [pc, #100]	; (800a5cc <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 800a568:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a56a:	4291      	cmp	r1, r2
 800a56c:	d015      	beq.n	800a59a <HAL_LPTIM_Init+0xa6>
 800a56e:	4b18      	ldr	r3, [pc, #96]	; (800a5d0 <HAL_LPTIM_Init+0xdc>)
 800a570:	4299      	cmp	r1, r3
 800a572:	d012      	beq.n	800a59a <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 800a574:	4b17      	ldr	r3, [pc, #92]	; (800a5d4 <HAL_LPTIM_Init+0xe0>)
 800a576:	4299      	cmp	r1, r3
 800a578:	d01f      	beq.n	800a5ba <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a57a:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800a57c:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a57e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800a584:	69e0      	ldr	r0, [r4, #28]
 800a586:	6925      	ldr	r5, [r4, #16]
 800a588:	4328      	orrs	r0, r5
 800a58a:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a58c:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a590:	d1e0      	bne.n	800a554 <HAL_LPTIM_Init+0x60>
 800a592:	e7db      	b.n	800a54c <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800a594:	f020 001e 	bic.w	r0, r0, #30
 800a598:	e7c2      	b.n	800a520 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a59a:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 800a59e:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a5a4:	2301      	movs	r3, #1
 800a5a6:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a5aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 800a5ac:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800a5b0:	f7fc fa6a 	bl	8006a88 <HAL_LPTIM_MspInit>
 800a5b4:	e7a8      	b.n	800a508 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 800a5b6:	2001      	movs	r0, #1
}
 800a5b8:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a5ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800a5bc:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a5be:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a5c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5c8:	ff19f1fe 	.word	0xff19f1fe
 800a5cc:	40002400 	.word	0x40002400
 800a5d0:	58002400 	.word	0x58002400
 800a5d4:	58002800 	.word	0x58002800

0800a5d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a5da:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	f000 8088 	beq.w	800a6f2 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a5e2:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
 800a5e6:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 800a5e8:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a5ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d079      	beq.n	800a6e6 <HAL_PCD_Init+0x10e>
 800a5f2:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a5f4:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a5f6:	462e      	mov	r6, r5
 800a5f8:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800a5fa:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a5fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a600:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a602:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800a606:	bf08      	it	eq
 800a608:	60eb      	streq	r3, [r5, #12]
  __HAL_PCD_DISABLE(hpcd);
 800a60a:	f004 fdd7 	bl	800f1bc <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a60e:	f856 eb10 	ldr.w	lr, [r6], #16
 800a612:	46b4      	mov	ip, r6
 800a614:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a61a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a61e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a620:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a624:	e884 0003 	stmia.w	r4, {r0, r1}
 800a628:	4670      	mov	r0, lr
 800a62a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a62e:	f004 fca1 	bl	800ef74 <USB_CoreInit>
 800a632:	4604      	mov	r4, r0
 800a634:	b130      	cbz	r0, 800a644 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800a636:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a638:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800a63a:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a63c:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 800a640:	b00b      	add	sp, #44	; 0x2c
 800a642:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a644:	4601      	mov	r1, r0
 800a646:	6828      	ldr	r0, [r5, #0]
 800a648:	f004 fdc0 	bl	800f1cc <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a64c:	6868      	ldr	r0, [r5, #4]
 800a64e:	b358      	cbz	r0, 800a6a8 <HAL_PCD_Init+0xd0>
 800a650:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a652:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a656:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a658:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a65c:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800a660:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800a664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a668:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a66c:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800a670:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a674:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a676:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 800a67a:	64d9      	str	r1, [r3, #76]	; 0x4c
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a67c:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a680:	d3ea      	bcc.n	800a658 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800a682:	2200      	movs	r2, #0
 800a684:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a688:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800a68a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800a68e:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a692:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800a694:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a698:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a69a:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a69e:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a6a2:	e9c3 22a1 	strd	r2, r2, [r3, #644]	; 0x284
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a6a6:	d3ed      	bcc.n	800a684 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a6a8:	466c      	mov	r4, sp
 800a6aa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a6ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a6ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a6b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a6b2:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a6b6:	e884 0003 	stmia.w	r4, {r0, r1}
 800a6ba:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a6be:	6828      	ldr	r0, [r5, #0]
 800a6c0:	f004 fdba 	bl	800f238 <USB_DevInit>
 800a6c4:	4604      	mov	r4, r0
 800a6c6:	2800      	cmp	r0, #0
 800a6c8:	d1b5      	bne.n	800a636 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 800a6ca:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800a6cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800a6ce:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800a6d2:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800a6d4:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 800a6d8:	d00f      	beq.n	800a6fa <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a6da:	6828      	ldr	r0, [r5, #0]
 800a6dc:	f005 f9ee 	bl	800fabc <USB_DevDisconnect>
}
 800a6e0:	4620      	mov	r0, r4
 800a6e2:	b00b      	add	sp, #44	; 0x2c
 800a6e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800a6e6:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 800a6ea:	f006 fb65 	bl	8010db8 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800a6ee:	6828      	ldr	r0, [r5, #0]
 800a6f0:	e780      	b.n	800a5f4 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800a6f2:	2401      	movs	r4, #1
}
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	b00b      	add	sp, #44	; 0x2c
 800a6f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	f000 ff4e 	bl	800b59c <HAL_PCDEx_ActivateLPM>
 800a700:	e7eb      	b.n	800a6da <HAL_PCD_Init+0x102>
 800a702:	bf00      	nop

0800a704 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a704:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 800a706:	f890 34bc 	ldrb.w	r3, [r0, #1212]	; 0x4bc
{
 800a70a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a70c:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800a70e:	2b01      	cmp	r3, #1
 800a710:	d017      	beq.n	800a742 <HAL_PCD_Start+0x3e>
 800a712:	2301      	movs	r3, #1
 800a714:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 800a718:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a71a:	05db      	lsls	r3, r3, #23
 800a71c:	d402      	bmi.n	800a724 <HAL_PCD_Start+0x20>
 800a71e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a720:	2b01      	cmp	r3, #1
 800a722:	d009      	beq.n	800a738 <HAL_PCD_Start+0x34>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 800a724:	f004 fd42 	bl	800f1ac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a728:	6820      	ldr	r0, [r4, #0]
 800a72a:	f005 f9b7 	bl	800fa9c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a72e:	2300      	movs	r3, #0

  return HAL_OK;
 800a730:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800a732:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800a736:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a738:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a73a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a73e:	6383      	str	r3, [r0, #56]	; 0x38
 800a740:	e7f0      	b.n	800a724 <HAL_PCD_Start+0x20>
  __HAL_LOCK(hpcd);
 800a742:	2002      	movs	r0, #2
}
 800a744:	bd10      	pop	{r4, pc}
 800a746:	bf00      	nop

0800a748 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a74c:	6805      	ldr	r5, [r0, #0]
{
 800a74e:	b089      	sub	sp, #36	; 0x24
 800a750:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a752:	4628      	mov	r0, r5
 800a754:	f005 f9f0 	bl	800fb38 <USB_GetMode>
 800a758:	b110      	cbz	r0, 800a760 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
    }
  }
}
 800a75a:	b009      	add	sp, #36	; 0x24
 800a75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a760:	4683      	mov	fp, r0
 800a762:	6820      	ldr	r0, [r4, #0]
 800a764:	f005 f9ba 	bl	800fadc <USB_ReadInterrupts>
 800a768:	2800      	cmp	r0, #0
 800a76a:	d0f6      	beq.n	800a75a <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a76c:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 800a770:	f505 6200 	add.w	r2, r5, #2048	; 0x800
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a774:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a776:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800a77a:	9202      	str	r2, [sp, #8]
 800a77c:	f8c4 34fc 	str.w	r3, [r4, #1276]	; 0x4fc
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a780:	f005 f9ac 	bl	800fadc <USB_ReadInterrupts>
 800a784:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a788:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a78a:	d003      	beq.n	800a794 <HAL_PCD_IRQHandler+0x4c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a78c:	6943      	ldr	r3, [r0, #20]
 800a78e:	f003 0302 	and.w	r3, r3, #2
 800a792:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a794:	f005 f9a2 	bl	800fadc <USB_ReadInterrupts>
 800a798:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a79c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a79e:	d012      	beq.n	800a7c6 <HAL_PCD_IRQHandler+0x7e>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a7a0:	6983      	ldr	r3, [r0, #24]
 800a7a2:	f023 0310 	bic.w	r3, r3, #16
 800a7a6:	6183      	str	r3, [r0, #24]
      RegVal = USBx->GRXSTSP;
 800a7a8:	6a2e      	ldr	r6, [r5, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a7aa:	f3c6 4343 	ubfx	r3, r6, #17, #4
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a7ae:	f006 070f 	and.w	r7, r6, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a7b2:	2b02      	cmp	r3, #2
 800a7b4:	f000 83e5 	beq.w	800af82 <HAL_PCD_IRQHandler+0x83a>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a7b8:	2b06      	cmp	r3, #6
 800a7ba:	f000 8323 	beq.w	800ae04 <HAL_PCD_IRQHandler+0x6bc>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a7be:	6983      	ldr	r3, [r0, #24]
 800a7c0:	f043 0310 	orr.w	r3, r3, #16
 800a7c4:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a7c6:	f005 f989 	bl	800fadc <USB_ReadInterrupts>
 800a7ca:	0307      	lsls	r7, r0, #12
 800a7cc:	f100 8281 	bmi.w	800acd2 <HAL_PCD_IRQHandler+0x58a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a7d0:	6820      	ldr	r0, [r4, #0]
 800a7d2:	f005 f983 	bl	800fadc <USB_ReadInterrupts>
 800a7d6:	0346      	lsls	r6, r0, #13
 800a7d8:	f100 8228 	bmi.w	800ac2c <HAL_PCD_IRQHandler+0x4e4>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a7dc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a7de:	f005 f97d 	bl	800fadc <USB_ReadInterrupts>
 800a7e2:	2800      	cmp	r0, #0
 800a7e4:	f2c0 819a 	blt.w	800ab1c <HAL_PCD_IRQHandler+0x3d4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a7e8:	6820      	ldr	r0, [r4, #0]
 800a7ea:	f005 f977 	bl	800fadc <USB_ReadInterrupts>
 800a7ee:	0503      	lsls	r3, r0, #20
 800a7f0:	f100 8157 	bmi.w	800aaa2 <HAL_PCD_IRQHandler+0x35a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a7f4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a7f6:	f005 f971 	bl	800fadc <USB_ReadInterrupts>
 800a7fa:	0106      	lsls	r6, r0, #4
 800a7fc:	d514      	bpl.n	800a828 <HAL_PCD_IRQHandler+0xe0>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a7fe:	6822      	ldr	r2, [r4, #0]
 800a800:	6953      	ldr	r3, [r2, #20]
 800a802:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a806:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800a808:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	f040 82ac 	bne.w	800ad6a <HAL_PCD_IRQHandler+0x622>
        hpcd->LPM_State = LPM_L1;
 800a812:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a814:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800a816:	f884 14f4 	strb.w	r1, [r4, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a81a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a81c:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a820:	f8c4 34f8 	str.w	r3, [r4, #1272]	; 0x4f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a824:	f000 fed2 	bl	800b5cc <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a828:	6820      	ldr	r0, [r4, #0]
 800a82a:	f005 f957 	bl	800fadc <USB_ReadInterrupts>
 800a82e:	04c0      	lsls	r0, r0, #19
 800a830:	f100 819e 	bmi.w	800ab70 <HAL_PCD_IRQHandler+0x428>
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a834:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a836:	f005 f951 	bl	800fadc <USB_ReadInterrupts>
 800a83a:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 800a83e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a840:	f040 817f 	bne.w	800ab42 <HAL_PCD_IRQHandler+0x3fa>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800a844:	f005 f94a 	bl	800fadc <USB_ReadInterrupts>
 800a848:	0701      	lsls	r1, r0, #28
 800a84a:	f100 81e6 	bmi.w	800ac1a <HAL_PCD_IRQHandler+0x4d2>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800a84e:	6820      	ldr	r0, [r4, #0]
 800a850:	f005 f944 	bl	800fadc <USB_ReadInterrupts>
 800a854:	0602      	lsls	r2, r0, #24
 800a856:	d571      	bpl.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a858:	69aa      	ldr	r2, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a85a:	6863      	ldr	r3, [r4, #4]
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a85c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a860:	2b01      	cmp	r3, #1
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800a862:	61aa      	str	r2, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a864:	d96a      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a866:	f894 22a3 	ldrb.w	r2, [r4, #675]	; 0x2a3
 800a86a:	2a01      	cmp	r2, #1
 800a86c:	f000 83ea 	beq.w	800b044 <HAL_PCD_IRQHandler+0x8fc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a870:	2b02      	cmp	r3, #2
 800a872:	d963      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a874:	f894 22c7 	ldrb.w	r2, [r4, #711]	; 0x2c7
 800a878:	2a01      	cmp	r2, #1
 800a87a:	f000 83fe 	beq.w	800b07a <HAL_PCD_IRQHandler+0x932>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a87e:	2b03      	cmp	r3, #3
 800a880:	d95c      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a882:	f894 22eb 	ldrb.w	r2, [r4, #747]	; 0x2eb
 800a886:	2a01      	cmp	r2, #1
 800a888:	f000 82b5 	beq.w	800adf6 <HAL_PCD_IRQHandler+0x6ae>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a88c:	2b04      	cmp	r3, #4
 800a88e:	d955      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a890:	f894 230f 	ldrb.w	r2, [r4, #783]	; 0x30f
 800a894:	2a01      	cmp	r2, #1
 800a896:	f000 82c8 	beq.w	800ae2a <HAL_PCD_IRQHandler+0x6e2>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a89a:	2b05      	cmp	r3, #5
 800a89c:	d94e      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a89e:	f894 2333 	ldrb.w	r2, [r4, #819]	; 0x333
 800a8a2:	2a01      	cmp	r2, #1
 800a8a4:	f000 8426 	beq.w	800b0f4 <HAL_PCD_IRQHandler+0x9ac>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8a8:	2b06      	cmp	r3, #6
 800a8aa:	d947      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a8ac:	f894 2357 	ldrb.w	r2, [r4, #855]	; 0x357
 800a8b0:	2a01      	cmp	r2, #1
 800a8b2:	f000 8433 	beq.w	800b11c <HAL_PCD_IRQHandler+0x9d4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8b6:	2b07      	cmp	r3, #7
 800a8b8:	d940      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a8ba:	f894 237b 	ldrb.w	r2, [r4, #891]	; 0x37b
 800a8be:	2a01      	cmp	r2, #1
 800a8c0:	f000 844a 	beq.w	800b158 <HAL_PCD_IRQHandler+0xa10>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8c4:	2b08      	cmp	r3, #8
 800a8c6:	d939      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a8c8:	f894 239f 	ldrb.w	r2, [r4, #927]	; 0x39f
 800a8cc:	2a01      	cmp	r2, #1
 800a8ce:	f000 8457 	beq.w	800b180 <HAL_PCD_IRQHandler+0xa38>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8d2:	2b09      	cmp	r3, #9
 800a8d4:	d932      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a8d6:	f894 23c3 	ldrb.w	r2, [r4, #963]	; 0x3c3
 800a8da:	2a01      	cmp	r2, #1
 800a8dc:	f000 8464 	beq.w	800b1a8 <HAL_PCD_IRQHandler+0xa60>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8e0:	2b0a      	cmp	r3, #10
 800a8e2:	d92b      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a8e4:	f894 23e7 	ldrb.w	r2, [r4, #999]	; 0x3e7
 800a8e8:	2a01      	cmp	r2, #1
 800a8ea:	f000 8471 	beq.w	800b1d0 <HAL_PCD_IRQHandler+0xa88>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8ee:	2b0b      	cmp	r3, #11
 800a8f0:	d924      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a8f2:	f894 240b 	ldrb.w	r2, [r4, #1035]	; 0x40b
 800a8f6:	2a01      	cmp	r2, #1
 800a8f8:	f000 847e 	beq.w	800b1f8 <HAL_PCD_IRQHandler+0xab0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a8fc:	2b0c      	cmp	r3, #12
 800a8fe:	d91d      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a900:	f894 242f 	ldrb.w	r2, [r4, #1071]	; 0x42f
 800a904:	2a01      	cmp	r2, #1
 800a906:	f000 847f 	beq.w	800b208 <HAL_PCD_IRQHandler+0xac0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a90a:	2b0d      	cmp	r3, #13
 800a90c:	d916      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a90e:	f894 2453 	ldrb.w	r2, [r4, #1107]	; 0x453
 800a912:	2a01      	cmp	r2, #1
 800a914:	f000 849f 	beq.w	800b256 <HAL_PCD_IRQHandler+0xb0e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a918:	2b0e      	cmp	r3, #14
 800a91a:	d90f      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a91c:	f894 2477 	ldrb.w	r2, [r4, #1143]	; 0x477
 800a920:	2a01      	cmp	r2, #1
 800a922:	f000 84a6 	beq.w	800b272 <HAL_PCD_IRQHandler+0xb2a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a926:	2b0f      	cmp	r3, #15
 800a928:	d908      	bls.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800a92a:	f894 349b 	ldrb.w	r3, [r4, #1179]	; 0x49b
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d104      	bne.n	800a93c <HAL_PCD_IRQHandler+0x1f4>
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a932:	f504 6193 	add.w	r1, r4, #1176	; 0x498
 800a936:	6820      	ldr	r0, [r4, #0]
 800a938:	f004 ffc0 	bl	800f8bc <USB_EPStopXfer>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800a93c:	6820      	ldr	r0, [r4, #0]
 800a93e:	f005 f8cd 	bl	800fadc <USB_ReadInterrupts>
 800a942:	02c3      	lsls	r3, r0, #11
 800a944:	f140 80ab 	bpl.w	800aa9e <HAL_PCD_IRQHandler+0x356>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a948:	6863      	ldr	r3, [r4, #4]
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	f240 8089 	bls.w	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a950:	f894 2064 	ldrb.w	r2, [r4, #100]	; 0x64
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a954:	f8d5 1920 	ldr.w	r1, [r5, #2336]	; 0x920
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a958:	2a01      	cmp	r2, #1
 800a95a:	f000 8215 	beq.w	800ad88 <HAL_PCD_IRQHandler+0x640>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a95e:	2b02      	cmp	r3, #2
 800a960:	d97f      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a962:	f894 2088 	ldrb.w	r2, [r4, #136]	; 0x88
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a966:	f8d5 1940 	ldr.w	r1, [r5, #2368]	; 0x940
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a96a:	2a01      	cmp	r2, #1
 800a96c:	f000 821f 	beq.w	800adae <HAL_PCD_IRQHandler+0x666>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a970:	2b03      	cmp	r3, #3
 800a972:	d976      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a974:	f894 20ac 	ldrb.w	r2, [r4, #172]	; 0xac
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a978:	f8d5 1960 	ldr.w	r1, [r5, #2400]	; 0x960
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a97c:	2a01      	cmp	r2, #1
 800a97e:	f000 8222 	beq.w	800adc6 <HAL_PCD_IRQHandler+0x67e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a982:	2b04      	cmp	r3, #4
 800a984:	d96d      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a986:	f894 20d0 	ldrb.w	r2, [r4, #208]	; 0xd0
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a98a:	f8d5 1980 	ldr.w	r1, [r5, #2432]	; 0x980
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a98e:	2a01      	cmp	r2, #1
 800a990:	f000 8225 	beq.w	800adde <HAL_PCD_IRQHandler+0x696>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a994:	2b05      	cmp	r3, #5
 800a996:	d964      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a998:	f894 20f4 	ldrb.w	r2, [r4, #244]	; 0xf4
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a99c:	f8d5 19a0 	ldr.w	r1, [r5, #2464]	; 0x9a0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9a0:	2a01      	cmp	r2, #1
 800a9a2:	f000 8343 	beq.w	800b02c <HAL_PCD_IRQHandler+0x8e4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9a6:	2b06      	cmp	r3, #6
 800a9a8:	d95b      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9aa:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a9ae:	f8d5 19c0 	ldr.w	r1, [r5, #2496]	; 0x9c0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9b2:	2a01      	cmp	r2, #1
 800a9b4:	f000 8355 	beq.w	800b062 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9b8:	2b07      	cmp	r3, #7
 800a9ba:	d952      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9bc:	f894 213c 	ldrb.w	r2, [r4, #316]	; 0x13c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a9c0:	f8d5 19e0 	ldr.w	r1, [r5, #2528]	; 0x9e0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9c4:	2a01      	cmp	r2, #1
 800a9c6:	f000 8360 	beq.w	800b08a <HAL_PCD_IRQHandler+0x942>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9ca:	2b08      	cmp	r3, #8
 800a9cc:	d949      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9ce:	f894 2160 	ldrb.w	r2, [r4, #352]	; 0x160
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a9d2:	f8d5 1a00 	ldr.w	r1, [r5, #2560]	; 0xa00
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9d6:	2a01      	cmp	r2, #1
 800a9d8:	f000 8363 	beq.w	800b0a2 <HAL_PCD_IRQHandler+0x95a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9dc:	2b09      	cmp	r3, #9
 800a9de:	d940      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9e0:	f894 2184 	ldrb.w	r2, [r4, #388]	; 0x184
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a9e4:	f8d5 1a20 	ldr.w	r1, [r5, #2592]	; 0xa20
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9e8:	2a01      	cmp	r2, #1
 800a9ea:	f000 8377 	beq.w	800b0dc <HAL_PCD_IRQHandler+0x994>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800a9ee:	2b0a      	cmp	r3, #10
 800a9f0:	d937      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9f2:	f894 21a8 	ldrb.w	r2, [r4, #424]	; 0x1a8
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800a9f6:	f8d5 1a40 	ldr.w	r1, [r5, #2624]	; 0xa40
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800a9fa:	2a01      	cmp	r2, #1
 800a9fc:	f000 8382 	beq.w	800b104 <HAL_PCD_IRQHandler+0x9bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa00:	2b0b      	cmp	r3, #11
 800aa02:	d92e      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa04:	f894 21cc 	ldrb.w	r2, [r4, #460]	; 0x1cc
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800aa08:	f8d5 1a60 	ldr.w	r1, [r5, #2656]	; 0xa60
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa0c:	2a01      	cmp	r2, #1
 800aa0e:	f000 8397 	beq.w	800b140 <HAL_PCD_IRQHandler+0x9f8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa12:	2b0c      	cmp	r3, #12
 800aa14:	d925      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa16:	f894 21f0 	ldrb.w	r2, [r4, #496]	; 0x1f0
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800aa1a:	f8d5 1a80 	ldr.w	r1, [r5, #2688]	; 0xa80
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa1e:	2a01      	cmp	r2, #1
 800aa20:	f000 83a2 	beq.w	800b168 <HAL_PCD_IRQHandler+0xa20>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa24:	2b0d      	cmp	r3, #13
 800aa26:	d91c      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa28:	f894 2214 	ldrb.w	r2, [r4, #532]	; 0x214
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800aa2c:	f8d5 1aa0 	ldr.w	r1, [r5, #2720]	; 0xaa0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa30:	2a01      	cmp	r2, #1
 800aa32:	f000 83ad 	beq.w	800b190 <HAL_PCD_IRQHandler+0xa48>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa36:	2b0e      	cmp	r3, #14
 800aa38:	d913      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa3a:	f894 2238 	ldrb.w	r2, [r4, #568]	; 0x238
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800aa3e:	f8d5 1ac0 	ldr.w	r1, [r5, #2752]	; 0xac0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa42:	2a01      	cmp	r2, #1
 800aa44:	f000 83b8 	beq.w	800b1b8 <HAL_PCD_IRQHandler+0xa70>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa48:	2b0f      	cmp	r3, #15
 800aa4a:	d90a      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa4c:	f894 225c 	ldrb.w	r2, [r4, #604]	; 0x25c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800aa50:	f8d5 1ae0 	ldr.w	r1, [r5, #2784]	; 0xae0
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800aa54:	2a01      	cmp	r2, #1
 800aa56:	f000 83c3 	beq.w	800b1e0 <HAL_PCD_IRQHandler+0xa98>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aa5a:	2b10      	cmp	r3, #16
 800aa5c:	d901      	bls.n	800aa62 <HAL_PCD_IRQHandler+0x31a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800aa5e:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800aa62:	6820      	ldr	r0, [r4, #0]
 800aa64:	6943      	ldr	r3, [r0, #20]
 800aa66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aa6a:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800aa6c:	f005 f836 	bl	800fadc <USB_ReadInterrupts>
 800aa70:	0287      	lsls	r7, r0, #10
 800aa72:	d421      	bmi.n	800aab8 <HAL_PCD_IRQHandler+0x370>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800aa74:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800aa76:	f005 f831 	bl	800fadc <USB_ReadInterrupts>
 800aa7a:	0040      	lsls	r0, r0, #1
 800aa7c:	f100 80c4 	bmi.w	800ac08 <HAL_PCD_IRQHandler+0x4c0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800aa80:	6820      	ldr	r0, [r4, #0]
 800aa82:	f005 f82b 	bl	800fadc <USB_ReadInterrupts>
 800aa86:	0741      	lsls	r1, r0, #29
 800aa88:	f57f ae67 	bpl.w	800a75a <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 800aa8c:	6823      	ldr	r3, [r4, #0]
 800aa8e:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800aa90:	076a      	lsls	r2, r5, #29
 800aa92:	f100 8297 	bmi.w	800afc4 <HAL_PCD_IRQHandler+0x87c>
      hpcd->Instance->GOTGINT |= RegVal;
 800aa96:	685a      	ldr	r2, [r3, #4]
 800aa98:	432a      	orrs	r2, r5
 800aa9a:	605a      	str	r2, [r3, #4]
 800aa9c:	e65d      	b.n	800a75a <HAL_PCD_IRQHandler+0x12>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800aa9e:	6820      	ldr	r0, [r4, #0]
 800aaa0:	e7e4      	b.n	800aa6c <HAL_PCD_IRQHandler+0x324>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800aaa2:	9b02      	ldr	r3, [sp, #8]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	07df      	lsls	r7, r3, #31
 800aaa8:	f100 8288 	bmi.w	800afbc <HAL_PCD_IRQHandler+0x874>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800aaac:	6820      	ldr	r0, [r4, #0]
 800aaae:	6943      	ldr	r3, [r0, #20]
 800aab0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aab4:	6143      	str	r3, [r0, #20]
 800aab6:	e69e      	b.n	800a7f6 <HAL_PCD_IRQHandler+0xae>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800aab8:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800aabc:	f1bc 0f01 	cmp.w	ip, #1
 800aac0:	d926      	bls.n	800ab10 <HAL_PCD_IRQHandler+0x3c8>
 800aac2:	f505 6232 	add.w	r2, r5, #2848	; 0xb20
 800aac6:	4623      	mov	r3, r4
 800aac8:	2101      	movs	r1, #1
 800aaca:	e004      	b.n	800aad6 <HAL_PCD_IRQHandler+0x38e>
 800aacc:	3101      	adds	r1, #1
 800aace:	3220      	adds	r2, #32
 800aad0:	3324      	adds	r3, #36	; 0x24
 800aad2:	4561      	cmp	r1, ip
 800aad4:	d01c      	beq.n	800ab10 <HAL_PCD_IRQHandler+0x3c8>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800aad6:	f893 02a4 	ldrb.w	r0, [r3, #676]	; 0x2a4
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800aada:	6816      	ldr	r6, [r2, #0]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800aadc:	2801      	cmp	r0, #1
 800aade:	d1f5      	bne.n	800aacc <HAL_PCD_IRQHandler+0x384>
 800aae0:	2e00      	cmp	r6, #0
 800aae2:	daf3      	bge.n	800aacc <HAL_PCD_IRQHandler+0x384>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800aae4:	f8d4 74fc 	ldr.w	r7, [r4, #1276]	; 0x4fc
 800aae8:	f406 3680 	and.w	r6, r6, #65536	; 0x10000
 800aaec:	f007 0701 	and.w	r7, r7, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800aaf0:	42be      	cmp	r6, r7
 800aaf2:	d1eb      	bne.n	800aacc <HAL_PCD_IRQHandler+0x384>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800aaf4:	f883 02a3 	strb.w	r0, [r3, #675]	; 0x2a3
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800aaf8:	69a8      	ldr	r0, [r5, #24]
 800aafa:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800aafe:	61a8      	str	r0, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800ab00:	6968      	ldr	r0, [r5, #20]
 800ab02:	0606      	lsls	r6, r0, #24
 800ab04:	d4e2      	bmi.n	800aacc <HAL_PCD_IRQHandler+0x384>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ab06:	9a02      	ldr	r2, [sp, #8]
 800ab08:	6853      	ldr	r3, [r2, #4]
 800ab0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ab0e:	6053      	str	r3, [r2, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ab10:	6820      	ldr	r0, [r4, #0]
 800ab12:	6943      	ldr	r3, [r0, #20]
 800ab14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ab18:	6143      	str	r3, [r0, #20]
 800ab1a:	e7ac      	b.n	800aa76 <HAL_PCD_IRQHandler+0x32e>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ab1c:	9a02      	ldr	r2, [sp, #8]
 800ab1e:	6853      	ldr	r3, [r2, #4]
 800ab20:	f023 0301 	bic.w	r3, r3, #1
 800ab24:	6053      	str	r3, [r2, #4]
      if (hpcd->LPM_State == LPM_L1)
 800ab26:	f894 34f4 	ldrb.w	r3, [r4, #1268]	; 0x4f4
 800ab2a:	2b01      	cmp	r3, #1
 800ab2c:	f000 8138 	beq.w	800ada0 <HAL_PCD_IRQHandler+0x658>
        HAL_PCD_ResumeCallback(hpcd);
 800ab30:	4620      	mov	r0, r4
 800ab32:	f006 f9ef 	bl	8010f14 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800ab36:	6820      	ldr	r0, [r4, #0]
 800ab38:	6943      	ldr	r3, [r0, #20]
 800ab3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab3e:	6143      	str	r3, [r0, #20]
 800ab40:	e653      	b.n	800a7ea <HAL_PCD_IRQHandler+0xa2>
      (void)USB_ActivateSetup(hpcd->Instance);
 800ab42:	f004 fffd 	bl	800fb40 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ab46:	6820      	ldr	r0, [r4, #0]
 800ab48:	f004 fcc2 	bl	800f4d0 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ab4c:	6826      	ldr	r6, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800ab4e:	6120      	str	r0, [r4, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800ab50:	f001 fb00 	bl	800c154 <HAL_RCC_GetHCLKFreq>
 800ab54:	7c22      	ldrb	r2, [r4, #16]
 800ab56:	4601      	mov	r1, r0
 800ab58:	4630      	mov	r0, r6
 800ab5a:	f004 faad 	bl	800f0b8 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f006 f9aa 	bl	8010eb8 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800ab64:	6820      	ldr	r0, [r4, #0]
 800ab66:	6943      	ldr	r3, [r0, #20]
 800ab68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab6c:	6143      	str	r3, [r0, #20]
 800ab6e:	e669      	b.n	800a844 <HAL_PCD_IRQHandler+0xfc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ab70:	9a02      	ldr	r2, [sp, #8]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800ab72:	2110      	movs	r1, #16
 800ab74:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800ab76:	6853      	ldr	r3, [r2, #4]
 800ab78:	f023 0301 	bic.w	r3, r3, #1
 800ab7c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800ab7e:	f004 fc7d 	bl	800f47c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ab82:	6860      	ldr	r0, [r4, #4]
 800ab84:	b1e0      	cbz	r0, 800abc0 <HAL_PCD_IRQHandler+0x478>
 800ab86:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800ab8a:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800ab8e:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ab90:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ab94:	681a      	ldr	r2, [r3, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ab96:	3320      	adds	r3, #32
 800ab98:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ab9a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800ab9e:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800aba2:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800aba6:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800abaa:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800abae:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800abb2:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800abb6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800abba:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800abbe:	d1e6      	bne.n	800ab8e <HAL_PCD_IRQHandler+0x446>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800abc0:	9902      	ldr	r1, [sp, #8]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800abc2:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800abc4:	69cb      	ldr	r3, [r1, #28]
 800abc6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800abca:	61cb      	str	r3, [r1, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800abcc:	2a00      	cmp	r2, #0
 800abce:	f040 80d0 	bne.w	800ad72 <HAL_PCD_IRQHandler+0x62a>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800abd2:	694a      	ldr	r2, [r1, #20]
 800abd4:	f242 032b 	movw	r3, #8235	; 0x202b
 800abd8:	4313      	orrs	r3, r2
 800abda:	614b      	str	r3, [r1, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800abdc:	690b      	ldr	r3, [r1, #16]
 800abde:	f043 030b 	orr.w	r3, r3, #11
 800abe2:	610b      	str	r3, [r1, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800abe4:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800abe8:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800abec:	7b21      	ldrb	r1, [r4, #12]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800abee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800abf2:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800abf4:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800abf8:	f004 ffb8 	bl	800fb6c <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800abfc:	6820      	ldr	r0, [r4, #0]
 800abfe:	6943      	ldr	r3, [r0, #20]
 800ac00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ac04:	6143      	str	r3, [r0, #20]
 800ac06:	e616      	b.n	800a836 <HAL_PCD_IRQHandler+0xee>
      HAL_PCD_ConnectCallback(hpcd);
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f006 f98f 	bl	8010f2c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ac0e:	6820      	ldr	r0, [r4, #0]
 800ac10:	6943      	ldr	r3, [r0, #20]
 800ac12:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ac16:	6143      	str	r3, [r0, #20]
 800ac18:	e733      	b.n	800aa82 <HAL_PCD_IRQHandler+0x33a>
      HAL_PCD_SOFCallback(hpcd);
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f006 f948 	bl	8010eb0 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800ac20:	6820      	ldr	r0, [r4, #0]
 800ac22:	6943      	ldr	r3, [r0, #20]
 800ac24:	f003 0308 	and.w	r3, r3, #8
 800ac28:	6143      	str	r3, [r0, #20]
 800ac2a:	e611      	b.n	800a850 <HAL_PCD_IRQHandler+0x108>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800ac2c:	6820      	ldr	r0, [r4, #0]
 800ac2e:	f004 ff61 	bl	800faf4 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800ac32:	4680      	mov	r8, r0
 800ac34:	2800      	cmp	r0, #0
 800ac36:	f43f add1 	beq.w	800a7dc <HAL_PCD_IRQHandler+0x94>
      epnum = 0U;
 800ac3a:	f04f 0a00 	mov.w	sl, #0
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800ac3e:	6820      	ldr	r0, [r4, #0]
 800ac40:	4627      	mov	r7, r4
 800ac42:	f505 6910 	add.w	r9, r5, #2304	; 0x900
              ep->is_iso_incomplete = 0U;
 800ac46:	4656      	mov	r6, sl
 800ac48:	9503      	str	r5, [sp, #12]
 800ac4a:	f8cd b010 	str.w	fp, [sp, #16]
 800ac4e:	e009      	b.n	800ac64 <HAL_PCD_IRQHandler+0x51c>
      while (ep_intr != 0U)
 800ac50:	ea5f 0858 	movs.w	r8, r8, lsr #1
        epnum++;
 800ac54:	f106 0601 	add.w	r6, r6, #1
      while (ep_intr != 0U)
 800ac58:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800ac5c:	f109 0920 	add.w	r9, r9, #32
 800ac60:	f000 80ed 	beq.w	800ae3e <HAL_PCD_IRQHandler+0x6f6>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800ac64:	f018 0f01 	tst.w	r8, #1
 800ac68:	d0f2      	beq.n	800ac50 <HAL_PCD_IRQHandler+0x508>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ac6a:	fa5f fa86 	uxtb.w	sl, r6
 800ac6e:	4651      	mov	r1, sl
 800ac70:	f004 ff52 	bl	800fb18 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800ac74:	07c1      	lsls	r1, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ac76:	4605      	mov	r5, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800ac78:	d514      	bpl.n	800aca4 <HAL_PCD_IRQHandler+0x55c>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ac7a:	9902      	ldr	r1, [sp, #8]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	f006 020f 	and.w	r2, r6, #15
 800ac82:	fa03 f202 	lsl.w	r2, r3, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ac86:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800ac88:	ea23 0302 	bic.w	r3, r3, r2
 800ac8c:	634b      	str	r3, [r1, #52]	; 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800ac8e:	2301      	movs	r3, #1
            if (hpcd->Init.dma_enable == 1U)
 800ac90:	68e1      	ldr	r1, [r4, #12]
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800ac92:	f8c9 3008 	str.w	r3, [r9, #8]
            if (hpcd->Init.dma_enable == 1U)
 800ac96:	4299      	cmp	r1, r3
 800ac98:	f000 8199 	beq.w	800afce <HAL_PCD_IRQHandler+0x886>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800ac9c:	4651      	mov	r1, sl
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f006 f8fc 	bl	8010e9c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800aca4:	072a      	lsls	r2, r5, #28
 800aca6:	d502      	bpl.n	800acae <HAL_PCD_IRQHandler+0x566>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800aca8:	2308      	movs	r3, #8
 800acaa:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800acae:	06eb      	lsls	r3, r5, #27
 800acb0:	d502      	bpl.n	800acb8 <HAL_PCD_IRQHandler+0x570>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800acb2:	2310      	movs	r3, #16
 800acb4:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800acb8:	0668      	lsls	r0, r5, #25
 800acba:	d502      	bpl.n	800acc2 <HAL_PCD_IRQHandler+0x57a>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800acbc:	2340      	movs	r3, #64	; 0x40
 800acbe:	f8c9 3008 	str.w	r3, [r9, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800acc2:	07a9      	lsls	r1, r5, #30
 800acc4:	f100 8150 	bmi.w	800af68 <HAL_PCD_IRQHandler+0x820>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800acc8:	062a      	lsls	r2, r5, #24
 800acca:	f100 80f9 	bmi.w	800aec0 <HAL_PCD_IRQHandler+0x778>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800acce:	6820      	ldr	r0, [r4, #0]
 800acd0:	e7be      	b.n	800ac50 <HAL_PCD_IRQHandler+0x508>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800acd2:	6820      	ldr	r0, [r4, #0]
 800acd4:	f004 ff06 	bl	800fae4 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800acd8:	4606      	mov	r6, r0
 800acda:	2800      	cmp	r0, #0
 800acdc:	f43f ad78 	beq.w	800a7d0 <HAL_PCD_IRQHandler+0x88>
 800ace0:	f505 6730 	add.w	r7, r5, #2816	; 0xb00
 800ace4:	46a2      	mov	sl, r4
      epnum = 0U;
 800ace6:	f04f 0900 	mov.w	r9, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800acea:	f8cd b00c 	str.w	fp, [sp, #12]
 800acee:	e008      	b.n	800ad02 <HAL_PCD_IRQHandler+0x5ba>
      while (ep_intr != 0U)
 800acf0:	0876      	lsrs	r6, r6, #1
        epnum++;
 800acf2:	f109 0901 	add.w	r9, r9, #1
      while (ep_intr != 0U)
 800acf6:	f107 0720 	add.w	r7, r7, #32
 800acfa:	f10a 0a24 	add.w	sl, sl, #36	; 0x24
 800acfe:	f000 809b 	beq.w	800ae38 <HAL_PCD_IRQHandler+0x6f0>
        if ((ep_intr & 0x1U) != 0U)
 800ad02:	07f0      	lsls	r0, r6, #31
 800ad04:	d5f4      	bpl.n	800acf0 <HAL_PCD_IRQHandler+0x5a8>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ad06:	fa5f fb89 	uxtb.w	fp, r9
 800ad0a:	6820      	ldr	r0, [r4, #0]
 800ad0c:	4659      	mov	r1, fp
 800ad0e:	f004 fef9 	bl	800fb04 <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800ad12:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ad16:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800ad18:	f040 80b3 	bne.w	800ae82 <HAL_PCD_IRQHandler+0x73a>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800ad1c:	f018 0f08 	tst.w	r8, #8
 800ad20:	f040 8090 	bne.w	800ae44 <HAL_PCD_IRQHandler+0x6fc>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800ad24:	f018 0f10 	tst.w	r8, #16
 800ad28:	d001      	beq.n	800ad2e <HAL_PCD_IRQHandler+0x5e6>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800ad2a:	2210      	movs	r2, #16
 800ad2c:	60ba      	str	r2, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800ad2e:	f018 0f02 	tst.w	r8, #2
 800ad32:	d00e      	beq.n	800ad52 <HAL_PCD_IRQHandler+0x60a>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800ad34:	696a      	ldr	r2, [r5, #20]
 800ad36:	0610      	lsls	r0, r2, #24
 800ad38:	d504      	bpl.n	800ad44 <HAL_PCD_IRQHandler+0x5fc>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800ad3a:	9b02      	ldr	r3, [sp, #8]
 800ad3c:	685a      	ldr	r2, [r3, #4]
 800ad3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ad42:	605a      	str	r2, [r3, #4]
            if (ep->is_iso_incomplete == 1U)
 800ad44:	f89a 227f 	ldrb.w	r2, [sl, #639]	; 0x27f
 800ad48:	2a01      	cmp	r2, #1
 800ad4a:	f000 8182 	beq.w	800b052 <HAL_PCD_IRQHandler+0x90a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800ad4e:	2302      	movs	r3, #2
 800ad50:	60bb      	str	r3, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ad52:	f018 0f20 	tst.w	r8, #32
 800ad56:	d001      	beq.n	800ad5c <HAL_PCD_IRQHandler+0x614>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ad58:	2320      	movs	r3, #32
 800ad5a:	60bb      	str	r3, [r7, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800ad5c:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 800ad60:	d0c6      	beq.n	800acf0 <HAL_PCD_IRQHandler+0x5a8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800ad62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ad66:	60bb      	str	r3, [r7, #8]
 800ad68:	e7c2      	b.n	800acf0 <HAL_PCD_IRQHandler+0x5a8>
        HAL_PCD_SuspendCallback(hpcd);
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	f006 f8ba 	bl	8010ee4 <HAL_PCD_SuspendCallback>
 800ad70:	e55a      	b.n	800a828 <HAL_PCD_IRQHandler+0xe0>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800ad72:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
 800ad76:	f043 030b 	orr.w	r3, r3, #11
 800ad7a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800ad7e:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800ad80:	f043 030b 	orr.w	r3, r3, #11
 800ad84:	644b      	str	r3, [r1, #68]	; 0x44
 800ad86:	e72d      	b.n	800abe4 <HAL_PCD_IRQHandler+0x49c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ad88:	2900      	cmp	r1, #0
 800ad8a:	f6bf ade8 	bge.w	800a95e <HAL_PCD_IRQHandler+0x216>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad8e:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ad90:	f884 2063 	strb.w	r2, [r4, #99]	; 0x63
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ad94:	f851 0b60 	ldr.w	r0, [r1], #96
 800ad98:	f004 fd90 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ad9c:	6863      	ldr	r3, [r4, #4]
 800ad9e:	e5de      	b.n	800a95e <HAL_PCD_IRQHandler+0x216>
        hpcd->LPM_State = LPM_L0;
 800ada0:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800ada2:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800ada4:	f884 14f4 	strb.w	r1, [r4, #1268]	; 0x4f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800ada8:	f000 fc10 	bl	800b5cc <HAL_PCDEx_LPM_Callback>
 800adac:	e6c3      	b.n	800ab36 <HAL_PCD_IRQHandler+0x3ee>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800adae:	2900      	cmp	r1, #0
 800adb0:	f6bf adde 	bge.w	800a970 <HAL_PCD_IRQHandler+0x228>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800adb4:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800adb6:	f884 2087 	strb.w	r2, [r4, #135]	; 0x87
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adba:	f851 0b84 	ldr.w	r0, [r1], #132
 800adbe:	f004 fd7d 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800adc2:	6863      	ldr	r3, [r4, #4]
 800adc4:	e5d4      	b.n	800a970 <HAL_PCD_IRQHandler+0x228>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800adc6:	2900      	cmp	r1, #0
 800adc8:	f6bf addb 	bge.w	800a982 <HAL_PCD_IRQHandler+0x23a>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800adcc:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800adce:	f884 20ab 	strb.w	r2, [r4, #171]	; 0xab
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800add2:	f851 0ba8 	ldr.w	r0, [r1], #168
 800add6:	f004 fd71 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800adda:	6863      	ldr	r3, [r4, #4]
 800addc:	e5d1      	b.n	800a982 <HAL_PCD_IRQHandler+0x23a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800adde:	2900      	cmp	r1, #0
 800ade0:	f6bf add8 	bge.w	800a994 <HAL_PCD_IRQHandler+0x24c>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ade4:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ade6:	f884 20cf 	strb.w	r2, [r4, #207]	; 0xcf
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adea:	f851 0bcc 	ldr.w	r0, [r1], #204
 800adee:	f004 fd65 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800adf2:	6863      	ldr	r3, [r4, #4]
 800adf4:	e5ce      	b.n	800a994 <HAL_PCD_IRQHandler+0x24c>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800adf6:	f504 713a 	add.w	r1, r4, #744	; 0x2e8
 800adfa:	6820      	ldr	r0, [r4, #0]
 800adfc:	f004 fd5e 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ae00:	6863      	ldr	r3, [r4, #4]
 800ae02:	e543      	b.n	800a88c <HAL_PCD_IRQHandler+0x144>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ae04:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800ae08:	2208      	movs	r2, #8
 800ae0a:	f204 41c4 	addw	r1, r4, #1220	; 0x4c4
 800ae0e:	4628      	mov	r0, r5
 800ae10:	f004 fdae 	bl	800f970 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ae14:	f3c6 130a 	ubfx	r3, r6, #4, #11
 800ae18:	eb04 0287 	add.w	r2, r4, r7, lsl #2
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ae1c:	6820      	ldr	r0, [r4, #0]
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ae1e:	f8d2 1290 	ldr.w	r1, [r2, #656]	; 0x290
 800ae22:	440b      	add	r3, r1
 800ae24:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
 800ae28:	e4c9      	b.n	800a7be <HAL_PCD_IRQHandler+0x76>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ae2a:	f504 7143 	add.w	r1, r4, #780	; 0x30c
 800ae2e:	6820      	ldr	r0, [r4, #0]
 800ae30:	f004 fd44 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ae34:	6863      	ldr	r3, [r4, #4]
 800ae36:	e530      	b.n	800a89a <HAL_PCD_IRQHandler+0x152>
 800ae38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ae3c:	e4c8      	b.n	800a7d0 <HAL_PCD_IRQHandler+0x88>
 800ae3e:	e9dd 5b03 	ldrd	r5, fp, [sp, #12]
 800ae42:	e4cc      	b.n	800a7de <HAL_PCD_IRQHandler+0x96>
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ae44:	6821      	ldr	r1, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800ae46:	2208      	movs	r2, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ae48:	4bbb      	ldr	r3, [pc, #748]	; (800b138 <HAL_PCD_IRQHandler+0x9f0>)
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800ae4a:	60ba      	str	r2, [r7, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ae4c:	f501 6230 	add.w	r2, r1, #2816	; 0xb00
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ae50:	6c09      	ldr	r1, [r1, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ae52:	eb02 1249 	add.w	r2, r2, r9, lsl #5
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ae56:	4299      	cmp	r1, r3
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ae58:	6890      	ldr	r0, [r2, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ae5a:	f240 80c9 	bls.w	800aff0 <HAL_PCD_IRQHandler+0x8a8>
 800ae5e:	0403      	lsls	r3, r0, #16
 800ae60:	d502      	bpl.n	800ae68 <HAL_PCD_IRQHandler+0x720>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ae62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ae66:	6091      	str	r1, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f006 f807 	bl	8010e7c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800ae6e:	68e1      	ldr	r1, [r4, #12]
 800ae70:	2901      	cmp	r1, #1
 800ae72:	f47f af57 	bne.w	800ad24 <HAL_PCD_IRQHandler+0x5dc>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ae76:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800ae7a:	6820      	ldr	r0, [r4, #0]
 800ae7c:	f004 fe76 	bl	800fb6c <USB_EP0_OutStart>
 800ae80:	e750      	b.n	800ad24 <HAL_PCD_IRQHandler+0x5dc>
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ae82:	6820      	ldr	r0, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800ae84:	2201      	movs	r2, #1
  if (hpcd->Init.dma_enable == 1U)
 800ae86:	68e1      	ldr	r1, [r4, #12]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800ae88:	60ba      	str	r2, [r7, #8]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ae8a:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
  if (hpcd->Init.dma_enable == 1U)
 800ae8e:	2901      	cmp	r1, #1
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ae90:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ae94:	eb02 1249 	add.w	r2, r2, r9, lsl #5
 800ae98:	6893      	ldr	r3, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800ae9a:	f000 80ad 	beq.w	800aff8 <HAL_PCD_IRQHandler+0x8b0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ae9e:	49a7      	ldr	r1, [pc, #668]	; (800b13c <HAL_PCD_IRQHandler+0x9f4>)
 800aea0:	458c      	cmp	ip, r1
 800aea2:	f000 810a 	beq.w	800b0ba <HAL_PCD_IRQHandler+0x972>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800aea6:	f1b9 0f00 	cmp.w	r9, #0
 800aeaa:	d104      	bne.n	800aeb6 <HAL_PCD_IRQHandler+0x76e>
 800aeac:	f8d4 228c 	ldr.w	r2, [r4, #652]	; 0x28c
 800aeb0:	2a00      	cmp	r2, #0
 800aeb2:	f000 81d8 	beq.w	800b266 <HAL_PCD_IRQHandler+0xb1e>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800aeb6:	4659      	mov	r1, fp
 800aeb8:	4620      	mov	r0, r4
 800aeba:	f005 ffe5 	bl	8010e88 <HAL_PCD_DataOutStageCallback>
 800aebe:	e72d      	b.n	800ad1c <HAL_PCD_IRQHandler+0x5d4>
  if (ep->xfer_count > ep->xfer_len)
 800aec0:	e9d7 5313 	ldrd	r5, r3, [r7, #76]	; 0x4c
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aec4:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800aec8:	42ab      	cmp	r3, r5
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aeca:	4658      	mov	r0, fp
  if (ep->xfer_count > ep->xfer_len)
 800aecc:	f63f aec0 	bhi.w	800ac50 <HAL_PCD_IRQHandler+0x508>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aed0:	f50b 6210 	add.w	r2, fp, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 800aed4:	6c79      	ldr	r1, [r7, #68]	; 0x44
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aed6:	f8cd b01c 	str.w	fp, [sp, #28]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aeda:	eb02 1246 	add.w	r2, r2, r6, lsl #5
 800aede:	9205      	str	r2, [sp, #20]
  len = ep->xfer_len - ep->xfer_count;
 800aee0:	1aea      	subs	r2, r5, r3
  len32b = (len + 3U) / 4U;
 800aee2:	428a      	cmp	r2, r1
 800aee4:	bf28      	it	cs
 800aee6:	460a      	movcs	r2, r1
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aee8:	9905      	ldr	r1, [sp, #20]
 800aeea:	6989      	ldr	r1, [r1, #24]
  len32b = (len + 3U) / 4U;
 800aeec:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800aeee:	b289      	uxth	r1, r1
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800aef0:	ebb1 0f92 	cmp.w	r1, r2, lsr #2
 800aef4:	f0c0 8096 	bcc.w	800b024 <HAL_PCD_IRQHandler+0x8dc>
 800aef8:	4652      	mov	r2, sl
 800aefa:	9606      	str	r6, [sp, #24]
 800aefc:	46ca      	mov	sl, r9
 800aefe:	4626      	mov	r6, r4
 800af00:	46c1      	mov	r9, r8
 800af02:	9c05      	ldr	r4, [sp, #20]
 800af04:	4690      	mov	r8, r2
 800af06:	e019      	b.n	800af3c <HAL_PCD_IRQHandler+0x7f4>
    len = ep->xfer_len - ep->xfer_count;
 800af08:	1aed      	subs	r5, r5, r3
 800af0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800af0c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800af0e:	4642      	mov	r2, r8
 800af10:	429d      	cmp	r5, r3
 800af12:	4658      	mov	r0, fp
 800af14:	bf28      	it	cs
 800af16:	461d      	movcs	r5, r3
 800af18:	7b33      	ldrb	r3, [r6, #12]
 800af1a:	9300      	str	r3, [sp, #0]
 800af1c:	b2ab      	uxth	r3, r5
 800af1e:	f004 fd11 	bl	800f944 <USB_WritePacket>
    ep->xfer_buff  += len;
 800af22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800af24:	69a1      	ldr	r1, [r4, #24]
    ep->xfer_buff  += len;
 800af26:	442b      	add	r3, r5
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800af28:	b289      	uxth	r1, r1
    ep->xfer_buff  += len;
 800af2a:	64bb      	str	r3, [r7, #72]	; 0x48
    ep->xfer_count += len;
 800af2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af2e:	442b      	add	r3, r5
    len32b = (len + 3U) / 4U;
 800af30:	3503      	adds	r5, #3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800af32:	ebb1 0f95 	cmp.w	r1, r5, lsr #2
    ep->xfer_count += len;
 800af36:	653b      	str	r3, [r7, #80]	; 0x50
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800af38:	d36c      	bcc.n	800b014 <HAL_PCD_IRQHandler+0x8cc>
  if (ep->xfer_len <= ep->xfer_count)
 800af3a:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800af3c:	42ab      	cmp	r3, r5
 800af3e:	d3e3      	bcc.n	800af08 <HAL_PCD_IRQHandler+0x7c0>
 800af40:	4634      	mov	r4, r6
 800af42:	46c8      	mov	r8, r9
 800af44:	9e06      	ldr	r6, [sp, #24]
 800af46:	46d1      	mov	r9, sl
 800af48:	f8d4 b000 	ldr.w	fp, [r4]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800af4c:	9b07      	ldr	r3, [sp, #28]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800af4e:	f006 020f 	and.w	r2, r6, #15
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800af52:	4658      	mov	r0, fp
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800af54:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800af58:	2301      	movs	r3, #1
 800af5a:	fa03 f202 	lsl.w	r2, r3, r2
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800af5e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800af60:	ea23 0302 	bic.w	r3, r3, r2
 800af64:	634b      	str	r3, [r1, #52]	; 0x34
 800af66:	e673      	b.n	800ac50 <HAL_PCD_IRQHandler+0x508>
            (void)USB_FlushTxFifo(USBx, epnum);
 800af68:	4631      	mov	r1, r6
 800af6a:	9803      	ldr	r0, [sp, #12]
 800af6c:	f004 fa86 	bl	800f47c <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 800af70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800af74:	2b01      	cmp	r3, #1
 800af76:	f000 80a8 	beq.w	800b0ca <HAL_PCD_IRQHandler+0x982>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800af7a:	2302      	movs	r3, #2
 800af7c:	f8c9 3008 	str.w	r3, [r9, #8]
 800af80:	e6a2      	b.n	800acc8 <HAL_PCD_IRQHandler+0x580>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800af82:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800af86:	421e      	tst	r6, r3
 800af88:	f43f ac19 	beq.w	800a7be <HAL_PCD_IRQHandler+0x76>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800af8c:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
 800af90:	f3c6 120a 	ubfx	r2, r6, #4, #11
 800af94:	4628      	mov	r0, r5
 800af96:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800af9a:	4616      	mov	r6, r2
 800af9c:	f8d7 1288 	ldr.w	r1, [r7, #648]	; 0x288
 800afa0:	f004 fce6 	bl	800f970 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800afa4:	f8d7 3288 	ldr.w	r3, [r7, #648]	; 0x288
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800afa8:	6820      	ldr	r0, [r4, #0]
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800afaa:	4433      	add	r3, r6
 800afac:	f8c7 3288 	str.w	r3, [r7, #648]	; 0x288
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800afb0:	f8d7 3290 	ldr.w	r3, [r7, #656]	; 0x290
 800afb4:	4433      	add	r3, r6
 800afb6:	f8c7 3290 	str.w	r3, [r7, #656]	; 0x290
 800afba:	e400      	b.n	800a7be <HAL_PCD_IRQHandler+0x76>
        HAL_PCD_SuspendCallback(hpcd);
 800afbc:	4620      	mov	r0, r4
 800afbe:	f005 ff91 	bl	8010ee4 <HAL_PCD_SuspendCallback>
 800afc2:	e573      	b.n	800aaac <HAL_PCD_IRQHandler+0x364>
        HAL_PCD_DisconnectCallback(hpcd);
 800afc4:	4620      	mov	r0, r4
 800afc6:	f005 ffb5 	bl	8010f34 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	e563      	b.n	800aa96 <HAL_PCD_IRQHandler+0x34e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800afce:	e9d7 2311 	ldrd	r2, r3, [r7, #68]	; 0x44
 800afd2:	4413      	add	r3, r2
 800afd4:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800afd6:	2e00      	cmp	r6, #0
 800afd8:	f47f ae60 	bne.w	800ac9c <HAL_PCD_IRQHandler+0x554>
 800afdc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800afde:	2b00      	cmp	r3, #0
 800afe0:	f47f ae5c 	bne.w	800ac9c <HAL_PCD_IRQHandler+0x554>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800afe4:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800afe8:	6820      	ldr	r0, [r4, #0]
 800afea:	f004 fdbf 	bl	800fb6c <USB_EP0_OutStart>
 800afee:	e655      	b.n	800ac9c <HAL_PCD_IRQHandler+0x554>
  HAL_PCD_SetupStageCallback(hpcd);
 800aff0:	4620      	mov	r0, r4
 800aff2:	f005 ff43 	bl	8010e7c <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800aff6:	e695      	b.n	800ad24 <HAL_PCD_IRQHandler+0x5dc>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800aff8:	0719      	lsls	r1, r3, #28
 800affa:	f140 8097 	bpl.w	800b12c <HAL_PCD_IRQHandler+0x9e4>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800affe:	494e      	ldr	r1, [pc, #312]	; (800b138 <HAL_PCD_IRQHandler+0x9f0>)
 800b000:	458c      	cmp	ip, r1
 800b002:	f67f ae8b 	bls.w	800ad1c <HAL_PCD_IRQHandler+0x5d4>
 800b006:	0418      	lsls	r0, r3, #16
 800b008:	f57f ae88 	bpl.w	800ad1c <HAL_PCD_IRQHandler+0x5d4>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b00c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b010:	6091      	str	r1, [r2, #8]
 800b012:	e683      	b.n	800ad1c <HAL_PCD_IRQHandler+0x5d4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800b014:	4634      	mov	r4, r6
 800b016:	46c8      	mov	r8, r9
 800b018:	9e06      	ldr	r6, [sp, #24]
 800b01a:	46d1      	mov	r9, sl
 800b01c:	f8d4 b000 	ldr.w	fp, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 800b020:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800b022:	4658      	mov	r0, fp
  if (ep->xfer_len <= ep->xfer_count)
 800b024:	42ab      	cmp	r3, r5
 800b026:	f4ff ae13 	bcc.w	800ac50 <HAL_PCD_IRQHandler+0x508>
 800b02a:	e78f      	b.n	800af4c <HAL_PCD_IRQHandler+0x804>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b02c:	2900      	cmp	r1, #0
 800b02e:	f6bf acba 	bge.w	800a9a6 <HAL_PCD_IRQHandler+0x25e>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b032:	4621      	mov	r1, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b034:	f884 20f3 	strb.w	r2, [r4, #243]	; 0xf3
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b038:	f851 0bf0 	ldr.w	r0, [r1], #240
 800b03c:	f004 fc3e 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b040:	6863      	ldr	r3, [r4, #4]
 800b042:	e4b0      	b.n	800a9a6 <HAL_PCD_IRQHandler+0x25e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b044:	f504 7128 	add.w	r1, r4, #672	; 0x2a0
 800b048:	6820      	ldr	r0, [r4, #0]
 800b04a:	f004 fc37 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b04e:	6863      	ldr	r3, [r4, #4]
 800b050:	e40e      	b.n	800a870 <HAL_PCD_IRQHandler+0x128>
              ep->is_iso_incomplete = 0U;
 800b052:	2300      	movs	r3, #0
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b054:	4659      	mov	r1, fp
 800b056:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 800b058:	f88a 327f 	strb.w	r3, [sl, #639]	; 0x27f
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b05c:	f005 ff5e 	bl	8010f1c <HAL_PCD_ISOOUTIncompleteCallback>
 800b060:	e675      	b.n	800ad4e <HAL_PCD_IRQHandler+0x606>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b062:	2900      	cmp	r1, #0
 800b064:	f6bf aca8 	bge.w	800a9b8 <HAL_PCD_IRQHandler+0x270>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b068:	f504 718a 	add.w	r1, r4, #276	; 0x114
 800b06c:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b06e:	f884 2117 	strb.w	r2, [r4, #279]	; 0x117
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b072:	f004 fc23 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b076:	6863      	ldr	r3, [r4, #4]
 800b078:	e49e      	b.n	800a9b8 <HAL_PCD_IRQHandler+0x270>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b07a:	f504 7131 	add.w	r1, r4, #708	; 0x2c4
 800b07e:	6820      	ldr	r0, [r4, #0]
 800b080:	f004 fc1c 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b084:	6863      	ldr	r3, [r4, #4]
 800b086:	f7ff bbfa 	b.w	800a87e <HAL_PCD_IRQHandler+0x136>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b08a:	2900      	cmp	r1, #0
 800b08c:	f6bf ac9d 	bge.w	800a9ca <HAL_PCD_IRQHandler+0x282>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b090:	f504 719c 	add.w	r1, r4, #312	; 0x138
 800b094:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b096:	f884 213b 	strb.w	r2, [r4, #315]	; 0x13b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b09a:	f004 fc0f 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b09e:	6863      	ldr	r3, [r4, #4]
 800b0a0:	e493      	b.n	800a9ca <HAL_PCD_IRQHandler+0x282>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b0a2:	2900      	cmp	r1, #0
 800b0a4:	f6bf ac9a 	bge.w	800a9dc <HAL_PCD_IRQHandler+0x294>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b0a8:	f504 71ae 	add.w	r1, r4, #348	; 0x15c
 800b0ac:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b0ae:	f884 215f 	strb.w	r2, [r4, #351]	; 0x15f
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b0b2:	f004 fc03 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b0b6:	6863      	ldr	r3, [r4, #4]
 800b0b8:	e490      	b.n	800a9dc <HAL_PCD_IRQHandler+0x294>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b0ba:	0418      	lsls	r0, r3, #16
 800b0bc:	d4a6      	bmi.n	800b00c <HAL_PCD_IRQHandler+0x8c4>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b0be:	0699      	lsls	r1, r3, #26
 800b0c0:	f57f aef9 	bpl.w	800aeb6 <HAL_PCD_IRQHandler+0x76e>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b0c4:	2120      	movs	r1, #32
 800b0c6:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b0c8:	e6f5      	b.n	800aeb6 <HAL_PCD_IRQHandler+0x76e>
              ep->is_iso_incomplete = 0U;
 800b0ca:	f04f 0300 	mov.w	r3, #0
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800b0ce:	4651      	mov	r1, sl
 800b0d0:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
 800b0d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800b0d6:	f005 ff25 	bl	8010f24 <HAL_PCD_ISOINIncompleteCallback>
 800b0da:	e74e      	b.n	800af7a <HAL_PCD_IRQHandler+0x832>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b0dc:	2900      	cmp	r1, #0
 800b0de:	f6bf ac86 	bge.w	800a9ee <HAL_PCD_IRQHandler+0x2a6>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b0e2:	f504 71c0 	add.w	r1, r4, #384	; 0x180
 800b0e6:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b0e8:	f884 2183 	strb.w	r2, [r4, #387]	; 0x183
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b0ec:	f004 fbe6 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b0f0:	6863      	ldr	r3, [r4, #4]
 800b0f2:	e47c      	b.n	800a9ee <HAL_PCD_IRQHandler+0x2a6>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b0f4:	f504 714c 	add.w	r1, r4, #816	; 0x330
 800b0f8:	6820      	ldr	r0, [r4, #0]
 800b0fa:	f004 fbdf 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b0fe:	6863      	ldr	r3, [r4, #4]
 800b100:	f7ff bbd2 	b.w	800a8a8 <HAL_PCD_IRQHandler+0x160>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b104:	2900      	cmp	r1, #0
 800b106:	f6bf ac7b 	bge.w	800aa00 <HAL_PCD_IRQHandler+0x2b8>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b10a:	f504 71d2 	add.w	r1, r4, #420	; 0x1a4
 800b10e:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b110:	f884 21a7 	strb.w	r2, [r4, #423]	; 0x1a7
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b114:	f004 fbd2 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b118:	6863      	ldr	r3, [r4, #4]
 800b11a:	e471      	b.n	800aa00 <HAL_PCD_IRQHandler+0x2b8>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b11c:	f504 7155 	add.w	r1, r4, #852	; 0x354
 800b120:	6820      	ldr	r0, [r4, #0]
 800b122:	f004 fbcb 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b126:	6863      	ldr	r3, [r4, #4]
 800b128:	f7ff bbc5 	b.w	800a8b6 <HAL_PCD_IRQHandler+0x16e>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b12c:	0699      	lsls	r1, r3, #26
 800b12e:	d573      	bpl.n	800b218 <HAL_PCD_IRQHandler+0xad0>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b130:	2120      	movs	r1, #32
 800b132:	6091      	str	r1, [r2, #8]
 800b134:	e5f2      	b.n	800ad1c <HAL_PCD_IRQHandler+0x5d4>
 800b136:	bf00      	nop
 800b138:	4f54300a 	.word	0x4f54300a
 800b13c:	4f54310a 	.word	0x4f54310a
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b140:	2900      	cmp	r1, #0
 800b142:	f6bf ac66 	bge.w	800aa12 <HAL_PCD_IRQHandler+0x2ca>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b146:	f504 71e4 	add.w	r1, r4, #456	; 0x1c8
 800b14a:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b14c:	f884 21cb 	strb.w	r2, [r4, #459]	; 0x1cb
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b150:	f004 fbb4 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b154:	6863      	ldr	r3, [r4, #4]
 800b156:	e45c      	b.n	800aa12 <HAL_PCD_IRQHandler+0x2ca>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b158:	f504 715e 	add.w	r1, r4, #888	; 0x378
 800b15c:	6820      	ldr	r0, [r4, #0]
 800b15e:	f004 fbad 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b162:	6863      	ldr	r3, [r4, #4]
 800b164:	f7ff bbae 	b.w	800a8c4 <HAL_PCD_IRQHandler+0x17c>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b168:	2900      	cmp	r1, #0
 800b16a:	f6bf ac5b 	bge.w	800aa24 <HAL_PCD_IRQHandler+0x2dc>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b16e:	f504 71f6 	add.w	r1, r4, #492	; 0x1ec
 800b172:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b174:	f884 21ef 	strb.w	r2, [r4, #495]	; 0x1ef
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b178:	f004 fba0 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b17c:	6863      	ldr	r3, [r4, #4]
 800b17e:	e451      	b.n	800aa24 <HAL_PCD_IRQHandler+0x2dc>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b180:	f504 7167 	add.w	r1, r4, #924	; 0x39c
 800b184:	6820      	ldr	r0, [r4, #0]
 800b186:	f004 fb99 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b18a:	6863      	ldr	r3, [r4, #4]
 800b18c:	f7ff bba1 	b.w	800a8d2 <HAL_PCD_IRQHandler+0x18a>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b190:	2900      	cmp	r1, #0
 800b192:	f6bf ac50 	bge.w	800aa36 <HAL_PCD_IRQHandler+0x2ee>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b196:	f504 7104 	add.w	r1, r4, #528	; 0x210
 800b19a:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b19c:	f884 2213 	strb.w	r2, [r4, #531]	; 0x213
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1a0:	f004 fb8c 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b1a4:	6863      	ldr	r3, [r4, #4]
 800b1a6:	e446      	b.n	800aa36 <HAL_PCD_IRQHandler+0x2ee>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1a8:	f504 7170 	add.w	r1, r4, #960	; 0x3c0
 800b1ac:	6820      	ldr	r0, [r4, #0]
 800b1ae:	f004 fb85 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b1b2:	6863      	ldr	r3, [r4, #4]
 800b1b4:	f7ff bb94 	b.w	800a8e0 <HAL_PCD_IRQHandler+0x198>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b1b8:	2900      	cmp	r1, #0
 800b1ba:	f6bf ac45 	bge.w	800aa48 <HAL_PCD_IRQHandler+0x300>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1be:	f504 710d 	add.w	r1, r4, #564	; 0x234
 800b1c2:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b1c4:	f884 2237 	strb.w	r2, [r4, #567]	; 0x237
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1c8:	f004 fb78 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b1cc:	6863      	ldr	r3, [r4, #4]
 800b1ce:	e43b      	b.n	800aa48 <HAL_PCD_IRQHandler+0x300>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1d0:	f504 7179 	add.w	r1, r4, #996	; 0x3e4
 800b1d4:	6820      	ldr	r0, [r4, #0]
 800b1d6:	f004 fb71 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b1da:	6863      	ldr	r3, [r4, #4]
 800b1dc:	f7ff bb87 	b.w	800a8ee <HAL_PCD_IRQHandler+0x1a6>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800b1e0:	2900      	cmp	r1, #0
 800b1e2:	f6bf ac3a 	bge.w	800aa5a <HAL_PCD_IRQHandler+0x312>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1e6:	f504 7116 	add.w	r1, r4, #600	; 0x258
 800b1ea:	6820      	ldr	r0, [r4, #0]
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800b1ec:	f884 225b 	strb.w	r2, [r4, #603]	; 0x25b
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1f0:	f004 fb64 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b1f4:	6863      	ldr	r3, [r4, #4]
 800b1f6:	e430      	b.n	800aa5a <HAL_PCD_IRQHandler+0x312>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1f8:	f504 6181 	add.w	r1, r4, #1032	; 0x408
 800b1fc:	6820      	ldr	r0, [r4, #0]
 800b1fe:	f004 fb5d 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b202:	6863      	ldr	r3, [r4, #4]
 800b204:	f7ff bb7a 	b.w	800a8fc <HAL_PCD_IRQHandler+0x1b4>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b208:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 800b20c:	6820      	ldr	r0, [r4, #0]
 800b20e:	f004 fb55 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b212:	6863      	ldr	r3, [r4, #4]
 800b214:	f7ff bb79 	b.w	800a90a <HAL_PCD_IRQHandler+0x1c2>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b218:	f013 0f28 	tst.w	r3, #40	; 0x28
 800b21c:	f47f ad7e 	bne.w	800ad1c <HAL_PCD_IRQHandler+0x5d4>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b220:	491b      	ldr	r1, [pc, #108]	; (800b290 <HAL_PCD_IRQHandler+0xb48>)
 800b222:	458c      	cmp	ip, r1
 800b224:	d902      	bls.n	800b22c <HAL_PCD_IRQHandler+0xae4>
 800b226:	041b      	lsls	r3, r3, #16
 800b228:	f53f aef0 	bmi.w	800b00c <HAL_PCD_IRQHandler+0x8c4>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b22c:	6911      	ldr	r1, [r2, #16]
 800b22e:	f8da 229c 	ldr.w	r2, [sl, #668]	; 0x29c
 800b232:	f3c1 0112 	ubfx	r1, r1, #0, #19
 800b236:	1a52      	subs	r2, r2, r1
 800b238:	f8ca 2290 	str.w	r2, [sl, #656]	; 0x290
        if (epnum == 0U)
 800b23c:	f1b9 0f00 	cmp.w	r9, #0
 800b240:	f47f ae39 	bne.w	800aeb6 <HAL_PCD_IRQHandler+0x76e>
          if (ep->xfer_len == 0U)
 800b244:	f8d4 128c 	ldr.w	r1, [r4, #652]	; 0x28c
 800b248:	b1d9      	cbz	r1, 800b282 <HAL_PCD_IRQHandler+0xb3a>
            ep->xfer_buff += ep->xfer_count;
 800b24a:	f8d4 1288 	ldr.w	r1, [r4, #648]	; 0x288
 800b24e:	4411      	add	r1, r2
 800b250:	f8c4 1288 	str.w	r1, [r4, #648]	; 0x288
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b254:	e62f      	b.n	800aeb6 <HAL_PCD_IRQHandler+0x76e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b256:	f504 618a 	add.w	r1, r4, #1104	; 0x450
 800b25a:	6820      	ldr	r0, [r4, #0]
 800b25c:	f004 fb2e 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b260:	6863      	ldr	r3, [r4, #4]
 800b262:	f7ff bb59 	b.w	800a918 <HAL_PCD_IRQHandler+0x1d0>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b266:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800b26a:	4649      	mov	r1, r9
 800b26c:	f004 fc7e 	bl	800fb6c <USB_EP0_OutStart>
 800b270:	e621      	b.n	800aeb6 <HAL_PCD_IRQHandler+0x76e>
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b272:	f204 4174 	addw	r1, r4, #1140	; 0x474
 800b276:	6820      	ldr	r0, [r4, #0]
 800b278:	f004 fb20 	bl	800f8bc <USB_EPStopXfer>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800b27c:	6863      	ldr	r3, [r4, #4]
 800b27e:	f7ff bb52 	b.w	800a926 <HAL_PCD_IRQHandler+0x1de>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b282:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800b286:	2101      	movs	r1, #1
 800b288:	f004 fc70 	bl	800fb6c <USB_EP0_OutStart>
 800b28c:	e613      	b.n	800aeb6 <HAL_PCD_IRQHandler+0x76e>
 800b28e:	bf00      	nop
 800b290:	4f54300a 	.word	0x4f54300a

0800b294 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800b294:	f890 24bc 	ldrb.w	r2, [r0, #1212]	; 0x4bc
 800b298:	2a01      	cmp	r2, #1
 800b29a:	d00e      	beq.n	800b2ba <HAL_PCD_SetAddress+0x26>
 800b29c:	2201      	movs	r2, #1
{
 800b29e:	b510      	push	{r4, lr}
 800b2a0:	4604      	mov	r4, r0
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b2a2:	6800      	ldr	r0, [r0, #0]
  hpcd->USB_Address = address;
 800b2a4:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
  __HAL_LOCK(hpcd);
 800b2a8:	f884 24bc 	strb.w	r2, [r4, #1212]	; 0x4bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b2ac:	f004 fbe4 	bl	800fa78 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b2b0:	2300      	movs	r3, #0
  return HAL_OK;
 800b2b2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800b2b4:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800b2b8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800b2ba:	2002      	movs	r0, #2
}
 800b2bc:	4770      	bx	lr
 800b2be:	bf00      	nop

0800b2c0 <HAL_PCD_EP_Open>:
{
 800b2c0:	b510      	push	{r4, lr}
 800b2c2:	f001 0e0f 	and.w	lr, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800b2c6:	0609      	lsls	r1, r1, #24
{
 800b2c8:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800b2ca:	d427      	bmi.n	800b31c <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b2cc:	f04f 0c24 	mov.w	ip, #36	; 0x24
 800b2d0:	fb0c 0c0e 	mla	ip, ip, lr, r0
 800b2d4:	f50c 711f 	add.w	r1, ip, #636	; 0x27c
    ep->is_in = 0U;
 800b2d8:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
 800b2dc:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	f88c 027d 	strb.w	r0, [ip, #637]	; 0x27d
  ep->maxpacket = ep_mps;
 800b2e6:	608a      	str	r2, [r1, #8]
  if (ep->is_in != 0U)
 800b2e8:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b2ea:	f881 e000 	strb.w	lr, [r1]
  ep->type = ep_type;
 800b2ee:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 800b2f0:	b10a      	cbz	r2, 800b2f6 <HAL_PCD_EP_Open+0x36>
    ep->tx_fifo_num = ep->num;
 800b2f2:	f8a1 e01a 	strh.w	lr, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 800b2f6:	2b02      	cmp	r3, #2
 800b2f8:	d101      	bne.n	800b2fe <HAL_PCD_EP_Open+0x3e>
    ep->data_pid_start = 0U;
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	714b      	strb	r3, [r1, #5]
  __HAL_LOCK(hpcd);
 800b2fe:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b302:	2b01      	cmp	r3, #1
 800b304:	d018      	beq.n	800b338 <HAL_PCD_EP_Open+0x78>
 800b306:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b308:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b30a:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b30e:	f004 f8eb 	bl	800f4e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b312:	2300      	movs	r3, #0
  return ret;
 800b314:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800b316:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800b31a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b31c:	2024      	movs	r0, #36	; 0x24
    ep->is_in = 1U;
 800b31e:	f04f 0c01 	mov.w	ip, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b322:	fb00 400e 	mla	r0, r0, lr, r4
 800b326:	f100 013c 	add.w	r1, r0, #60	; 0x3c
    ep->is_in = 1U;
 800b32a:	eb0e 00ce 	add.w	r0, lr, lr, lsl #3
 800b32e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800b332:	f880 c03d 	strb.w	ip, [r0, #61]	; 0x3d
 800b336:	e7d6      	b.n	800b2e6 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800b338:	2002      	movs	r0, #2
}
 800b33a:	bd10      	pop	{r4, pc}

0800b33c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800b33c:	f011 0f80 	tst.w	r1, #128	; 0x80
 800b340:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b344:	f04f 0124 	mov.w	r1, #36	; 0x24
{
 800b348:	b510      	push	{r4, lr}
 800b34a:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800b34c:	d11a      	bne.n	800b384 <HAL_PCD_EP_Close+0x48>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b34e:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800b352:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800b356:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b358:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 800b35c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b360:	f882 027d 	strb.w	r0, [r2, #637]	; 0x27d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b364:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800b366:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b36a:	2b01      	cmp	r3, #1
 800b36c:	d019      	beq.n	800b3a2 <HAL_PCD_EP_Close+0x66>
 800b36e:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b370:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b372:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b376:	f004 f8ff 	bl	800f578 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b37a:	2300      	movs	r3, #0
  return HAL_OK;
 800b37c:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800b37e:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800b382:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b384:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800b388:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800b38c:	2001      	movs	r0, #1
 800b38e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b392:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b394:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b398:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800b39a:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b39e:	2b01      	cmp	r3, #1
 800b3a0:	d1e5      	bne.n	800b36e <HAL_PCD_EP_Close+0x32>
 800b3a2:	2002      	movs	r0, #2
}
 800b3a4:	bd10      	pop	{r4, pc}
 800b3a6:	bf00      	nop

0800b3a8 <HAL_PCD_EP_Receive>:
{
 800b3a8:	b508      	push	{r3, lr}
 800b3aa:	f001 0e0f 	and.w	lr, r1, #15
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b3ae:	2124      	movs	r1, #36	; 0x24
  ep->xfer_buff = pBuf;
 800b3b0:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b3b4:	fb01 010e 	mla	r1, r1, lr, r0
  ep->xfer_buff = pBuf;
 800b3b8:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b3bc:	f501 711f 	add.w	r1, r1, #636	; 0x27c
  ep->xfer_len = len;
 800b3c0:	f8cc 328c 	str.w	r3, [ip, #652]	; 0x28c
  ep->xfer_count = 0U;
 800b3c4:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800b3c6:	f8cc 2288 	str.w	r2, [ip, #648]	; 0x288
  ep->num = ep_addr & EP_ADDR_MSK;
 800b3ca:	f88c e27c 	strb.w	lr, [ip, #636]	; 0x27c
  ep->xfer_count = 0U;
 800b3ce:	f8cc 3290 	str.w	r3, [ip, #656]	; 0x290
  ep->is_in = 0U;
 800b3d2:	f88c 327d 	strb.w	r3, [ip, #637]	; 0x27d
  if (hpcd->Init.dma_enable == 1U)
 800b3d6:	68c3      	ldr	r3, [r0, #12]
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b3d8:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800b3da:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800b3dc:	bf08      	it	eq
 800b3de:	f8cc 2298 	streq.w	r2, [ip, #664]	; 0x298
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b3e2:	b2da      	uxtb	r2, r3
 800b3e4:	f004 f926 	bl	800f634 <USB_EPStartXfer>
}
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	bd08      	pop	{r3, pc}

0800b3ec <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b3ec:	f001 010f 	and.w	r1, r1, #15
 800b3f0:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800b3f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800b3f8:	f8d0 0290 	ldr.w	r0, [r0, #656]	; 0x290
 800b3fc:	4770      	bx	lr
 800b3fe:	bf00      	nop

0800b400 <HAL_PCD_EP_Transmit>:
{
 800b400:	b508      	push	{r3, lr}
 800b402:	f001 0e0f 	and.w	lr, r1, #15
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b406:	2124      	movs	r1, #36	; 0x24
  ep->xfer_buff = pBuf;
 800b408:	eb0e 0cce 	add.w	ip, lr, lr, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b40c:	fb01 010e 	mla	r1, r1, lr, r0
  ep->xfer_buff = pBuf;
 800b410:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b414:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_len = len;
 800b416:	f8cc 304c 	str.w	r3, [ip, #76]	; 0x4c
  ep->xfer_count = 0U;
 800b41a:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;
 800b41c:	f8cc 2048 	str.w	r2, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 800b420:	f8cc 3050 	str.w	r3, [ip, #80]	; 0x50
  ep->is_in = 1U;
 800b424:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b426:	f88c e03c 	strb.w	lr, [ip, #60]	; 0x3c
  ep->is_in = 1U;
 800b42a:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800b42e:	68c3      	ldr	r3, [r0, #12]
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b430:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800b432:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800b434:	bf08      	it	eq
 800b436:	f8cc 2058 	streq.w	r2, [ip, #88]	; 0x58
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b43a:	b2da      	uxtb	r2, r3
 800b43c:	f004 f8fa 	bl	800f634 <USB_EPStartXfer>
}
 800b440:	2000      	movs	r0, #0
 800b442:	bd08      	pop	{r3, pc}

0800b444 <HAL_PCD_EP_SetStall>:
{
 800b444:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b446:	6843      	ldr	r3, [r0, #4]
 800b448:	f001 050f 	and.w	r5, r1, #15
 800b44c:	429d      	cmp	r5, r3
 800b44e:	d834      	bhi.n	800b4ba <HAL_PCD_EP_SetStall+0x76>
  if ((0x80U & ep_addr) == 0x80U)
 800b450:	060b      	lsls	r3, r1, #24
 800b452:	4604      	mov	r4, r0
 800b454:	d41d      	bmi.n	800b492 <HAL_PCD_EP_SetStall+0x4e>
    ep = &hpcd->OUT_ep[ep_addr];
 800b456:	2224      	movs	r2, #36	; 0x24
    ep->is_in = 0U;
 800b458:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800b45c:	fb02 0101 	mla	r1, r2, r1, r0
    ep->is_in = 0U;
 800b460:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800b464:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800b466:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 800b46a:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  ep->is_stall = 1U;
 800b46e:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b470:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800b472:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800b474:	f894 24bc 	ldrb.w	r2, [r4, #1212]	; 0x4bc
 800b478:	429a      	cmp	r2, r3
 800b47a:	d01c      	beq.n	800b4b6 <HAL_PCD_EP_SetStall+0x72>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b47c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b47e:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b482:	f004 fa99 	bl	800f9b8 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b486:	b1d5      	cbz	r5, 800b4be <HAL_PCD_EP_SetStall+0x7a>
  __HAL_UNLOCK(hpcd);
 800b488:	2300      	movs	r3, #0
  return HAL_OK;
 800b48a:	4618      	mov	r0, r3
  __HAL_UNLOCK(hpcd);
 800b48c:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
}
 800b490:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b492:	2124      	movs	r1, #36	; 0x24
    ep->is_in = 1U;
 800b494:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800b498:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b49a:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800b49e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b4a2:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b4a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800b4a8:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b4aa:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800b4ac:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800b4ae:	f894 24bc 	ldrb.w	r2, [r4, #1212]	; 0x4bc
 800b4b2:	429a      	cmp	r2, r3
 800b4b4:	d1e2      	bne.n	800b47c <HAL_PCD_EP_SetStall+0x38>
 800b4b6:	2002      	movs	r0, #2
}
 800b4b8:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b4ba:	2001      	movs	r0, #1
}
 800b4bc:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b4be:	f204 42c4 	addw	r2, r4, #1220	; 0x4c4
 800b4c2:	7b21      	ldrb	r1, [r4, #12]
 800b4c4:	6820      	ldr	r0, [r4, #0]
 800b4c6:	f004 fb51 	bl	800fb6c <USB_EP0_OutStart>
 800b4ca:	e7dd      	b.n	800b488 <HAL_PCD_EP_SetStall+0x44>

0800b4cc <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b4cc:	6842      	ldr	r2, [r0, #4]
{
 800b4ce:	b538      	push	{r3, r4, r5, lr}
 800b4d0:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b4d4:	4293      	cmp	r3, r2
 800b4d6:	d832      	bhi.n	800b53e <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800b4d8:	f011 0f80 	tst.w	r1, #128	; 0x80
 800b4dc:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b4de:	f04f 0124 	mov.w	r1, #36	; 0x24
    ep->is_in = 1U;
 800b4e2:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800b4e6:	d119      	bne.n	800b51c <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b4e8:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800b4f2:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b4f4:	f501 711f 	add.w	r1, r1, #636	; 0x27c
    ep->is_in = 0U;
 800b4f8:	f882 027d 	strb.w	r0, [r2, #637]	; 0x27d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b4fc:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800b4fe:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800b500:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b504:	2b01      	cmp	r3, #1
 800b506:	d018      	beq.n	800b53a <HAL_PCD_EP_ClrStall+0x6e>
 800b508:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b50a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b50c:	f884 34bc 	strb.w	r3, [r4, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b510:	f004 fa86 	bl	800fa20 <USB_EPClearStall>
  return HAL_OK;
 800b514:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800b516:	f884 54bc 	strb.w	r5, [r4, #1212]	; 0x4bc
}
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b51c:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800b520:	2001      	movs	r0, #1
 800b522:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800b526:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b528:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b52a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b52e:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800b530:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800b532:	f894 34bc 	ldrb.w	r3, [r4, #1212]	; 0x4bc
 800b536:	2b01      	cmp	r3, #1
 800b538:	d1e6      	bne.n	800b508 <HAL_PCD_EP_ClrStall+0x3c>
 800b53a:	2002      	movs	r0, #2
}
 800b53c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b53e:	2001      	movs	r0, #1
}
 800b540:	bd38      	pop	{r3, r4, r5, pc}
 800b542:	bf00      	nop

0800b544 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b544:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b546:	6804      	ldr	r4, [r0, #0]
 800b548:	6a63      	ldr	r3, [r4, #36]	; 0x24

  if (fifo == 0U)
 800b54a:	b931      	cbnz	r1, 800b55a <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b54c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800b550:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b552:	62a3      	str	r3, [r4, #40]	; 0x28
}
 800b554:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b558:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b55a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800b55c:	3901      	subs	r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b55e:	eb03 4c10 	add.w	ip, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800b562:	d00b      	beq.n	800b57c <HAL_PCDEx_SetTxFiFo+0x38>
 800b564:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b566:	f103 0040 	add.w	r0, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800b56a:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b56c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800b570:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b572:	6840      	ldr	r0, [r0, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800b574:	428b      	cmp	r3, r1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b576:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800b57a:	d3f4      	bcc.n	800b566 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b57c:	3140      	adds	r1, #64	; 0x40
 800b57e:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
}
 800b582:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b584:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800b588:	6062      	str	r2, [r4, #4]
}
 800b58a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b58e:	4770      	bx	lr

0800b590 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b590:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800b592:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	6259      	str	r1, [r3, #36]	; 0x24
}
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop

0800b59c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b59c:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800b59e:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b5a2:	4909      	ldr	r1, [pc, #36]	; (800b5c8 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b5a4:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800b5a6:	4660      	mov	r0, ip
{
 800b5a8:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800b5aa:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800b5ac:	f883 c4f4 	strb.w	ip, [r3, #1268]	; 0x4f4
  hpcd->lpm_active = 1U;
 800b5b0:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b5b4:	6993      	ldr	r3, [r2, #24]
}
 800b5b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b5ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b5be:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b5c0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800b5c2:	4319      	orrs	r1, r3
 800b5c4:	6551      	str	r1, [r2, #84]	; 0x54
}
 800b5c6:	4770      	bx	lr
 800b5c8:	10000003 	.word	0x10000003

0800b5cc <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b5cc:	4770      	bx	lr
 800b5ce:	bf00      	nop

0800b5d0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b5d0:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b5d2:	4c10      	ldr	r4, [pc, #64]	; (800b614 <HAL_PWREx_ConfigSupply+0x44>)
 800b5d4:	68e3      	ldr	r3, [r4, #12]
 800b5d6:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b5da:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b5dc:	d105      	bne.n	800b5ea <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b5de:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b5e2:	1a18      	subs	r0, r3, r0
 800b5e4:	bf18      	it	ne
 800b5e6:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800b5e8:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b5ea:	f023 0307 	bic.w	r3, r3, #7
 800b5ee:	4303      	orrs	r3, r0
 800b5f0:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800b5f2:	f7fb fd75 	bl	80070e0 <HAL_GetTick>
 800b5f6:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b5f8:	e005      	b.n	800b606 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b5fa:	f7fb fd71 	bl	80070e0 <HAL_GetTick>
 800b5fe:	1b40      	subs	r0, r0, r5
 800b600:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800b604:	d804      	bhi.n	800b610 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b606:	6863      	ldr	r3, [r4, #4]
 800b608:	049b      	lsls	r3, r3, #18
 800b60a:	d5f6      	bpl.n	800b5fa <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 800b60c:	2000      	movs	r0, #0
}
 800b60e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800b610:	2001      	movs	r0, #1
}
 800b612:	bd38      	pop	{r3, r4, r5, pc}
 800b614:	58024800 	.word	0x58024800

0800b618 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b618:	4a02      	ldr	r2, [pc, #8]	; (800b624 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800b61a:	68d3      	ldr	r3, [r2, #12]
 800b61c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b620:	60d3      	str	r3, [r2, #12]
}
 800b622:	4770      	bx	lr
 800b624:	58024800 	.word	0x58024800

0800b628 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b628:	4b3c      	ldr	r3, [pc, #240]	; (800b71c <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800b62a:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b62c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b62e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b630:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800b632:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b636:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b638:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800b63c:	d038      	beq.n	800b6b0 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b63e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b642:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b646:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b64a:	fb05 f101 	mul.w	r1, r5, r1
 800b64e:	2a01      	cmp	r2, #1
 800b650:	ee07 1a90 	vmov	s15, r1
 800b654:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 800b658:	d002      	beq.n	800b660 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800b65a:	2a02      	cmp	r2, #2
 800b65c:	d050      	beq.n	800b700 <HAL_RCC_GetSysClockFreq.part.0+0xd8>
 800b65e:	b34a      	cbz	r2, 800b6b4 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b660:	ee07 0a90 	vmov	s15, r0
 800b664:	ed9f 5a2e 	vldr	s10, [pc, #184]	; 800b720 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800b668:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b66c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b66e:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800b672:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800b724 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 800b676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b67a:	ee07 3a90 	vmov	s15, r3
 800b67e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800b682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b686:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b68a:	eee7 7a06 	vfma.f32	s15, s14, s12
 800b68e:	ee66 6aa7 	vmul.f32	s13, s13, s15
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b692:	4b22      	ldr	r3, [pc, #136]	; (800b71c <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
 800b694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b696:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800b69a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b69c:	ee07 3a90 	vmov	s15, r3
 800b6a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b6a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6ac:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800b6b0:	bc30      	pop	{r4, r5}
 800b6b2:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b6b4:	681a      	ldr	r2, [r3, #0]
 800b6b6:	0692      	lsls	r2, r2, #26
 800b6b8:	d529      	bpl.n	800b70e <HAL_RCC_GetSysClockFreq.part.0+0xe6>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6ba:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6bc:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6c0:	4a19      	ldr	r2, [pc, #100]	; (800b728 <HAL_RCC_GetSysClockFreq.part.0+0x100>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b6c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6c8:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b6d0:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800b724 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 800b6d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6d8:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b6da:	ee06 3a10 	vmov	s12, r3
 800b6de:	ee05 2a90 	vmov	s11, r2
 800b6e2:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800b6e6:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800b6ea:	ee36 6a26 	vadd.f32	s12, s12, s13
 800b6ee:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800b6f2:	eef0 7a46 	vmov.f32	s15, s12
 800b6f6:	eee7 7a05 	vfma.f32	s15, s14, s10
 800b6fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b6fe:	e7c8      	b.n	800b692 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b700:	ee07 0a90 	vmov	s15, r0
 800b704:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800b72c <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800b708:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b70c:	e7ae      	b.n	800b66c <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b70e:	ee07 0a90 	vmov	s15, r0
 800b712:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800b730 <HAL_RCC_GetSysClockFreq.part.0+0x108>
 800b716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b71a:	e7a7      	b.n	800b66c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800b71c:	58024400 	.word	0x58024400
 800b720:	4a742400 	.word	0x4a742400
 800b724:	39000000 	.word	0x39000000
 800b728:	03d09000 	.word	0x03d09000
 800b72c:	4bbebc20 	.word	0x4bbebc20
 800b730:	4c742400 	.word	0x4c742400

0800b734 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800b734:	2800      	cmp	r0, #0
 800b736:	f000 81e8 	beq.w	800bb0a <HAL_RCC_OscConfig+0x3d6>
{
 800b73a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b73c:	6803      	ldr	r3, [r0, #0]
 800b73e:	4604      	mov	r4, r0
 800b740:	07d9      	lsls	r1, r3, #31
 800b742:	d52e      	bpl.n	800b7a2 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b744:	49a4      	ldr	r1, [pc, #656]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b746:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b748:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b74a:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b74e:	2a10      	cmp	r2, #16
 800b750:	f000 8107 	beq.w	800b962 <HAL_RCC_OscConfig+0x22e>
 800b754:	2a18      	cmp	r2, #24
 800b756:	f000 80ff 	beq.w	800b958 <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b75a:	6863      	ldr	r3, [r4, #4]
 800b75c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b760:	f000 812a 	beq.w	800b9b8 <HAL_RCC_OscConfig+0x284>
 800b764:	2b00      	cmp	r3, #0
 800b766:	f000 8168 	beq.w	800ba3a <HAL_RCC_OscConfig+0x306>
 800b76a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b76e:	4b9a      	ldr	r3, [pc, #616]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b770:	681a      	ldr	r2, [r3, #0]
 800b772:	f000 8289 	beq.w	800bc88 <HAL_RCC_OscConfig+0x554>
 800b776:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	681a      	ldr	r2, [r3, #0]
 800b77e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b782:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800b784:	f7fb fcac 	bl	80070e0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b788:	4e93      	ldr	r6, [pc, #588]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 800b78a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b78c:	e005      	b.n	800b79a <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b78e:	f7fb fca7 	bl	80070e0 <HAL_GetTick>
 800b792:	1b40      	subs	r0, r0, r5
 800b794:	2864      	cmp	r0, #100	; 0x64
 800b796:	f200 814e 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b79a:	6833      	ldr	r3, [r6, #0]
 800b79c:	039b      	lsls	r3, r3, #14
 800b79e:	d5f6      	bpl.n	800b78e <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b7a0:	6823      	ldr	r3, [r4, #0]
 800b7a2:	079d      	lsls	r5, r3, #30
 800b7a4:	f100 808a 	bmi.w	800b8bc <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b7a8:	06d9      	lsls	r1, r3, #27
 800b7aa:	d533      	bpl.n	800b814 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b7ac:	4a8a      	ldr	r2, [pc, #552]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b7ae:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b7b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b7b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b7b6:	2b08      	cmp	r3, #8
 800b7b8:	f000 80e3 	beq.w	800b982 <HAL_RCC_OscConfig+0x24e>
 800b7bc:	2b18      	cmp	r3, #24
 800b7be:	f000 80db 	beq.w	800b978 <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b7c2:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800b7c4:	4d84      	ldr	r5, [pc, #528]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f000 816f 	beq.w	800baaa <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 800b7cc:	682b      	ldr	r3, [r5, #0]
 800b7ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7d2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b7d4:	f7fb fc84 	bl	80070e0 <HAL_GetTick>
 800b7d8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b7da:	e005      	b.n	800b7e8 <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800b7dc:	f7fb fc80 	bl	80070e0 <HAL_GetTick>
 800b7e0:	1b80      	subs	r0, r0, r6
 800b7e2:	2802      	cmp	r0, #2
 800b7e4:	f200 8127 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b7e8:	682b      	ldr	r3, [r5, #0]
 800b7ea:	05db      	lsls	r3, r3, #23
 800b7ec:	d5f6      	bpl.n	800b7dc <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b7ee:	f7fb fc8f 	bl	8007110 <HAL_GetREVID>
 800b7f2:	f241 0303 	movw	r3, #4099	; 0x1003
 800b7f6:	4298      	cmp	r0, r3
 800b7f8:	f200 826d 	bhi.w	800bcd6 <HAL_RCC_OscConfig+0x5a2>
 800b7fc:	6a22      	ldr	r2, [r4, #32]
 800b7fe:	686b      	ldr	r3, [r5, #4]
 800b800:	2a20      	cmp	r2, #32
 800b802:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b806:	bf0c      	ite	eq
 800b808:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800b80c:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800b810:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b812:	6823      	ldr	r3, [r4, #0]
 800b814:	071d      	lsls	r5, r3, #28
 800b816:	d516      	bpl.n	800b846 <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b818:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800b81a:	4d6f      	ldr	r5, [pc, #444]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f000 8122 	beq.w	800ba66 <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800b822:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800b824:	f043 0301 	orr.w	r3, r3, #1
 800b828:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800b82a:	f7fb fc59 	bl	80070e0 <HAL_GetTick>
 800b82e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b830:	e005      	b.n	800b83e <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b832:	f7fb fc55 	bl	80070e0 <HAL_GetTick>
 800b836:	1b80      	subs	r0, r0, r6
 800b838:	2802      	cmp	r0, #2
 800b83a:	f200 80fc 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b83e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800b840:	0798      	lsls	r0, r3, #30
 800b842:	d5f6      	bpl.n	800b832 <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b844:	6823      	ldr	r3, [r4, #0]
 800b846:	069a      	lsls	r2, r3, #26
 800b848:	d516      	bpl.n	800b878 <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b84a:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800b84c:	4d62      	ldr	r5, [pc, #392]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800b84e:	2b00      	cmp	r3, #0
 800b850:	f000 811a 	beq.w	800ba88 <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 800b854:	682b      	ldr	r3, [r5, #0]
 800b856:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b85a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800b85c:	f7fb fc40 	bl	80070e0 <HAL_GetTick>
 800b860:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b862:	e005      	b.n	800b870 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b864:	f7fb fc3c 	bl	80070e0 <HAL_GetTick>
 800b868:	1b80      	subs	r0, r0, r6
 800b86a:	2802      	cmp	r0, #2
 800b86c:	f200 80e3 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b870:	682b      	ldr	r3, [r5, #0]
 800b872:	049f      	lsls	r7, r3, #18
 800b874:	d5f6      	bpl.n	800b864 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b876:	6823      	ldr	r3, [r4, #0]
 800b878:	0759      	lsls	r1, r3, #29
 800b87a:	f100 80a3 	bmi.w	800b9c4 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b87e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b880:	b1d0      	cbz	r0, 800b8b8 <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b882:	4d55      	ldr	r5, [pc, #340]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b884:	692b      	ldr	r3, [r5, #16]
 800b886:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b88a:	2b18      	cmp	r3, #24
 800b88c:	f000 81ae 	beq.w	800bbec <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 800b890:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b892:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800b894:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b898:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b89a:	f000 8142 	beq.w	800bb22 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 800b89e:	f7fb fc1f 	bl	80070e0 <HAL_GetTick>
 800b8a2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b8a4:	e005      	b.n	800b8b2 <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8a6:	f7fb fc1b 	bl	80070e0 <HAL_GetTick>
 800b8aa:	1b00      	subs	r0, r0, r4
 800b8ac:	2802      	cmp	r0, #2
 800b8ae:	f200 80c2 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b8b2:	682b      	ldr	r3, [r5, #0]
 800b8b4:	019b      	lsls	r3, r3, #6
 800b8b6:	d4f6      	bmi.n	800b8a6 <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 800b8b8:	2000      	movs	r0, #0
}
 800b8ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b8bc:	4a46      	ldr	r2, [pc, #280]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b8be:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b8c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b8c2:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800b8c6:	d12d      	bne.n	800b924 <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8c8:	4b43      	ldr	r3, [pc, #268]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b8ca:	68e2      	ldr	r2, [r4, #12]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	0759      	lsls	r1, r3, #29
 800b8d0:	d501      	bpl.n	800b8d6 <HAL_RCC_OscConfig+0x1a2>
 800b8d2:	2a00      	cmp	r2, #0
 800b8d4:	d04e      	beq.n	800b974 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b8d6:	4d40      	ldr	r5, [pc, #256]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b8d8:	682b      	ldr	r3, [r5, #0]
 800b8da:	f023 0319 	bic.w	r3, r3, #25
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b8e2:	f7fb fbfd 	bl	80070e0 <HAL_GetTick>
 800b8e6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b8e8:	e005      	b.n	800b8f6 <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b8ea:	f7fb fbf9 	bl	80070e0 <HAL_GetTick>
 800b8ee:	1b80      	subs	r0, r0, r6
 800b8f0:	2802      	cmp	r0, #2
 800b8f2:	f200 80a0 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b8f6:	682b      	ldr	r3, [r5, #0]
 800b8f8:	075b      	lsls	r3, r3, #29
 800b8fa:	d5f6      	bpl.n	800b8ea <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8fc:	f7fb fc08 	bl	8007110 <HAL_GetREVID>
 800b900:	f241 0303 	movw	r3, #4099	; 0x1003
 800b904:	4298      	cmp	r0, r3
 800b906:	f200 80f7 	bhi.w	800baf8 <HAL_RCC_OscConfig+0x3c4>
 800b90a:	6922      	ldr	r2, [r4, #16]
 800b90c:	686b      	ldr	r3, [r5, #4]
 800b90e:	2a40      	cmp	r2, #64	; 0x40
 800b910:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b914:	bf0c      	ite	eq
 800b916:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800b91a:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800b91e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b920:	6823      	ldr	r3, [r4, #0]
 800b922:	e741      	b.n	800b7a8 <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b924:	2b18      	cmp	r3, #24
 800b926:	f000 80e3 	beq.w	800baf0 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b92a:	4d2b      	ldr	r5, [pc, #172]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b92c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b92e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b930:	2a00      	cmp	r2, #0
 800b932:	f000 80cc 	beq.w	800bace <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b936:	f023 0319 	bic.w	r3, r3, #25
 800b93a:	4313      	orrs	r3, r2
 800b93c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800b93e:	f7fb fbcf 	bl	80070e0 <HAL_GetTick>
 800b942:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b944:	e004      	b.n	800b950 <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b946:	f7fb fbcb 	bl	80070e0 <HAL_GetTick>
 800b94a:	1b80      	subs	r0, r0, r6
 800b94c:	2802      	cmp	r0, #2
 800b94e:	d872      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b950:	682b      	ldr	r3, [r5, #0]
 800b952:	075f      	lsls	r7, r3, #29
 800b954:	d5f7      	bpl.n	800b946 <HAL_RCC_OscConfig+0x212>
 800b956:	e7d1      	b.n	800b8fc <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b958:	f001 0103 	and.w	r1, r1, #3
 800b95c:	2902      	cmp	r1, #2
 800b95e:	f47f aefc 	bne.w	800b75a <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b962:	4a1d      	ldr	r2, [pc, #116]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b964:	6812      	ldr	r2, [r2, #0]
 800b966:	0392      	lsls	r2, r2, #14
 800b968:	f57f af1b 	bpl.w	800b7a2 <HAL_RCC_OscConfig+0x6e>
 800b96c:	6862      	ldr	r2, [r4, #4]
 800b96e:	2a00      	cmp	r2, #0
 800b970:	f47f af17 	bne.w	800b7a2 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800b974:	2001      	movs	r0, #1
}
 800b976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b978:	f002 0203 	and.w	r2, r2, #3
 800b97c:	2a01      	cmp	r2, #1
 800b97e:	f47f af20 	bne.w	800b7c2 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b982:	4b15      	ldr	r3, [pc, #84]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	05da      	lsls	r2, r3, #23
 800b988:	d502      	bpl.n	800b990 <HAL_RCC_OscConfig+0x25c>
 800b98a:	69e3      	ldr	r3, [r4, #28]
 800b98c:	2b80      	cmp	r3, #128	; 0x80
 800b98e:	d1f1      	bne.n	800b974 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b990:	f7fb fbbe 	bl	8007110 <HAL_GetREVID>
 800b994:	f241 0303 	movw	r3, #4099	; 0x1003
 800b998:	4298      	cmp	r0, r3
 800b99a:	f200 80b8 	bhi.w	800bb0e <HAL_RCC_OscConfig+0x3da>
 800b99e:	6a22      	ldr	r2, [r4, #32]
 800b9a0:	2a20      	cmp	r2, #32
 800b9a2:	f000 81a7 	beq.w	800bcf4 <HAL_RCC_OscConfig+0x5c0>
 800b9a6:	490c      	ldr	r1, [pc, #48]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b9a8:	684b      	ldr	r3, [r1, #4]
 800b9aa:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800b9ae:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800b9b2:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b9b4:	6823      	ldr	r3, [r4, #0]
 800b9b6:	e72d      	b.n	800b814 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b9b8:	4a07      	ldr	r2, [pc, #28]	; (800b9d8 <HAL_RCC_OscConfig+0x2a4>)
 800b9ba:	6813      	ldr	r3, [r2, #0]
 800b9bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9c0:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b9c2:	e6df      	b.n	800b784 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800b9c4:	4d05      	ldr	r5, [pc, #20]	; (800b9dc <HAL_RCC_OscConfig+0x2a8>)
 800b9c6:	682b      	ldr	r3, [r5, #0]
 800b9c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9cc:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800b9ce:	f7fb fb87 	bl	80070e0 <HAL_GetTick>
 800b9d2:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9d4:	e009      	b.n	800b9ea <HAL_RCC_OscConfig+0x2b6>
 800b9d6:	bf00      	nop
 800b9d8:	58024400 	.word	0x58024400
 800b9dc:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b9e0:	f7fb fb7e 	bl	80070e0 <HAL_GetTick>
 800b9e4:	1b80      	subs	r0, r0, r6
 800b9e6:	2864      	cmp	r0, #100	; 0x64
 800b9e8:	d825      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b9ea:	682b      	ldr	r3, [r5, #0]
 800b9ec:	05da      	lsls	r2, r3, #23
 800b9ee:	d5f7      	bpl.n	800b9e0 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b9f0:	68a3      	ldr	r3, [r4, #8]
 800b9f2:	2b01      	cmp	r3, #1
 800b9f4:	f000 8178 	beq.w	800bce8 <HAL_RCC_OscConfig+0x5b4>
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f000 8153 	beq.w	800bca4 <HAL_RCC_OscConfig+0x570>
 800b9fe:	2b05      	cmp	r3, #5
 800ba00:	4ba5      	ldr	r3, [pc, #660]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
 800ba02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ba04:	f000 817f 	beq.w	800bd06 <HAL_RCC_OscConfig+0x5d2>
 800ba08:	f022 0201 	bic.w	r2, r2, #1
 800ba0c:	671a      	str	r2, [r3, #112]	; 0x70
 800ba0e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ba10:	f022 0204 	bic.w	r2, r2, #4
 800ba14:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800ba16:	f7fb fb63 	bl	80070e0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ba1a:	4e9f      	ldr	r6, [pc, #636]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba1c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800ba20:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ba22:	e004      	b.n	800ba2e <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba24:	f7fb fb5c 	bl	80070e0 <HAL_GetTick>
 800ba28:	1b40      	subs	r0, r0, r5
 800ba2a:	42b8      	cmp	r0, r7
 800ba2c:	d803      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ba2e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800ba30:	079b      	lsls	r3, r3, #30
 800ba32:	d5f7      	bpl.n	800ba24 <HAL_RCC_OscConfig+0x2f0>
 800ba34:	e723      	b.n	800b87e <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800ba36:	2003      	movs	r0, #3
}
 800ba38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba3a:	4d97      	ldr	r5, [pc, #604]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
 800ba3c:	682b      	ldr	r3, [r5, #0]
 800ba3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba42:	602b      	str	r3, [r5, #0]
 800ba44:	682b      	ldr	r3, [r5, #0]
 800ba46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ba4a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ba4c:	f7fb fb48 	bl	80070e0 <HAL_GetTick>
 800ba50:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ba52:	e004      	b.n	800ba5e <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ba54:	f7fb fb44 	bl	80070e0 <HAL_GetTick>
 800ba58:	1b80      	subs	r0, r0, r6
 800ba5a:	2864      	cmp	r0, #100	; 0x64
 800ba5c:	d8eb      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ba5e:	682b      	ldr	r3, [r5, #0]
 800ba60:	039f      	lsls	r7, r3, #14
 800ba62:	d4f7      	bmi.n	800ba54 <HAL_RCC_OscConfig+0x320>
 800ba64:	e69c      	b.n	800b7a0 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800ba66:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800ba68:	f023 0301 	bic.w	r3, r3, #1
 800ba6c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800ba6e:	f7fb fb37 	bl	80070e0 <HAL_GetTick>
 800ba72:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ba74:	e004      	b.n	800ba80 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ba76:	f7fb fb33 	bl	80070e0 <HAL_GetTick>
 800ba7a:	1b80      	subs	r0, r0, r6
 800ba7c:	2802      	cmp	r0, #2
 800ba7e:	d8da      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ba80:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800ba82:	0799      	lsls	r1, r3, #30
 800ba84:	d4f7      	bmi.n	800ba76 <HAL_RCC_OscConfig+0x342>
 800ba86:	e6dd      	b.n	800b844 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 800ba88:	682b      	ldr	r3, [r5, #0]
 800ba8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ba8e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800ba90:	f7fb fb26 	bl	80070e0 <HAL_GetTick>
 800ba94:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ba96:	e004      	b.n	800baa2 <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ba98:	f7fb fb22 	bl	80070e0 <HAL_GetTick>
 800ba9c:	1b80      	subs	r0, r0, r6
 800ba9e:	2802      	cmp	r0, #2
 800baa0:	d8c9      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800baa2:	682b      	ldr	r3, [r5, #0]
 800baa4:	0498      	lsls	r0, r3, #18
 800baa6:	d4f7      	bmi.n	800ba98 <HAL_RCC_OscConfig+0x364>
 800baa8:	e6e5      	b.n	800b876 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 800baaa:	682b      	ldr	r3, [r5, #0]
 800baac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bab0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800bab2:	f7fb fb15 	bl	80070e0 <HAL_GetTick>
 800bab6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bab8:	e004      	b.n	800bac4 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800baba:	f7fb fb11 	bl	80070e0 <HAL_GetTick>
 800babe:	1b80      	subs	r0, r0, r6
 800bac0:	2802      	cmp	r0, #2
 800bac2:	d8b8      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bac4:	682b      	ldr	r3, [r5, #0]
 800bac6:	05df      	lsls	r7, r3, #23
 800bac8:	d4f7      	bmi.n	800baba <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800baca:	6823      	ldr	r3, [r4, #0]
 800bacc:	e6a2      	b.n	800b814 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 800bace:	f023 0301 	bic.w	r3, r3, #1
 800bad2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800bad4:	f7fb fb04 	bl	80070e0 <HAL_GetTick>
 800bad8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bada:	e004      	b.n	800bae6 <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800badc:	f7fb fb00 	bl	80070e0 <HAL_GetTick>
 800bae0:	1b80      	subs	r0, r0, r6
 800bae2:	2802      	cmp	r0, #2
 800bae4:	d8a7      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bae6:	682b      	ldr	r3, [r5, #0]
 800bae8:	0758      	lsls	r0, r3, #29
 800baea:	d4f7      	bmi.n	800badc <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800baec:	6823      	ldr	r3, [r4, #0]
 800baee:	e65b      	b.n	800b7a8 <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800baf0:	0790      	lsls	r0, r2, #30
 800baf2:	f47f af1a 	bne.w	800b92a <HAL_RCC_OscConfig+0x1f6>
 800baf6:	e6e7      	b.n	800b8c8 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800baf8:	686b      	ldr	r3, [r5, #4]
 800bafa:	6922      	ldr	r2, [r4, #16]
 800bafc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800bb00:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800bb04:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800bb06:	6823      	ldr	r3, [r4, #0]
 800bb08:	e64e      	b.n	800b7a8 <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800bb0a:	2001      	movs	r0, #1
}
 800bb0c:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bb0e:	4a62      	ldr	r2, [pc, #392]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
 800bb10:	6a21      	ldr	r1, [r4, #32]
 800bb12:	68d3      	ldr	r3, [r2, #12]
 800bb14:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800bb18:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800bb1c:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bb1e:	6823      	ldr	r3, [r4, #0]
 800bb20:	e678      	b.n	800b814 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800bb22:	f7fb fadd 	bl	80070e0 <HAL_GetTick>
 800bb26:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bb28:	e004      	b.n	800bb34 <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bb2a:	f7fb fad9 	bl	80070e0 <HAL_GetTick>
 800bb2e:	1b80      	subs	r0, r0, r6
 800bb30:	2802      	cmp	r0, #2
 800bb32:	d880      	bhi.n	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bb34:	682b      	ldr	r3, [r5, #0]
 800bb36:	0199      	lsls	r1, r3, #6
 800bb38:	d4f7      	bmi.n	800bb2a <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bb3a:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800bb3c:	4b57      	ldr	r3, [pc, #348]	; (800bc9c <HAL_RCC_OscConfig+0x568>)
 800bb3e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800bb40:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bb42:	4957      	ldr	r1, [pc, #348]	; (800bca0 <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bb44:	4e54      	ldr	r6, [pc, #336]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bb46:	4313      	orrs	r3, r2
 800bb48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800bb4a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800bb4e:	62ab      	str	r3, [r5, #40]	; 0x28
 800bb50:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 800bb54:	3b01      	subs	r3, #1
 800bb56:	3a01      	subs	r2, #1
 800bb58:	025b      	lsls	r3, r3, #9
 800bb5a:	0412      	lsls	r2, r2, #16
 800bb5c:	b29b      	uxth	r3, r3
 800bb5e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800bb62:	4313      	orrs	r3, r2
 800bb64:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800bb66:	3a01      	subs	r2, #1
 800bb68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800bb70:	3a01      	subs	r2, #1
 800bb72:	0612      	lsls	r2, r2, #24
 800bb74:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800bb7c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bb7e:	f023 0301 	bic.w	r3, r3, #1
 800bb82:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bb84:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800bb86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800bb88:	4011      	ands	r1, r2
 800bb8a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800bb8e:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800bb90:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bb92:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800bb94:	f023 030c 	bic.w	r3, r3, #12
 800bb98:	4313      	orrs	r3, r2
 800bb9a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800bb9c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bb9e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800bba0:	f023 0302 	bic.w	r3, r3, #2
 800bba4:	4313      	orrs	r3, r2
 800bba6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800bba8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bbaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bbae:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbb0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bbb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bbb6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800bbb8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bbba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bbbe:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800bbc0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800bbc2:	f043 0301 	orr.w	r3, r3, #1
 800bbc6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800bbc8:	682b      	ldr	r3, [r5, #0]
 800bbca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bbce:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800bbd0:	f7fb fa86 	bl	80070e0 <HAL_GetTick>
 800bbd4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bbd6:	e005      	b.n	800bbe4 <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bbd8:	f7fb fa82 	bl	80070e0 <HAL_GetTick>
 800bbdc:	1b00      	subs	r0, r0, r4
 800bbde:	2802      	cmp	r0, #2
 800bbe0:	f63f af29 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800bbe4:	6833      	ldr	r3, [r6, #0]
 800bbe6:	019a      	lsls	r2, r3, #6
 800bbe8:	d5f6      	bpl.n	800bbd8 <HAL_RCC_OscConfig+0x4a4>
 800bbea:	e665      	b.n	800b8b8 <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bbec:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800bbee:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800bbf0:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bbf2:	f43f ae62 	beq.w	800b8ba <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bbf6:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bbfa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800bbfc:	428b      	cmp	r3, r1
 800bbfe:	f47f aeb9 	bne.w	800b974 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bc02:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bc06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	f47f aeb3 	bne.w	800b974 <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bc0e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bc10:	f3c6 0208 	ubfx	r2, r6, #0, #9
 800bc14:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bc16:	429a      	cmp	r2, r3
 800bc18:	f47f aeac 	bne.w	800b974 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bc1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bc1e:	f3c6 2246 	ubfx	r2, r6, #9, #7
 800bc22:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bc24:	429a      	cmp	r2, r3
 800bc26:	f47f aea5 	bne.w	800b974 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bc2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bc2c:	f3c6 4206 	ubfx	r2, r6, #16, #7
 800bc30:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bc32:	429a      	cmp	r2, r3
 800bc34:	f47f ae9e 	bne.w	800b974 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bc38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bc3a:	f3c6 6606 	ubfx	r6, r6, #24, #7
 800bc3e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bc40:	429e      	cmp	r6, r3
 800bc42:	f47f ae97 	bne.w	800b974 <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800bc46:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bc48:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800bc4a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bc4e:	429a      	cmp	r2, r3
 800bc50:	f43f ae32 	beq.w	800b8b8 <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 800bc54:	4a10      	ldr	r2, [pc, #64]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
 800bc56:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800bc58:	f023 0301 	bic.w	r3, r3, #1
 800bc5c:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 800bc5e:	f7fb fa3f 	bl	80070e0 <HAL_GetTick>
 800bc62:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bc64:	f7fb fa3c 	bl	80070e0 <HAL_GetTick>
 800bc68:	42a8      	cmp	r0, r5
 800bc6a:	d0fb      	beq.n	800bc64 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bc6c:	4a0a      	ldr	r2, [pc, #40]	; (800bc98 <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 800bc6e:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bc70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bc72:	4b0b      	ldr	r3, [pc, #44]	; (800bca0 <HAL_RCC_OscConfig+0x56c>)
 800bc74:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800bc76:	4023      	ands	r3, r4
 800bc78:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800bc7c:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800bc7e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800bc80:	f043 0301 	orr.w	r3, r3, #1
 800bc84:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800bc86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bc88:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800bc8c:	601a      	str	r2, [r3, #0]
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800bc94:	601a      	str	r2, [r3, #0]
 800bc96:	e575      	b.n	800b784 <HAL_RCC_OscConfig+0x50>
 800bc98:	58024400 	.word	0x58024400
 800bc9c:	fffffc0c 	.word	0xfffffc0c
 800bca0:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bca4:	4d1c      	ldr	r5, [pc, #112]	; (800bd18 <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bca6:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bcaa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800bcac:	f023 0301 	bic.w	r3, r3, #1
 800bcb0:	672b      	str	r3, [r5, #112]	; 0x70
 800bcb2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800bcb4:	f023 0304 	bic.w	r3, r3, #4
 800bcb8:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800bcba:	f7fb fa11 	bl	80070e0 <HAL_GetTick>
 800bcbe:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bcc0:	e005      	b.n	800bcce <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bcc2:	f7fb fa0d 	bl	80070e0 <HAL_GetTick>
 800bcc6:	1b80      	subs	r0, r0, r6
 800bcc8:	42b8      	cmp	r0, r7
 800bcca:	f63f aeb4 	bhi.w	800ba36 <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bcce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800bcd0:	0798      	lsls	r0, r3, #30
 800bcd2:	d4f6      	bmi.n	800bcc2 <HAL_RCC_OscConfig+0x58e>
 800bcd4:	e5d3      	b.n	800b87e <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bcd6:	68eb      	ldr	r3, [r5, #12]
 800bcd8:	6a22      	ldr	r2, [r4, #32]
 800bcda:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800bcde:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800bce2:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bce4:	6823      	ldr	r3, [r4, #0]
 800bce6:	e595      	b.n	800b814 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bce8:	4a0b      	ldr	r2, [pc, #44]	; (800bd18 <HAL_RCC_OscConfig+0x5e4>)
 800bcea:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800bcec:	f043 0301 	orr.w	r3, r3, #1
 800bcf0:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bcf2:	e690      	b.n	800ba16 <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bcf4:	4a08      	ldr	r2, [pc, #32]	; (800bd18 <HAL_RCC_OscConfig+0x5e4>)
 800bcf6:	6853      	ldr	r3, [r2, #4]
 800bcf8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800bcfc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bd00:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd02:	6823      	ldr	r3, [r4, #0]
 800bd04:	e586      	b.n	800b814 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bd06:	f042 0204 	orr.w	r2, r2, #4
 800bd0a:	671a      	str	r2, [r3, #112]	; 0x70
 800bd0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bd0e:	f042 0201 	orr.w	r2, r2, #1
 800bd12:	671a      	str	r2, [r3, #112]	; 0x70
 800bd14:	e67f      	b.n	800ba16 <HAL_RCC_OscConfig+0x2e2>
 800bd16:	bf00      	nop
 800bd18:	58024400 	.word	0x58024400

0800bd1c <HAL_RCC_MCOConfig>:
{
 800bd1c:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800bd1e:	4e25      	ldr	r6, [pc, #148]	; (800bdb4 <HAL_RCC_MCOConfig+0x98>)
{
 800bd20:	b088      	sub	sp, #32
 800bd22:	460d      	mov	r5, r1
 800bd24:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 800bd26:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if (RCC_MCOx == RCC_MCO1)
 800bd2a:	b9f8      	cbnz	r0, 800bd6c <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 800bd2c:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800bd30:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800bd34:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 800bd36:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800bd3a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800bd3e:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800bd40:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800bd44:	481c      	ldr	r0, [pc, #112]	; (800bdb8 <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 800bd46:	9300      	str	r3, [sp, #0]
 800bd48:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800bd4a:	2302      	movs	r3, #2
 800bd4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd50:	2200      	movs	r2, #0
 800bd52:	2303      	movs	r3, #3
 800bd54:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800bd58:	f7fe fa82 	bl	800a260 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800bd5c:	6933      	ldr	r3, [r6, #16]
 800bd5e:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 800bd62:	432b      	orrs	r3, r5
 800bd64:	4323      	orrs	r3, r4
 800bd66:	6133      	str	r3, [r6, #16]
}
 800bd68:	b008      	add	sp, #32
 800bd6a:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800bd6c:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800bd70:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800bd74:	4811      	ldr	r0, [pc, #68]	; (800bdbc <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 800bd76:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800bd7a:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800bd7e:	f003 0304 	and.w	r3, r3, #4
 800bd82:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800bd84:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 800bd86:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800bd88:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 800bd8a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	2303      	movs	r3, #3
 800bd92:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800bd96:	2300      	movs	r3, #0
 800bd98:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800bd9a:	f7fe fa61 	bl	800a260 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800bd9e:	6933      	ldr	r3, [r6, #16]
 800bda0:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800bda4:	ea43 0105 	orr.w	r1, r3, r5
 800bda8:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800bdac:	6131      	str	r1, [r6, #16]
}
 800bdae:	b008      	add	sp, #32
 800bdb0:	bd70      	pop	{r4, r5, r6, pc}
 800bdb2:	bf00      	nop
 800bdb4:	58024400 	.word	0x58024400
 800bdb8:	58020000 	.word	0x58020000
 800bdbc:	58020800 	.word	0x58020800

0800bdc0 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bdc0:	4a48      	ldr	r2, [pc, #288]	; (800bee4 <HAL_RCC_GetSysClockFreq+0x124>)
 800bdc2:	6913      	ldr	r3, [r2, #16]
 800bdc4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bdc8:	2b10      	cmp	r3, #16
 800bdca:	d004      	beq.n	800bdd6 <HAL_RCC_GetSysClockFreq+0x16>
 800bdcc:	2b18      	cmp	r3, #24
 800bdce:	d00d      	beq.n	800bdec <HAL_RCC_GetSysClockFreq+0x2c>
 800bdd0:	b11b      	cbz	r3, 800bdda <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800bdd2:	4845      	ldr	r0, [pc, #276]	; (800bee8 <HAL_RCC_GetSysClockFreq+0x128>)
 800bdd4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bdd6:	4845      	ldr	r0, [pc, #276]	; (800beec <HAL_RCC_GetSysClockFreq+0x12c>)
 800bdd8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bdda:	6813      	ldr	r3, [r2, #0]
 800bddc:	0699      	lsls	r1, r3, #26
 800bdde:	d54a      	bpl.n	800be76 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bde0:	6813      	ldr	r3, [r2, #0]
 800bde2:	4843      	ldr	r0, [pc, #268]	; (800bef0 <HAL_RCC_GetSysClockFreq+0x130>)
 800bde4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800bde8:	40d8      	lsrs	r0, r3
 800bdea:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bdec:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800bdee:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800bdf0:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bdf2:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 800bdf4:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800bdf8:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800bdfa:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800bdfe:	d038      	beq.n	800be72 <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800be00:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800be04:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800be08:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800be0c:	fb05 f101 	mul.w	r1, r5, r1
 800be10:	2b01      	cmp	r3, #1
 800be12:	ee07 1a90 	vmov	s15, r1
 800be16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800be1a:	d002      	beq.n	800be22 <HAL_RCC_GetSysClockFreq+0x62>
 800be1c:	2b02      	cmp	r3, #2
 800be1e:	d02c      	beq.n	800be7a <HAL_RCC_GetSysClockFreq+0xba>
 800be20:	b393      	cbz	r3, 800be88 <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be22:	ee07 0a90 	vmov	s15, r0
 800be26:	ed9f 5a33 	vldr	s10, [pc, #204]	; 800bef4 <HAL_RCC_GetSysClockFreq+0x134>
 800be2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800be30:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800be34:	ed9f 6a30 	vldr	s12, [pc, #192]	; 800bef8 <HAL_RCC_GetSysClockFreq+0x138>
 800be38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be3c:	ee07 3a90 	vmov	s15, r3
 800be40:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800be44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be48:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800be4c:	eee7 7a06 	vfma.f32	s15, s14, s12
 800be50:	ee66 6aa7 	vmul.f32	s13, s13, s15
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800be54:	4b23      	ldr	r3, [pc, #140]	; (800bee4 <HAL_RCC_GetSysClockFreq+0x124>)
 800be56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be58:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800be5c:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800be5e:	ee07 3a90 	vmov	s15, r3
 800be62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800be66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800be6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be6e:	ee17 0a90 	vmov	r0, s15
}
 800be72:	bc30      	pop	{r4, r5}
 800be74:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800be76:	481e      	ldr	r0, [pc, #120]	; (800bef0 <HAL_RCC_GetSysClockFreq+0x130>)
}
 800be78:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be7a:	ee07 0a90 	vmov	s15, r0
 800be7e:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 800befc <HAL_RCC_GetSysClockFreq+0x13c>
 800be82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be86:	e7d2      	b.n	800be2e <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be88:	6813      	ldr	r3, [r2, #0]
 800be8a:	069b      	lsls	r3, r3, #26
 800be8c:	d522      	bpl.n	800bed4 <HAL_RCC_GetSysClockFreq+0x114>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be8e:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be90:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be94:	4916      	ldr	r1, [pc, #88]	; (800bef0 <HAL_RCC_GetSysClockFreq+0x130>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800be96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800be9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be9c:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bea4:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800bef8 <HAL_RCC_GetSysClockFreq+0x138>
 800bea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800beac:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800beae:	ee06 3a10 	vmov	s12, r3
 800beb2:	ee05 1a90 	vmov	s11, r1
 800beb6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800beba:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800bebe:	ee36 6a26 	vadd.f32	s12, s12, s13
 800bec2:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800bec6:	eef0 7a46 	vmov.f32	s15, s12
 800beca:	eee7 7a05 	vfma.f32	s15, s14, s10
 800bece:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800bed2:	e7bf      	b.n	800be54 <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800bed4:	ee07 0a90 	vmov	s15, r0
 800bed8:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800bf00 <HAL_RCC_GetSysClockFreq+0x140>
 800bedc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bee0:	e7a5      	b.n	800be2e <HAL_RCC_GetSysClockFreq+0x6e>
 800bee2:	bf00      	nop
 800bee4:	58024400 	.word	0x58024400
 800bee8:	003d0900 	.word	0x003d0900
 800beec:	017d7840 	.word	0x017d7840
 800bef0:	03d09000 	.word	0x03d09000
 800bef4:	4a742400 	.word	0x4a742400
 800bef8:	39000000 	.word	0x39000000
 800befc:	4bbebc20 	.word	0x4bbebc20
 800bf00:	4c742400 	.word	0x4c742400

0800bf04 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800bf04:	2800      	cmp	r0, #0
 800bf06:	f000 810c 	beq.w	800c122 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bf0a:	4a8c      	ldr	r2, [pc, #560]	; (800c13c <HAL_RCC_ClockConfig+0x238>)
 800bf0c:	6813      	ldr	r3, [r2, #0]
 800bf0e:	f003 030f 	and.w	r3, r3, #15
 800bf12:	428b      	cmp	r3, r1
{
 800bf14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf18:	4604      	mov	r4, r0
 800bf1a:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bf1c:	d20c      	bcs.n	800bf38 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf1e:	6813      	ldr	r3, [r2, #0]
 800bf20:	f023 030f 	bic.w	r3, r3, #15
 800bf24:	430b      	orrs	r3, r1
 800bf26:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf28:	6813      	ldr	r3, [r2, #0]
 800bf2a:	f003 030f 	and.w	r3, r3, #15
 800bf2e:	428b      	cmp	r3, r1
 800bf30:	d002      	beq.n	800bf38 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800bf32:	2001      	movs	r0, #1
}
 800bf34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bf38:	6823      	ldr	r3, [r4, #0]
 800bf3a:	075f      	lsls	r7, r3, #29
 800bf3c:	d50b      	bpl.n	800bf56 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bf3e:	4980      	ldr	r1, [pc, #512]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800bf40:	6920      	ldr	r0, [r4, #16]
 800bf42:	698a      	ldr	r2, [r1, #24]
 800bf44:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bf48:	4290      	cmp	r0, r2
 800bf4a:	d904      	bls.n	800bf56 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bf4c:	698a      	ldr	r2, [r1, #24]
 800bf4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bf52:	4302      	orrs	r2, r0
 800bf54:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf56:	071e      	lsls	r6, r3, #28
 800bf58:	d50b      	bpl.n	800bf72 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800bf5a:	4979      	ldr	r1, [pc, #484]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800bf5c:	6960      	ldr	r0, [r4, #20]
 800bf5e:	69ca      	ldr	r2, [r1, #28]
 800bf60:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bf64:	4290      	cmp	r0, r2
 800bf66:	d904      	bls.n	800bf72 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800bf68:	69ca      	ldr	r2, [r1, #28]
 800bf6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bf6e:	4302      	orrs	r2, r0
 800bf70:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bf72:	06d8      	lsls	r0, r3, #27
 800bf74:	d50b      	bpl.n	800bf8e <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800bf76:	4972      	ldr	r1, [pc, #456]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800bf78:	69a0      	ldr	r0, [r4, #24]
 800bf7a:	69ca      	ldr	r2, [r1, #28]
 800bf7c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800bf80:	4290      	cmp	r0, r2
 800bf82:	d904      	bls.n	800bf8e <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800bf84:	69ca      	ldr	r2, [r1, #28]
 800bf86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800bf8a:	4302      	orrs	r2, r0
 800bf8c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800bf8e:	0699      	lsls	r1, r3, #26
 800bf90:	d50b      	bpl.n	800bfaa <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800bf92:	496b      	ldr	r1, [pc, #428]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800bf94:	69e0      	ldr	r0, [r4, #28]
 800bf96:	6a0a      	ldr	r2, [r1, #32]
 800bf98:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800bf9c:	4290      	cmp	r0, r2
 800bf9e:	d904      	bls.n	800bfaa <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800bfa0:	6a0a      	ldr	r2, [r1, #32]
 800bfa2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bfa6:	4302      	orrs	r2, r0
 800bfa8:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bfaa:	079a      	lsls	r2, r3, #30
 800bfac:	f140 80ab 	bpl.w	800c106 <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800bfb0:	4863      	ldr	r0, [pc, #396]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800bfb2:	68e1      	ldr	r1, [r4, #12]
 800bfb4:	6982      	ldr	r2, [r0, #24]
 800bfb6:	f002 020f 	and.w	r2, r2, #15
 800bfba:	4291      	cmp	r1, r2
 800bfbc:	d904      	bls.n	800bfc8 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bfbe:	6982      	ldr	r2, [r0, #24]
 800bfc0:	f022 020f 	bic.w	r2, r2, #15
 800bfc4:	430a      	orrs	r2, r1
 800bfc6:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bfc8:	07d8      	lsls	r0, r3, #31
 800bfca:	d530      	bpl.n	800c02e <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800bfcc:	4a5c      	ldr	r2, [pc, #368]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800bfce:	68a1      	ldr	r1, [r4, #8]
 800bfd0:	6993      	ldr	r3, [r2, #24]
 800bfd2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800bfd6:	430b      	orrs	r3, r1
 800bfd8:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bfda:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bfdc:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bfde:	2902      	cmp	r1, #2
 800bfe0:	f000 80a1 	beq.w	800c126 <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bfe4:	2903      	cmp	r1, #3
 800bfe6:	f000 8098 	beq.w	800c11a <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800bfea:	2901      	cmp	r1, #1
 800bfec:	f000 80a1 	beq.w	800c132 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bff0:	0758      	lsls	r0, r3, #29
 800bff2:	d59e      	bpl.n	800bf32 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bff4:	4e52      	ldr	r6, [pc, #328]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bff6:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bffa:	6933      	ldr	r3, [r6, #16]
 800bffc:	f023 0307 	bic.w	r3, r3, #7
 800c000:	430b      	orrs	r3, r1
 800c002:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800c004:	f7fb f86c 	bl	80070e0 <HAL_GetTick>
 800c008:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c00a:	e005      	b.n	800c018 <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c00c:	f7fb f868 	bl	80070e0 <HAL_GetTick>
 800c010:	1bc0      	subs	r0, r0, r7
 800c012:	4540      	cmp	r0, r8
 800c014:	f200 808b 	bhi.w	800c12e <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c018:	6933      	ldr	r3, [r6, #16]
 800c01a:	6862      	ldr	r2, [r4, #4]
 800c01c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c020:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800c024:	d1f2      	bne.n	800c00c <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	0799      	lsls	r1, r3, #30
 800c02a:	d506      	bpl.n	800c03a <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c02c:	68e1      	ldr	r1, [r4, #12]
 800c02e:	4844      	ldr	r0, [pc, #272]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800c030:	6982      	ldr	r2, [r0, #24]
 800c032:	f002 020f 	and.w	r2, r2, #15
 800c036:	428a      	cmp	r2, r1
 800c038:	d869      	bhi.n	800c10e <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c03a:	4940      	ldr	r1, [pc, #256]	; (800c13c <HAL_RCC_ClockConfig+0x238>)
 800c03c:	680a      	ldr	r2, [r1, #0]
 800c03e:	f002 020f 	and.w	r2, r2, #15
 800c042:	42aa      	cmp	r2, r5
 800c044:	d90a      	bls.n	800c05c <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c046:	680a      	ldr	r2, [r1, #0]
 800c048:	f022 020f 	bic.w	r2, r2, #15
 800c04c:	432a      	orrs	r2, r5
 800c04e:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c050:	680a      	ldr	r2, [r1, #0]
 800c052:	f002 020f 	and.w	r2, r2, #15
 800c056:	42aa      	cmp	r2, r5
 800c058:	f47f af6b 	bne.w	800bf32 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c05c:	075a      	lsls	r2, r3, #29
 800c05e:	d50b      	bpl.n	800c078 <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c060:	4937      	ldr	r1, [pc, #220]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800c062:	6920      	ldr	r0, [r4, #16]
 800c064:	698a      	ldr	r2, [r1, #24]
 800c066:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800c06a:	4290      	cmp	r0, r2
 800c06c:	d204      	bcs.n	800c078 <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c06e:	698a      	ldr	r2, [r1, #24]
 800c070:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800c074:	4302      	orrs	r2, r0
 800c076:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c078:	071f      	lsls	r7, r3, #28
 800c07a:	d50b      	bpl.n	800c094 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c07c:	4930      	ldr	r1, [pc, #192]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800c07e:	6960      	ldr	r0, [r4, #20]
 800c080:	69ca      	ldr	r2, [r1, #28]
 800c082:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800c086:	4290      	cmp	r0, r2
 800c088:	d204      	bcs.n	800c094 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c08a:	69ca      	ldr	r2, [r1, #28]
 800c08c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800c090:	4302      	orrs	r2, r0
 800c092:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c094:	06de      	lsls	r6, r3, #27
 800c096:	d50b      	bpl.n	800c0b0 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c098:	4929      	ldr	r1, [pc, #164]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800c09a:	69a0      	ldr	r0, [r4, #24]
 800c09c:	69ca      	ldr	r2, [r1, #28]
 800c09e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800c0a2:	4290      	cmp	r0, r2
 800c0a4:	d204      	bcs.n	800c0b0 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c0a6:	69ca      	ldr	r2, [r1, #28]
 800c0a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800c0ac:	4302      	orrs	r2, r0
 800c0ae:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c0b0:	069d      	lsls	r5, r3, #26
 800c0b2:	d50b      	bpl.n	800c0cc <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c0b4:	4a22      	ldr	r2, [pc, #136]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800c0b6:	69e1      	ldr	r1, [r4, #28]
 800c0b8:	6a13      	ldr	r3, [r2, #32]
 800c0ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800c0be:	4299      	cmp	r1, r3
 800c0c0:	d204      	bcs.n	800c0cc <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c0c2:	6a13      	ldr	r3, [r2, #32]
 800c0c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0c8:	430b      	orrs	r3, r1
 800c0ca:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c0cc:	f7ff fe78 	bl	800bdc0 <HAL_RCC_GetSysClockFreq>
 800c0d0:	4a1b      	ldr	r2, [pc, #108]	; (800c140 <HAL_RCC_ClockConfig+0x23c>)
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	481b      	ldr	r0, [pc, #108]	; (800c144 <HAL_RCC_ClockConfig+0x240>)
 800c0d6:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c0d8:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c0da:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800c0de:	4d1a      	ldr	r5, [pc, #104]	; (800c148 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c0e0:	f002 020f 	and.w	r2, r2, #15
 800c0e4:	4c19      	ldr	r4, [pc, #100]	; (800c14c <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c0e6:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c0e8:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c0ea:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800c0ee:	4818      	ldr	r0, [pc, #96]	; (800c150 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c0f0:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c0f4:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800c0f6:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800c0f8:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c0fa:	40d3      	lsrs	r3, r2
 800c0fc:	6023      	str	r3, [r4, #0]
}
 800c0fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800c102:	f7fa bf8b 	b.w	800701c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c106:	07da      	lsls	r2, r3, #31
 800c108:	f53f af60 	bmi.w	800bfcc <HAL_RCC_ClockConfig+0xc8>
 800c10c:	e795      	b.n	800c03a <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c10e:	6982      	ldr	r2, [r0, #24]
 800c110:	f022 020f 	bic.w	r2, r2, #15
 800c114:	430a      	orrs	r2, r1
 800c116:	6182      	str	r2, [r0, #24]
 800c118:	e78f      	b.n	800c03a <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c11a:	019f      	lsls	r7, r3, #6
 800c11c:	f53f af6a 	bmi.w	800bff4 <HAL_RCC_ClockConfig+0xf0>
 800c120:	e707      	b.n	800bf32 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800c122:	2001      	movs	r0, #1
}
 800c124:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c126:	039b      	lsls	r3, r3, #14
 800c128:	f53f af64 	bmi.w	800bff4 <HAL_RCC_ClockConfig+0xf0>
 800c12c:	e701      	b.n	800bf32 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800c12e:	2003      	movs	r0, #3
 800c130:	e700      	b.n	800bf34 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c132:	05de      	lsls	r6, r3, #23
 800c134:	f53f af5e 	bmi.w	800bff4 <HAL_RCC_ClockConfig+0xf0>
 800c138:	e6fb      	b.n	800bf32 <HAL_RCC_ClockConfig+0x2e>
 800c13a:	bf00      	nop
 800c13c:	52002000 	.word	0x52002000
 800c140:	58024400 	.word	0x58024400
 800c144:	0801836c 	.word	0x0801836c
 800c148:	24000310 	.word	0x24000310
 800c14c:	24000314 	.word	0x24000314
 800c150:	2400031c 	.word	0x2400031c

0800c154 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c154:	4a18      	ldr	r2, [pc, #96]	; (800c1b8 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c156:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c158:	6913      	ldr	r3, [r2, #16]
 800c15a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c15e:	2b10      	cmp	r3, #16
 800c160:	d01a      	beq.n	800c198 <HAL_RCC_GetHCLKFreq+0x44>
 800c162:	2b18      	cmp	r3, #24
 800c164:	d023      	beq.n	800c1ae <HAL_RCC_GetHCLKFreq+0x5a>
 800c166:	b1cb      	cbz	r3, 800c19c <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 800c168:	4814      	ldr	r0, [pc, #80]	; (800c1bc <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c16a:	4b13      	ldr	r3, [pc, #76]	; (800c1b8 <HAL_RCC_GetHCLKFreq+0x64>)
 800c16c:	4914      	ldr	r1, [pc, #80]	; (800c1c0 <HAL_RCC_GetHCLKFreq+0x6c>)
 800c16e:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c170:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c172:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c176:	4c13      	ldr	r4, [pc, #76]	; (800c1c4 <HAL_RCC_GetHCLKFreq+0x70>)
 800c178:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c17c:	4d12      	ldr	r5, [pc, #72]	; (800c1c8 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c17e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c180:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c182:	f002 021f 	and.w	r2, r2, #31
 800c186:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c18a:	f003 001f 	and.w	r0, r3, #31
 800c18e:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800c192:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c194:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800c196:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c198:	480c      	ldr	r0, [pc, #48]	; (800c1cc <HAL_RCC_GetHCLKFreq+0x78>)
 800c19a:	e7e6      	b.n	800c16a <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c19c:	6813      	ldr	r3, [r2, #0]
 800c19e:	069b      	lsls	r3, r3, #26
 800c1a0:	d508      	bpl.n	800c1b4 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1a2:	6813      	ldr	r3, [r2, #0]
 800c1a4:	480a      	ldr	r0, [pc, #40]	; (800c1d0 <HAL_RCC_GetHCLKFreq+0x7c>)
 800c1a6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c1aa:	40d8      	lsrs	r0, r3
 800c1ac:	e7dd      	b.n	800c16a <HAL_RCC_GetHCLKFreq+0x16>
 800c1ae:	f7ff fa3b 	bl	800b628 <HAL_RCC_GetSysClockFreq.part.0>
 800c1b2:	e7da      	b.n	800c16a <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c1b4:	4806      	ldr	r0, [pc, #24]	; (800c1d0 <HAL_RCC_GetHCLKFreq+0x7c>)
 800c1b6:	e7d8      	b.n	800c16a <HAL_RCC_GetHCLKFreq+0x16>
 800c1b8:	58024400 	.word	0x58024400
 800c1bc:	003d0900 	.word	0x003d0900
 800c1c0:	0801836c 	.word	0x0801836c
 800c1c4:	24000314 	.word	0x24000314
 800c1c8:	24000310 	.word	0x24000310
 800c1cc:	017d7840 	.word	0x017d7840
 800c1d0:	03d09000 	.word	0x03d09000

0800c1d4 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c1d4:	4a1c      	ldr	r2, [pc, #112]	; (800c248 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c1d6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c1d8:	6913      	ldr	r3, [r2, #16]
 800c1da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c1de:	2b10      	cmp	r3, #16
 800c1e0:	d021      	beq.n	800c226 <HAL_RCC_GetPCLK1Freq+0x52>
 800c1e2:	2b18      	cmp	r3, #24
 800c1e4:	d02a      	beq.n	800c23c <HAL_RCC_GetPCLK1Freq+0x68>
 800c1e6:	b303      	cbz	r3, 800c22a <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800c1e8:	4818      	ldr	r0, [pc, #96]	; (800c24c <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c1ea:	4a17      	ldr	r2, [pc, #92]	; (800c248 <HAL_RCC_GetPCLK1Freq+0x74>)
 800c1ec:	4918      	ldr	r1, [pc, #96]	; (800c250 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800c1ee:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c1f0:	4c18      	ldr	r4, [pc, #96]	; (800c254 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c1f2:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 800c1f6:	4d18      	ldr	r5, [pc, #96]	; (800c258 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c1f8:	5ccb      	ldrb	r3, [r1, r3]
 800c1fa:	f003 031f 	and.w	r3, r3, #31
 800c1fe:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c200:	6993      	ldr	r3, [r2, #24]
 800c202:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 800c206:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c208:	5ccb      	ldrb	r3, [r1, r3]
 800c20a:	f003 031f 	and.w	r3, r3, #31
 800c20e:	fa20 f303 	lsr.w	r3, r0, r3
 800c212:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c214:	69d2      	ldr	r2, [r2, #28]
 800c216:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800c21a:	5c88      	ldrb	r0, [r1, r2]
 800c21c:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c220:	fa23 f000 	lsr.w	r0, r3, r0
 800c224:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c226:	480d      	ldr	r0, [pc, #52]	; (800c25c <HAL_RCC_GetPCLK1Freq+0x88>)
 800c228:	e7df      	b.n	800c1ea <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c22a:	6813      	ldr	r3, [r2, #0]
 800c22c:	069b      	lsls	r3, r3, #26
 800c22e:	d508      	bpl.n	800c242 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c230:	6813      	ldr	r3, [r2, #0]
 800c232:	480b      	ldr	r0, [pc, #44]	; (800c260 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800c234:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c238:	40d8      	lsrs	r0, r3
 800c23a:	e7d6      	b.n	800c1ea <HAL_RCC_GetPCLK1Freq+0x16>
 800c23c:	f7ff f9f4 	bl	800b628 <HAL_RCC_GetSysClockFreq.part.0>
 800c240:	e7d3      	b.n	800c1ea <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c242:	4807      	ldr	r0, [pc, #28]	; (800c260 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800c244:	e7d1      	b.n	800c1ea <HAL_RCC_GetPCLK1Freq+0x16>
 800c246:	bf00      	nop
 800c248:	58024400 	.word	0x58024400
 800c24c:	003d0900 	.word	0x003d0900
 800c250:	0801836c 	.word	0x0801836c
 800c254:	24000314 	.word	0x24000314
 800c258:	24000310 	.word	0x24000310
 800c25c:	017d7840 	.word	0x017d7840
 800c260:	03d09000 	.word	0x03d09000

0800c264 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c264:	4a1c      	ldr	r2, [pc, #112]	; (800c2d8 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c266:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c268:	6913      	ldr	r3, [r2, #16]
 800c26a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c26e:	2b10      	cmp	r3, #16
 800c270:	d021      	beq.n	800c2b6 <HAL_RCC_GetPCLK2Freq+0x52>
 800c272:	2b18      	cmp	r3, #24
 800c274:	d02a      	beq.n	800c2cc <HAL_RCC_GetPCLK2Freq+0x68>
 800c276:	b303      	cbz	r3, 800c2ba <HAL_RCC_GetPCLK2Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800c278:	4818      	ldr	r0, [pc, #96]	; (800c2dc <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c27a:	4a17      	ldr	r2, [pc, #92]	; (800c2d8 <HAL_RCC_GetPCLK2Freq+0x74>)
 800c27c:	4918      	ldr	r1, [pc, #96]	; (800c2e0 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800c27e:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c280:	4c18      	ldr	r4, [pc, #96]	; (800c2e4 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c282:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 800c286:	4d18      	ldr	r5, [pc, #96]	; (800c2e8 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c288:	5ccb      	ldrb	r3, [r1, r3]
 800c28a:	f003 031f 	and.w	r3, r3, #31
 800c28e:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c290:	6993      	ldr	r3, [r2, #24]
 800c292:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 800c296:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c298:	5ccb      	ldrb	r3, [r1, r3]
 800c29a:	f003 031f 	and.w	r3, r3, #31
 800c29e:	fa20 f303 	lsr.w	r3, r0, r3
 800c2a2:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c2a4:	69d2      	ldr	r2, [r2, #28]
 800c2a6:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800c2aa:	5c88      	ldrb	r0, [r1, r2]
 800c2ac:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c2b0:	fa23 f000 	lsr.w	r0, r3, r0
 800c2b4:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c2b6:	480d      	ldr	r0, [pc, #52]	; (800c2ec <HAL_RCC_GetPCLK2Freq+0x88>)
 800c2b8:	e7df      	b.n	800c27a <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c2ba:	6813      	ldr	r3, [r2, #0]
 800c2bc:	069b      	lsls	r3, r3, #26
 800c2be:	d508      	bpl.n	800c2d2 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c2c0:	6813      	ldr	r3, [r2, #0]
 800c2c2:	480b      	ldr	r0, [pc, #44]	; (800c2f0 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800c2c4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c2c8:	40d8      	lsrs	r0, r3
 800c2ca:	e7d6      	b.n	800c27a <HAL_RCC_GetPCLK2Freq+0x16>
 800c2cc:	f7ff f9ac 	bl	800b628 <HAL_RCC_GetSysClockFreq.part.0>
 800c2d0:	e7d3      	b.n	800c27a <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c2d2:	4807      	ldr	r0, [pc, #28]	; (800c2f0 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800c2d4:	e7d1      	b.n	800c27a <HAL_RCC_GetPCLK2Freq+0x16>
 800c2d6:	bf00      	nop
 800c2d8:	58024400 	.word	0x58024400
 800c2dc:	003d0900 	.word	0x003d0900
 800c2e0:	0801836c 	.word	0x0801836c
 800c2e4:	24000314 	.word	0x24000314
 800c2e8:	24000310 	.word	0x24000310
 800c2ec:	017d7840 	.word	0x017d7840
 800c2f0:	03d09000 	.word	0x03d09000

0800c2f4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c2f6:	4c3a      	ldr	r4, [pc, #232]	; (800c3e0 <RCCEx_PLL2_Config+0xec>)
 800c2f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c2fa:	f003 0303 	and.w	r3, r3, #3
 800c2fe:	2b03      	cmp	r3, #3
 800c300:	d067      	beq.n	800c3d2 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c302:	6823      	ldr	r3, [r4, #0]
 800c304:	4606      	mov	r6, r0
 800c306:	460f      	mov	r7, r1
 800c308:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c30c:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c30e:	f7fa fee7 	bl	80070e0 <HAL_GetTick>
 800c312:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c314:	e004      	b.n	800c320 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c316:	f7fa fee3 	bl	80070e0 <HAL_GetTick>
 800c31a:	1b43      	subs	r3, r0, r5
 800c31c:	2b02      	cmp	r3, #2
 800c31e:	d856      	bhi.n	800c3ce <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c320:	6823      	ldr	r3, [r4, #0]
 800c322:	011a      	lsls	r2, r3, #4
 800c324:	d4f7      	bmi.n	800c316 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c326:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c328:	6832      	ldr	r2, [r6, #0]
 800c32a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800c32e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800c332:	62a3      	str	r3, [r4, #40]	; 0x28
 800c334:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800c338:	3b01      	subs	r3, #1
 800c33a:	3a01      	subs	r2, #1
 800c33c:	025b      	lsls	r3, r3, #9
 800c33e:	0412      	lsls	r2, r2, #16
 800c340:	b29b      	uxth	r3, r3
 800c342:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800c346:	4313      	orrs	r3, r2
 800c348:	6872      	ldr	r2, [r6, #4]
 800c34a:	3a01      	subs	r2, #1
 800c34c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c350:	4313      	orrs	r3, r2
 800c352:	6932      	ldr	r2, [r6, #16]
 800c354:	3a01      	subs	r2, #1
 800c356:	0612      	lsls	r2, r2, #24
 800c358:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800c35c:	4313      	orrs	r3, r2
 800c35e:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c360:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c362:	6972      	ldr	r2, [r6, #20]
 800c364:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c368:	4313      	orrs	r3, r2
 800c36a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c36c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c36e:	69b3      	ldr	r3, [r6, #24]
 800c370:	f022 0220 	bic.w	r2, r2, #32
 800c374:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c376:	4b1b      	ldr	r3, [pc, #108]	; (800c3e4 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c378:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c37a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c37c:	f022 0210 	bic.w	r2, r2, #16
 800c380:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c382:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c384:	69f2      	ldr	r2, [r6, #28]
 800c386:	400b      	ands	r3, r1
 800c388:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800c38c:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c38e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c390:	f043 0310 	orr.w	r3, r3, #16
 800c394:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c396:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800c398:	b1ef      	cbz	r7, 800c3d6 <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c39a:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c39c:	bf0c      	ite	eq
 800c39e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c3a2:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800c3a6:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c3a8:	4c0d      	ldr	r4, [pc, #52]	; (800c3e0 <RCCEx_PLL2_Config+0xec>)
 800c3aa:	6823      	ldr	r3, [r4, #0]
 800c3ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c3b0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c3b2:	f7fa fe95 	bl	80070e0 <HAL_GetTick>
 800c3b6:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c3b8:	e004      	b.n	800c3c4 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c3ba:	f7fa fe91 	bl	80070e0 <HAL_GetTick>
 800c3be:	1b40      	subs	r0, r0, r5
 800c3c0:	2802      	cmp	r0, #2
 800c3c2:	d804      	bhi.n	800c3ce <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c3c4:	6823      	ldr	r3, [r4, #0]
 800c3c6:	011b      	lsls	r3, r3, #4
 800c3c8:	d5f7      	bpl.n	800c3ba <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800c3ca:	2000      	movs	r0, #0
}
 800c3cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800c3ce:	2003      	movs	r0, #3
}
 800c3d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800c3d2:	2001      	movs	r0, #1
}
 800c3d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c3d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c3da:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c3dc:	e7e4      	b.n	800c3a8 <RCCEx_PLL2_Config+0xb4>
 800c3de:	bf00      	nop
 800c3e0:	58024400 	.word	0x58024400
 800c3e4:	ffff0007 	.word	0xffff0007

0800c3e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c3ea:	4c3a      	ldr	r4, [pc, #232]	; (800c4d4 <RCCEx_PLL3_Config+0xec>)
 800c3ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c3ee:	f003 0303 	and.w	r3, r3, #3
 800c3f2:	2b03      	cmp	r3, #3
 800c3f4:	d067      	beq.n	800c4c6 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c3f6:	6823      	ldr	r3, [r4, #0]
 800c3f8:	4606      	mov	r6, r0
 800c3fa:	460f      	mov	r7, r1
 800c3fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c400:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c402:	f7fa fe6d 	bl	80070e0 <HAL_GetTick>
 800c406:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c408:	e004      	b.n	800c414 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c40a:	f7fa fe69 	bl	80070e0 <HAL_GetTick>
 800c40e:	1b43      	subs	r3, r0, r5
 800c410:	2b02      	cmp	r3, #2
 800c412:	d856      	bhi.n	800c4c2 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c414:	6823      	ldr	r3, [r4, #0]
 800c416:	009a      	lsls	r2, r3, #2
 800c418:	d4f7      	bmi.n	800c40a <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c41a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c41c:	6832      	ldr	r2, [r6, #0]
 800c41e:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800c422:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800c426:	62a3      	str	r3, [r4, #40]	; 0x28
 800c428:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800c42c:	3b01      	subs	r3, #1
 800c42e:	3a01      	subs	r2, #1
 800c430:	025b      	lsls	r3, r3, #9
 800c432:	0412      	lsls	r2, r2, #16
 800c434:	b29b      	uxth	r3, r3
 800c436:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800c43a:	4313      	orrs	r3, r2
 800c43c:	6872      	ldr	r2, [r6, #4]
 800c43e:	3a01      	subs	r2, #1
 800c440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c444:	4313      	orrs	r3, r2
 800c446:	6932      	ldr	r2, [r6, #16]
 800c448:	3a01      	subs	r2, #1
 800c44a:	0612      	lsls	r2, r2, #24
 800c44c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800c450:	4313      	orrs	r3, r2
 800c452:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c454:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c456:	6972      	ldr	r2, [r6, #20]
 800c458:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c45c:	4313      	orrs	r3, r2
 800c45e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c460:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c462:	69b3      	ldr	r3, [r6, #24]
 800c464:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c468:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c46a:	4b1b      	ldr	r3, [pc, #108]	; (800c4d8 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c46c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c46e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800c470:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c474:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c476:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c478:	69f2      	ldr	r2, [r6, #28]
 800c47a:	400b      	ands	r3, r1
 800c47c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800c480:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c482:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800c484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c488:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c48a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800c48c:	b1ef      	cbz	r7, 800c4ca <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c48e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c490:	bf0c      	ite	eq
 800c492:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c496:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800c49a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c49c:	4c0d      	ldr	r4, [pc, #52]	; (800c4d4 <RCCEx_PLL3_Config+0xec>)
 800c49e:	6823      	ldr	r3, [r4, #0]
 800c4a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c4a4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c4a6:	f7fa fe1b 	bl	80070e0 <HAL_GetTick>
 800c4aa:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c4ac:	e004      	b.n	800c4b8 <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c4ae:	f7fa fe17 	bl	80070e0 <HAL_GetTick>
 800c4b2:	1b40      	subs	r0, r0, r5
 800c4b4:	2802      	cmp	r0, #2
 800c4b6:	d804      	bhi.n	800c4c2 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c4b8:	6823      	ldr	r3, [r4, #0]
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	d5f7      	bpl.n	800c4ae <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800c4be:	2000      	movs	r0, #0
}
 800c4c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800c4c2:	2003      	movs	r0, #3
}
 800c4c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800c4c6:	2001      	movs	r0, #1
}
 800c4c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c4ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c4ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c4d0:	e7e4      	b.n	800c49c <RCCEx_PLL3_Config+0xb4>
 800c4d2:	bf00      	nop
 800c4d4:	58024400 	.word	0x58024400
 800c4d8:	ffff0007 	.word	0xffff0007

0800c4dc <HAL_RCCEx_PeriphCLKConfig>:
{
 800c4dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c4e0:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 800c4e4:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c4e6:	011d      	lsls	r5, r3, #4
 800c4e8:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800c4ec:	d523      	bpl.n	800c536 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800c4ee:	6e81      	ldr	r1, [r0, #104]	; 0x68
 800c4f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c4f4:	f000 8553 	beq.w	800cf9e <HAL_RCCEx_PeriphCLKConfig+0xac2>
 800c4f8:	d812      	bhi.n	800c520 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c4fa:	2900      	cmp	r1, #0
 800c4fc:	f000 85a9 	beq.w	800d052 <HAL_RCCEx_PeriphCLKConfig+0xb76>
 800c500:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c504:	f040 85a2 	bne.w	800d04c <HAL_RCCEx_PeriphCLKConfig+0xb70>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c508:	2102      	movs	r1, #2
 800c50a:	3008      	adds	r0, #8
 800c50c:	f7ff fef2 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c510:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800c512:	2e00      	cmp	r6, #0
 800c514:	f040 8522 	bne.w	800cf5c <HAL_RCCEx_PeriphCLKConfig+0xa80>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c518:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c51a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c51e:	e003      	b.n	800c528 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800c520:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800c524:	f040 8592 	bne.w	800d04c <HAL_RCCEx_PeriphCLKConfig+0xb70>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c528:	4dae      	ldr	r5, [pc, #696]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c52a:	2600      	movs	r6, #0
 800c52c:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800c52e:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800c532:	4301      	orrs	r1, r0
 800c534:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c536:	05d8      	lsls	r0, r3, #23
 800c538:	d50a      	bpl.n	800c550 <HAL_RCCEx_PeriphCLKConfig+0x74>
    switch (PeriphClkInit->Sai1ClockSelection)
 800c53a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c53c:	2904      	cmp	r1, #4
 800c53e:	d806      	bhi.n	800c54e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800c540:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c544:	053d0536 	.word	0x053d0536
 800c548:	0323051a 	.word	0x0323051a
 800c54c:	0323      	.short	0x0323
 800c54e:	2601      	movs	r6, #1
 800c550:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c552:	0599      	lsls	r1, r3, #22
 800c554:	d51d      	bpl.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai23ClockSelection)
 800c556:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c558:	2980      	cmp	r1, #128	; 0x80
 800c55a:	f000 8516 	beq.w	800cf8a <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800c55e:	f200 80f9 	bhi.w	800c754 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800c562:	2900      	cmp	r1, #0
 800c564:	f000 8433 	beq.w	800cdce <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800c568:	2940      	cmp	r1, #64	; 0x40
 800c56a:	f040 80fa 	bne.w	800c762 <HAL_RCCEx_PeriphCLKConfig+0x286>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c56e:	2100      	movs	r1, #0
 800c570:	f104 0008 	add.w	r0, r4, #8
 800c574:	f7ff febe 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c578:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c57a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c57e:	2d00      	cmp	r5, #0
 800c580:	f040 83fe 	bne.w	800cd80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c584:	4f97      	ldr	r7, [pc, #604]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c586:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800c588:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c58a:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800c58e:	4301      	orrs	r1, r0
 800c590:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c592:	055f      	lsls	r7, r3, #21
 800c594:	d521      	bpl.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4AClockSelection)
 800c596:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800c59a:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800c59e:	f000 8521 	beq.w	800cfe4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
 800c5a2:	f200 80e1 	bhi.w	800c768 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800c5a6:	2900      	cmp	r1, #0
 800c5a8:	f000 8418 	beq.w	800cddc <HAL_RCCEx_PeriphCLKConfig+0x900>
 800c5ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c5b0:	f040 80e2 	bne.w	800c778 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	f104 0008 	add.w	r0, r4, #8
 800c5ba:	f7ff fe9b 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c5be:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c5c0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c5c4:	2d00      	cmp	r5, #0
 800c5c6:	f040 83e2 	bne.w	800cd8e <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c5ca:	4f86      	ldr	r7, [pc, #536]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c5cc:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800c5d0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c5d2:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800c5d6:	4301      	orrs	r1, r0
 800c5d8:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c5da:	0518      	lsls	r0, r3, #20
 800c5dc:	d521      	bpl.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->Sai4BClockSelection)
 800c5de:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800c5e2:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800c5e6:	f000 84bd 	beq.w	800cf64 <HAL_RCCEx_PeriphCLKConfig+0xa88>
 800c5ea:	f200 80c8 	bhi.w	800c77e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800c5ee:	2900      	cmp	r1, #0
 800c5f0:	f000 83e7 	beq.w	800cdc2 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800c5f4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800c5f8:	f040 80c9 	bne.w	800c78e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c5fc:	2100      	movs	r1, #0
 800c5fe:	f104 0008 	add.w	r0, r4, #8
 800c602:	f7ff fe77 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c606:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c608:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c60c:	2d00      	cmp	r5, #0
 800c60e:	f040 83b5 	bne.w	800cd7c <HAL_RCCEx_PeriphCLKConfig+0x8a0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c612:	4f74      	ldr	r7, [pc, #464]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c614:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800c618:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c61a:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800c61e:	4301      	orrs	r1, r0
 800c620:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c622:	0199      	lsls	r1, r3, #6
 800c624:	d518      	bpl.n	800c658 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->QspiClockSelection)
 800c626:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c628:	2920      	cmp	r1, #32
 800c62a:	f000 841f 	beq.w	800ce6c <HAL_RCCEx_PeriphCLKConfig+0x990>
 800c62e:	f200 80b1 	bhi.w	800c794 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800c632:	b139      	cbz	r1, 800c644 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800c634:	2910      	cmp	r1, #16
 800c636:	f040 80b0 	bne.w	800c79a <HAL_RCCEx_PeriphCLKConfig+0x2be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c63a:	486a      	ldr	r0, [pc, #424]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c63c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c63e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c642:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c644:	2d00      	cmp	r5, #0
 800c646:	f040 83d8 	bne.w	800cdfa <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800c64a:	4f66      	ldr	r7, [pc, #408]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c64c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800c64e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c650:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800c654:	4301      	orrs	r1, r0
 800c656:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c658:	04df      	lsls	r7, r3, #19
 800c65a:	d51f      	bpl.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800c65c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800c65e:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800c662:	f000 84b5 	beq.w	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 800c666:	f200 809b 	bhi.w	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800c66a:	2900      	cmp	r1, #0
 800c66c:	f000 83a3 	beq.w	800cdb6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800c670:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800c674:	f040 809c 	bne.w	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c678:	2100      	movs	r1, #0
 800c67a:	f104 0008 	add.w	r0, r4, #8
 800c67e:	f7ff fe39 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c682:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c684:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c688:	2d00      	cmp	r5, #0
 800c68a:	f040 837b 	bne.w	800cd84 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c68e:	4f55      	ldr	r7, [pc, #340]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c690:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800c692:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c694:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 800c698:	4301      	orrs	r1, r0
 800c69a:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c69c:	0498      	lsls	r0, r3, #18
 800c69e:	d51d      	bpl.n	800c6dc <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi45ClockSelection)
 800c6a0:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c6a2:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800c6a6:	f000 8410 	beq.w	800ceca <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800c6aa:	f200 8084 	bhi.w	800c7b6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800c6ae:	b159      	cbz	r1, 800c6c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800c6b0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800c6b4:	f040 8087 	bne.w	800c7c6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c6b8:	2101      	movs	r1, #1
 800c6ba:	f104 0008 	add.w	r0, r4, #8
 800c6be:	f7ff fe19 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c6c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c6c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c6c8:	2d00      	cmp	r5, #0
 800c6ca:	f040 839a 	bne.w	800ce02 <HAL_RCCEx_PeriphCLKConfig+0x926>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c6ce:	4f45      	ldr	r7, [pc, #276]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c6d0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800c6d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c6d4:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 800c6d8:	4301      	orrs	r1, r0
 800c6da:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c6dc:	0459      	lsls	r1, r3, #17
 800c6de:	d51d      	bpl.n	800c71c <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi6ClockSelection)
 800c6e0:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800c6e4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800c6e8:	f000 83fb 	beq.w	800cee2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 800c6ec:	d86e      	bhi.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 800c6ee:	b151      	cbz	r1, 800c706 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c6f0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800c6f4:	d172      	bne.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c6f6:	2101      	movs	r1, #1
 800c6f8:	f104 0008 	add.w	r0, r4, #8
 800c6fc:	f7ff fdfa 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c700:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c702:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c706:	2d00      	cmp	r5, #0
 800c708:	f040 837f 	bne.w	800ce0a <HAL_RCCEx_PeriphCLKConfig+0x92e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c70c:	4f35      	ldr	r7, [pc, #212]	; (800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800c70e:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800c712:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c714:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800c718:	4301      	orrs	r1, r0
 800c71a:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c71c:	041f      	lsls	r7, r3, #16
 800c71e:	d50d      	bpl.n	800c73c <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch (PeriphClkInit->FdcanClockSelection)
 800c720:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800c722:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800c726:	f000 83c8 	beq.w	800ceba <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800c72a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800c72e:	f000 823b 	beq.w	800cba8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800c732:	2900      	cmp	r1, #0
 800c734:	f000 8240 	beq.w	800cbb8 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800c738:	2601      	movs	r6, #1
 800c73a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c73c:	01d8      	lsls	r0, r3, #7
 800c73e:	d562      	bpl.n	800c806 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->FmcClockSelection)
 800c740:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c742:	2903      	cmp	r1, #3
 800c744:	f200 84bf 	bhi.w	800d0c6 <HAL_RCCEx_PeriphCLKConfig+0xbea>
 800c748:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c74c:	004e0053 	.word	0x004e0053
 800c750:	005303e2 	.word	0x005303e2
    switch (PeriphClkInit->Sai23ClockSelection)
 800c754:	29c0      	cmp	r1, #192	; 0xc0
 800c756:	f43f af12 	beq.w	800c57e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c75a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800c75e:	f43f af0e 	beq.w	800c57e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c762:	2601      	movs	r6, #1
 800c764:	4635      	mov	r5, r6
 800c766:	e714      	b.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai4AClockSelection)
 800c768:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 800c76c:	f43f af2a 	beq.w	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c770:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800c774:	f43f af26 	beq.w	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c778:	2601      	movs	r6, #1
 800c77a:	4635      	mov	r5, r6
 800c77c:	e72d      	b.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4BClockSelection)
 800c77e:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800c782:	f43f af43 	beq.w	800c60c <HAL_RCCEx_PeriphCLKConfig+0x130>
 800c786:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800c78a:	f43f af3f 	beq.w	800c60c <HAL_RCCEx_PeriphCLKConfig+0x130>
 800c78e:	2601      	movs	r6, #1
 800c790:	4635      	mov	r5, r6
 800c792:	e746      	b.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->QspiClockSelection)
 800c794:	2930      	cmp	r1, #48	; 0x30
 800c796:	f43f af55 	beq.w	800c644 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800c79a:	2601      	movs	r6, #1
 800c79c:	4635      	mov	r5, r6
 800c79e:	e75b      	b.n	800c658 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800c7a0:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 800c7a4:	f43f af70 	beq.w	800c688 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800c7a8:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800c7ac:	f43f af6c 	beq.w	800c688 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800c7b0:	2601      	movs	r6, #1
 800c7b2:	4635      	mov	r5, r6
 800c7b4:	e772      	b.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800c7b6:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 800c7ba:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800c7be:	d083      	beq.n	800c6c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800c7c0:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 800c7c4:	d080      	beq.n	800c6c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800c7c6:	2601      	movs	r6, #1
 800c7c8:	4635      	mov	r5, r6
 800c7ca:	e787      	b.n	800c6dc <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi6ClockSelection)
 800c7cc:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800c7d0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800c7d4:	d097      	beq.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c7d6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800c7da:	d094      	beq.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800c7dc:	2601      	movs	r6, #1
 800c7de:	4635      	mov	r5, r6
 800c7e0:	e79c      	b.n	800c71c <HAL_RCCEx_PeriphCLKConfig+0x240>
 800c7e2:	bf00      	nop
 800c7e4:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7e8:	4839      	ldr	r0, [pc, #228]	; (800c8d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7ea:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c7ec:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c7f0:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c7f2:	2d00      	cmp	r5, #0
 800c7f4:	f040 8303 	bne.w	800cdfe <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c7f8:	4f35      	ldr	r7, [pc, #212]	; (800c8d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c7fa:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800c7fc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c7fe:	f021 0103 	bic.w	r1, r1, #3
 800c802:	4301      	orrs	r1, r0
 800c804:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c806:	0259      	lsls	r1, r3, #9
 800c808:	f100 826a 	bmi.w	800cce0 <HAL_RCCEx_PeriphCLKConfig+0x804>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c80c:	07d8      	lsls	r0, r3, #31
 800c80e:	d52f      	bpl.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x394>
    switch (PeriphClkInit->Usart16ClockSelection)
 800c810:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800c812:	2928      	cmp	r1, #40	; 0x28
 800c814:	d82a      	bhi.n	800c86c <HAL_RCCEx_PeriphCLKConfig+0x390>
 800c816:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c81a:	020a      	.short	0x020a
 800c81c:	00290029 	.word	0x00290029
 800c820:	00290029 	.word	0x00290029
 800c824:	00290029 	.word	0x00290029
 800c828:	02020029 	.word	0x02020029
 800c82c:	00290029 	.word	0x00290029
 800c830:	00290029 	.word	0x00290029
 800c834:	00290029 	.word	0x00290029
 800c838:	04070029 	.word	0x04070029
 800c83c:	00290029 	.word	0x00290029
 800c840:	00290029 	.word	0x00290029
 800c844:	00290029 	.word	0x00290029
 800c848:	020a0029 	.word	0x020a0029
 800c84c:	00290029 	.word	0x00290029
 800c850:	00290029 	.word	0x00290029
 800c854:	00290029 	.word	0x00290029
 800c858:	020a0029 	.word	0x020a0029
 800c85c:	00290029 	.word	0x00290029
 800c860:	00290029 	.word	0x00290029
 800c864:	00290029 	.word	0x00290029
 800c868:	020a0029 	.word	0x020a0029
 800c86c:	2601      	movs	r6, #1
 800c86e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c870:	0799      	lsls	r1, r3, #30
 800c872:	d51d      	bpl.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c874:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800c876:	2905      	cmp	r1, #5
 800c878:	f200 8421 	bhi.w	800d0be <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800c87c:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c880:	0006000e 	.word	0x0006000e
 800c884:	000e03c8 	.word	0x000e03c8
 800c888:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c88c:	2101      	movs	r1, #1
 800c88e:	f104 0008 	add.w	r0, r4, #8
 800c892:	f7ff fd2f 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c896:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c898:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c89c:	2d00      	cmp	r5, #0
 800c89e:	f040 82b8 	bne.w	800ce12 <HAL_RCCEx_PeriphCLKConfig+0x936>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c8a2:	4f0b      	ldr	r7, [pc, #44]	; (800c8d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800c8a4:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800c8a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c8a8:	f021 0107 	bic.w	r1, r1, #7
 800c8ac:	4301      	orrs	r1, r0
 800c8ae:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c8b0:	075f      	lsls	r7, r3, #29
 800c8b2:	d522      	bpl.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c8b4:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800c8b8:	2905      	cmp	r1, #5
 800c8ba:	f200 8408 	bhi.w	800d0ce <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 800c8be:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c8c2:	0011      	.short	0x0011
 800c8c4:	039b0009 	.word	0x039b0009
 800c8c8:	00110011 	.word	0x00110011
 800c8cc:	0011      	.short	0x0011
 800c8ce:	bf00      	nop
 800c8d0:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c8d4:	2101      	movs	r1, #1
 800c8d6:	f104 0008 	add.w	r0, r4, #8
 800c8da:	f7ff fd0b 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c8de:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c8e0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c8e4:	2d00      	cmp	r5, #0
 800c8e6:	f040 8286 	bne.w	800cdf6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c8ea:	4fae      	ldr	r7, [pc, #696]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c8ec:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 800c8f0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c8f2:	f021 0107 	bic.w	r1, r1, #7
 800c8f6:	4301      	orrs	r1, r0
 800c8f8:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c8fa:	0698      	lsls	r0, r3, #26
 800c8fc:	d51f      	bpl.n	800c93e <HAL_RCCEx_PeriphCLKConfig+0x462>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c8fe:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800c902:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800c906:	f000 82f7 	beq.w	800cef8 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 800c90a:	f200 810b 	bhi.w	800cb24 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800c90e:	b159      	cbz	r1, 800c928 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800c910:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800c914:	f040 8110 	bne.w	800cb38 <HAL_RCCEx_PeriphCLKConfig+0x65c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c918:	2100      	movs	r1, #0
 800c91a:	f104 0008 	add.w	r0, r4, #8
 800c91e:	f7ff fce9 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c922:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c924:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c928:	2d00      	cmp	r5, #0
 800c92a:	f040 8260 	bne.w	800cdee <HAL_RCCEx_PeriphCLKConfig+0x912>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c92e:	4f9d      	ldr	r7, [pc, #628]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c930:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800c934:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c936:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800c93a:	4301      	orrs	r1, r0
 800c93c:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c93e:	0659      	lsls	r1, r3, #25
 800c940:	d51f      	bpl.n	800c982 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c942:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800c946:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800c94a:	f000 829b 	beq.w	800ce84 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 800c94e:	f200 80f6 	bhi.w	800cb3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800c952:	b159      	cbz	r1, 800c96c <HAL_RCCEx_PeriphCLKConfig+0x490>
 800c954:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c958:	f040 80fb 	bne.w	800cb52 <HAL_RCCEx_PeriphCLKConfig+0x676>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c95c:	2100      	movs	r1, #0
 800c95e:	f104 0008 	add.w	r0, r4, #8
 800c962:	f7ff fcc7 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c966:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c968:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c96c:	2d00      	cmp	r5, #0
 800c96e:	f040 824e 	bne.w	800ce0e <HAL_RCCEx_PeriphCLKConfig+0x932>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c972:	4f8c      	ldr	r7, [pc, #560]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c974:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800c978:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c97a:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800c97e:	4301      	orrs	r1, r0
 800c980:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c982:	061f      	lsls	r7, r3, #24
 800c984:	d51f      	bpl.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c986:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800c98a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800c98e:	f000 8289 	beq.w	800cea4 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
 800c992:	f200 80e1 	bhi.w	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x67c>
 800c996:	b159      	cbz	r1, 800c9b0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800c998:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800c99c:	f040 80e6 	bne.w	800cb6c <HAL_RCCEx_PeriphCLKConfig+0x690>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c9a0:	2100      	movs	r1, #0
 800c9a2:	f104 0008 	add.w	r0, r4, #8
 800c9a6:	f7ff fca5 	bl	800c2f4 <RCCEx_PLL2_Config>
 800c9aa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c9ac:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c9b0:	2d00      	cmp	r5, #0
 800c9b2:	f040 8228 	bne.w	800ce06 <HAL_RCCEx_PeriphCLKConfig+0x92a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c9b6:	4f7b      	ldr	r7, [pc, #492]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c9b8:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800c9bc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c9be:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800c9c2:	4301      	orrs	r1, r0
 800c9c4:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c9c6:	0718      	lsls	r0, r3, #28
 800c9c8:	d50b      	bpl.n	800c9e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c9ca:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800c9ce:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800c9d2:	f000 82a9 	beq.w	800cf28 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c9d6:	4f73      	ldr	r7, [pc, #460]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c9d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c9da:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800c9de:	4301      	orrs	r1, r0
 800c9e0:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c9e2:	06d9      	lsls	r1, r3, #27
 800c9e4:	d50b      	bpl.n	800c9fe <HAL_RCCEx_PeriphCLKConfig+0x522>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c9e6:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800c9ea:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800c9ee:	f000 82a8 	beq.w	800cf42 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c9f2:	4f6c      	ldr	r7, [pc, #432]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c9f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c9f6:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800c9fa:	4301      	orrs	r1, r0
 800c9fc:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c9fe:	031f      	lsls	r7, r3, #12
 800ca00:	d50e      	bpl.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0x544>
    switch (PeriphClkInit->AdcClockSelection)
 800ca02:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800ca06:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800ca0a:	f000 80f4 	beq.w	800cbf6 <HAL_RCCEx_PeriphCLKConfig+0x71a>
 800ca0e:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800ca12:	f000 80f8 	beq.w	800cc06 <HAL_RCCEx_PeriphCLKConfig+0x72a>
 800ca16:	2900      	cmp	r1, #0
 800ca18:	f000 821c 	beq.w	800ce54 <HAL_RCCEx_PeriphCLKConfig+0x978>
 800ca1c:	2601      	movs	r6, #1
 800ca1e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ca20:	0358      	lsls	r0, r3, #13
 800ca22:	d50f      	bpl.n	800ca44 <HAL_RCCEx_PeriphCLKConfig+0x568>
    switch (PeriphClkInit->UsbClockSelection)
 800ca24:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800ca28:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800ca2c:	f000 80cf 	beq.w	800cbce <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800ca30:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800ca34:	f000 80d3 	beq.w	800cbde <HAL_RCCEx_PeriphCLKConfig+0x702>
 800ca38:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ca3c:	f000 8202 	beq.w	800ce44 <HAL_RCCEx_PeriphCLKConfig+0x968>
 800ca40:	2601      	movs	r6, #1
 800ca42:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ca44:	03d9      	lsls	r1, r3, #15
 800ca46:	d509      	bpl.n	800ca5c <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->SdmmcClockSelection)
 800ca48:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800ca4a:	2900      	cmp	r1, #0
 800ca4c:	f000 81f1 	beq.w	800ce32 <HAL_RCCEx_PeriphCLKConfig+0x956>
 800ca50:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800ca54:	f000 819d 	beq.w	800cd92 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 800ca58:	2601      	movs	r6, #1
 800ca5a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ca5c:	009f      	lsls	r7, r3, #2
 800ca5e:	f100 80f1 	bmi.w	800cc44 <HAL_RCCEx_PeriphCLKConfig+0x768>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ca62:	0398      	lsls	r0, r3, #14
 800ca64:	d50c      	bpl.n	800ca80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->RngClockSelection)
 800ca66:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800ca6a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800ca6e:	f000 81d8 	beq.w	800ce22 <HAL_RCCEx_PeriphCLKConfig+0x946>
 800ca72:	d97e      	bls.n	800cb72 <HAL_RCCEx_PeriphCLKConfig+0x696>
 800ca74:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800ca78:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800ca7c:	d07b      	beq.n	800cb76 <HAL_RCCEx_PeriphCLKConfig+0x69a>
 800ca7e:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ca80:	02d9      	lsls	r1, r3, #11
 800ca82:	d506      	bpl.n	800ca92 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800ca84:	4847      	ldr	r0, [pc, #284]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca86:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800ca88:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800ca8a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ca8e:	4329      	orrs	r1, r5
 800ca90:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800ca92:	00df      	lsls	r7, r3, #3
 800ca94:	d507      	bpl.n	800caa6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800ca96:	4843      	ldr	r0, [pc, #268]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca98:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800ca9c:	6901      	ldr	r1, [r0, #16]
 800ca9e:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800caa2:	4329      	orrs	r1, r5
 800caa4:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800caa6:	029d      	lsls	r5, r3, #10
 800caa8:	d506      	bpl.n	800cab8 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800caaa:	483e      	ldr	r0, [pc, #248]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800caac:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800caae:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800cab0:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800cab4:	4329      	orrs	r1, r5
 800cab6:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800cab8:	0058      	lsls	r0, r3, #1
 800caba:	d509      	bpl.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800cabc:	4939      	ldr	r1, [pc, #228]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cabe:	6908      	ldr	r0, [r1, #16]
 800cac0:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800cac4:	6108      	str	r0, [r1, #16]
 800cac6:	6908      	ldr	r0, [r1, #16]
 800cac8:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800cacc:	4328      	orrs	r0, r5
 800cace:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	da06      	bge.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x606>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800cad4:	4833      	ldr	r0, [pc, #204]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cad6:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800cad8:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800cada:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800cade:	4329      	orrs	r1, r5
 800cae0:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800cae2:	0219      	lsls	r1, r3, #8
 800cae4:	d507      	bpl.n	800caf6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800cae6:	492f      	ldr	r1, [pc, #188]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cae8:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800caec:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800caee:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800caf2:	4303      	orrs	r3, r0
 800caf4:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800caf6:	07d3      	lsls	r3, r2, #31
 800caf8:	f100 80b0 	bmi.w	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x780>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800cafc:	0797      	lsls	r7, r2, #30
 800cafe:	f100 80ba 	bmi.w	800cc76 <HAL_RCCEx_PeriphCLKConfig+0x79a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800cb02:	0755      	lsls	r5, r2, #29
 800cb04:	f100 80c4 	bmi.w	800cc90 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800cb08:	0710      	lsls	r0, r2, #28
 800cb0a:	f100 80ce 	bmi.w	800ccaa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800cb0e:	06d1      	lsls	r1, r2, #27
 800cb10:	f100 80d8 	bmi.w	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800cb14:	0692      	lsls	r2, r2, #26
 800cb16:	f100 8125 	bmi.w	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x888>
    return HAL_OK;
 800cb1a:	1e30      	subs	r0, r6, #0
 800cb1c:	bf18      	it	ne
 800cb1e:	2001      	movne	r0, #1
}
 800cb20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 800cb24:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800cb28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800cb2c:	f43f aefc 	beq.w	800c928 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800cb30:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800cb34:	f43f aef8 	beq.w	800c928 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800cb38:	2601      	movs	r6, #1
 800cb3a:	4635      	mov	r5, r6
 800cb3c:	e6ff      	b.n	800c93e <HAL_RCCEx_PeriphCLKConfig+0x462>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800cb3e:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 800cb42:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800cb46:	f43f af11 	beq.w	800c96c <HAL_RCCEx_PeriphCLKConfig+0x490>
 800cb4a:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800cb4e:	f43f af0d 	beq.w	800c96c <HAL_RCCEx_PeriphCLKConfig+0x490>
 800cb52:	2601      	movs	r6, #1
 800cb54:	4635      	mov	r5, r6
 800cb56:	e714      	b.n	800c982 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800cb58:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800cb5c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800cb60:	f43f af26 	beq.w	800c9b0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800cb64:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 800cb68:	f43f af22 	beq.w	800c9b0 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800cb6c:	2601      	movs	r6, #1
 800cb6e:	4635      	mov	r5, r6
 800cb70:	e729      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch (PeriphClkInit->RngClockSelection)
 800cb72:	2900      	cmp	r1, #0
 800cb74:	d183      	bne.n	800ca7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    if (ret == HAL_OK)
 800cb76:	2d00      	cmp	r5, #0
 800cb78:	f040 8151 	bne.w	800ce1e <HAL_RCCEx_PeriphCLKConfig+0x942>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cb7c:	4d09      	ldr	r5, [pc, #36]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb7e:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800cb80:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800cb84:	4301      	orrs	r1, r0
 800cb86:	6569      	str	r1, [r5, #84]	; 0x54
 800cb88:	e77a      	b.n	800ca80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800cb8a:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800cb8c:	2d00      	cmp	r5, #0
 800cb8e:	f040 80fb 	bne.w	800cd88 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cb92:	4f04      	ldr	r7, [pc, #16]	; (800cba4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb96:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cb98:	f021 0107 	bic.w	r1, r1, #7
 800cb9c:	4301      	orrs	r1, r0
 800cb9e:	6539      	str	r1, [r7, #80]	; 0x50
 800cba0:	e4d7      	b.n	800c552 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800cba2:	bf00      	nop
 800cba4:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cba8:	2101      	movs	r1, #1
 800cbaa:	f104 0008 	add.w	r0, r4, #8
 800cbae:	f7ff fba1 	bl	800c2f4 <RCCEx_PLL2_Config>
 800cbb2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800cbb4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cbb8:	2d00      	cmp	r5, #0
 800cbba:	f040 811a 	bne.w	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cbbe:	4fb7      	ldr	r7, [pc, #732]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cbc0:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800cbc2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cbc4:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800cbc8:	4301      	orrs	r1, r0
 800cbca:	6539      	str	r1, [r7, #80]	; 0x50
 800cbcc:	e5b6      	b.n	800c73c <HAL_RCCEx_PeriphCLKConfig+0x260>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cbce:	2101      	movs	r1, #1
 800cbd0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cbd4:	f7ff fc08 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cbd8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800cbda:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cbde:	2d00      	cmp	r5, #0
 800cbe0:	f040 811b 	bne.w	800ce1a <HAL_RCCEx_PeriphCLKConfig+0x93e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cbe4:	4fad      	ldr	r7, [pc, #692]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cbe6:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800cbea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cbec:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800cbf0:	4301      	orrs	r1, r0
 800cbf2:	6579      	str	r1, [r7, #84]	; 0x54
 800cbf4:	e726      	b.n	800ca44 <HAL_RCCEx_PeriphCLKConfig+0x568>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cbf6:	2102      	movs	r1, #2
 800cbf8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cbfc:	f7ff fbf4 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cc00:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800cc02:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cc06:	2d00      	cmp	r5, #0
 800cc08:	f040 8105 	bne.w	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x93a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cc0c:	4fa3      	ldr	r7, [pc, #652]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cc0e:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800cc12:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cc14:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 800cc18:	4301      	orrs	r1, r0
 800cc1a:	65b9      	str	r1, [r7, #88]	; 0x58
 800cc1c:	e700      	b.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0x544>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cc1e:	2101      	movs	r1, #1
 800cc20:	f104 0008 	add.w	r0, r4, #8
 800cc24:	f7ff fb66 	bl	800c2f4 <RCCEx_PLL2_Config>
 800cc28:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800cc2a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cc2e:	2d00      	cmp	r5, #0
 800cc30:	f040 80db 	bne.w	800cdea <HAL_RCCEx_PeriphCLKConfig+0x90e>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800cc34:	4f99      	ldr	r7, [pc, #612]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cc36:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800cc38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cc3a:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800cc3e:	4301      	orrs	r1, r0
 800cc40:	6579      	str	r1, [r7, #84]	; 0x54
 800cc42:	e615      	b.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x394>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cc44:	2102      	movs	r1, #2
 800cc46:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cc4a:	f7ff fbcd 	bl	800c3e8 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800cc4e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cc52:	2800      	cmp	r0, #0
 800cc54:	f43f af05 	beq.w	800ca62 <HAL_RCCEx_PeriphCLKConfig+0x586>
      status = HAL_ERROR;
 800cc58:	2601      	movs	r6, #1
 800cc5a:	e702      	b.n	800ca62 <HAL_RCCEx_PeriphCLKConfig+0x586>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cc5c:	2100      	movs	r1, #0
 800cc5e:	f104 0008 	add.w	r0, r4, #8
 800cc62:	f7ff fb47 	bl	800c2f4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800cc66:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800cc68:	2800      	cmp	r0, #0
 800cc6a:	f43f af47 	beq.w	800cafc <HAL_RCCEx_PeriphCLKConfig+0x620>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800cc6e:	0797      	lsls	r7, r2, #30
 800cc70:	4606      	mov	r6, r0
 800cc72:	f57f af46 	bpl.w	800cb02 <HAL_RCCEx_PeriphCLKConfig+0x626>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cc76:	2101      	movs	r1, #1
 800cc78:	f104 0008 	add.w	r0, r4, #8
 800cc7c:	f7ff fb3a 	bl	800c2f4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800cc80:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800cc82:	2800      	cmp	r0, #0
 800cc84:	f43f af3d 	beq.w	800cb02 <HAL_RCCEx_PeriphCLKConfig+0x626>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800cc88:	0755      	lsls	r5, r2, #29
 800cc8a:	4606      	mov	r6, r0
 800cc8c:	f57f af3c 	bpl.w	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cc90:	2102      	movs	r1, #2
 800cc92:	f104 0008 	add.w	r0, r4, #8
 800cc96:	f7ff fb2d 	bl	800c2f4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800cc9a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800cc9c:	2800      	cmp	r0, #0
 800cc9e:	f43f af33 	beq.w	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800cca2:	4606      	mov	r6, r0
 800cca4:	0710      	lsls	r0, r2, #28
 800cca6:	f57f af32 	bpl.w	800cb0e <HAL_RCCEx_PeriphCLKConfig+0x632>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ccaa:	2100      	movs	r1, #0
 800ccac:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ccb0:	f7ff fb9a 	bl	800c3e8 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ccb4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	f43f af29 	beq.w	800cb0e <HAL_RCCEx_PeriphCLKConfig+0x632>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800ccbc:	06d1      	lsls	r1, r2, #27
 800ccbe:	4606      	mov	r6, r0
 800ccc0:	f57f af28 	bpl.w	800cb14 <HAL_RCCEx_PeriphCLKConfig+0x638>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ccc4:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800ccc8:	2101      	movs	r1, #1
 800ccca:	4628      	mov	r0, r5
 800cccc:	f7ff fb8c 	bl	800c3e8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800ccd0:	2800      	cmp	r0, #0
 800ccd2:	f000 80c9 	beq.w	800ce68 <HAL_RCCEx_PeriphCLKConfig+0x98c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ccd6:	6863      	ldr	r3, [r4, #4]
 800ccd8:	069b      	lsls	r3, r3, #26
 800ccda:	d54c      	bpl.n	800cd76 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800ccdc:	4606      	mov	r6, r0
 800ccde:	e043      	b.n	800cd68 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cce0:	4f6f      	ldr	r7, [pc, #444]	; (800cea0 <HAL_RCCEx_PeriphCLKConfig+0x9c4>)
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cce8:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800ccea:	f7fa f9f9 	bl	80070e0 <HAL_GetTick>
 800ccee:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ccf0:	e006      	b.n	800cd00 <HAL_RCCEx_PeriphCLKConfig+0x824>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ccf2:	f7fa f9f5 	bl	80070e0 <HAL_GetTick>
 800ccf6:	eba0 0008 	sub.w	r0, r0, r8
 800ccfa:	2864      	cmp	r0, #100	; 0x64
 800ccfc:	f200 81a0 	bhi.w	800d040 <HAL_RCCEx_PeriphCLKConfig+0xb64>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	05da      	lsls	r2, r3, #23
 800cd04:	d5f5      	bpl.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0x816>
    if (ret == HAL_OK)
 800cd06:	2d00      	cmp	r5, #0
 800cd08:	f040 81d4 	bne.w	800d0b4 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800cd0c:	4a63      	ldr	r2, [pc, #396]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cd0e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800cd12:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800cd14:	4059      	eors	r1, r3
 800cd16:	f411 7f40 	tst.w	r1, #768	; 0x300
 800cd1a:	d00b      	beq.n	800cd34 <HAL_RCCEx_PeriphCLKConfig+0x858>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cd1c:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800cd1e:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cd20:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800cd24:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800cd28:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cd2a:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800cd2c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800cd30:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800cd32:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800cd34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd38:	f000 819e 	beq.w	800d078 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cd3c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800cd40:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800cd44:	f000 81ac 	beq.w	800d0a0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 800cd48:	4954      	ldr	r1, [pc, #336]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cd4a:	690a      	ldr	r2, [r1, #16]
 800cd4c:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800cd50:	610a      	str	r2, [r1, #16]
 800cd52:	4852      	ldr	r0, [pc, #328]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cd54:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800cd58:	6f07      	ldr	r7, [r0, #112]	; 0x70
 800cd5a:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cd5c:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cd60:	6701      	str	r1, [r0, #112]	; 0x70
 800cd62:	e553      	b.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0x330>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cd64:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cd68:	2102      	movs	r1, #2
 800cd6a:	4628      	mov	r0, r5
 800cd6c:	f7ff fb3c 	bl	800c3e8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800cd70:	2800      	cmp	r0, #0
 800cd72:	f43f aed2 	beq.w	800cb1a <HAL_RCCEx_PeriphCLKConfig+0x63e>
  return HAL_ERROR;
 800cd76:	2001      	movs	r0, #1
}
 800cd78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd7c:	462e      	mov	r6, r5
 800cd7e:	e450      	b.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0x146>
 800cd80:	462e      	mov	r6, r5
 800cd82:	e406      	b.n	800c592 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800cd84:	462e      	mov	r6, r5
 800cd86:	e489      	b.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800cd88:	462e      	mov	r6, r5
 800cd8a:	f7ff bbe2 	b.w	800c552 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800cd8e:	462e      	mov	r6, r5
 800cd90:	e423      	b.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cd92:	2102      	movs	r1, #2
 800cd94:	f104 0008 	add.w	r0, r4, #8
 800cd98:	f7ff faac 	bl	800c2f4 <RCCEx_PLL2_Config>
 800cd9c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800cd9e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cda2:	2d00      	cmp	r5, #0
 800cda4:	d14c      	bne.n	800ce40 <HAL_RCCEx_PeriphCLKConfig+0x964>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800cda6:	4f3d      	ldr	r7, [pc, #244]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cda8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800cdaa:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cdac:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800cdb0:	4301      	orrs	r1, r0
 800cdb2:	64f9      	str	r1, [r7, #76]	; 0x4c
 800cdb4:	e652      	b.n	800ca5c <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdb6:	4839      	ldr	r0, [pc, #228]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cdb8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cdba:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cdbe:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800cdc0:	e462      	b.n	800c688 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdc2:	4836      	ldr	r0, [pc, #216]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cdc4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cdc6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cdca:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800cdcc:	e41e      	b.n	800c60c <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdce:	4833      	ldr	r0, [pc, #204]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cdd0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cdd2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cdd6:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800cdd8:	f7ff bbd1 	b.w	800c57e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cddc:	482f      	ldr	r0, [pc, #188]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800cdde:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cde0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cde4:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800cde6:	f7ff bbed 	b.w	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800cdea:	462e      	mov	r6, r5
 800cdec:	e540      	b.n	800c870 <HAL_RCCEx_PeriphCLKConfig+0x394>
 800cdee:	462e      	mov	r6, r5
 800cdf0:	e5a5      	b.n	800c93e <HAL_RCCEx_PeriphCLKConfig+0x462>
 800cdf2:	462e      	mov	r6, r5
 800cdf4:	e4a2      	b.n	800c73c <HAL_RCCEx_PeriphCLKConfig+0x260>
 800cdf6:	462e      	mov	r6, r5
 800cdf8:	e57f      	b.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800cdfa:	462e      	mov	r6, r5
 800cdfc:	e42c      	b.n	800c658 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800cdfe:	462e      	mov	r6, r5
 800ce00:	e501      	b.n	800c806 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800ce02:	462e      	mov	r6, r5
 800ce04:	e46a      	b.n	800c6dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800ce06:	462e      	mov	r6, r5
 800ce08:	e5dd      	b.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800ce0a:	462e      	mov	r6, r5
 800ce0c:	e486      	b.n	800c71c <HAL_RCCEx_PeriphCLKConfig+0x240>
 800ce0e:	462e      	mov	r6, r5
 800ce10:	e5b7      	b.n	800c982 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ce12:	462e      	mov	r6, r5
 800ce14:	e54c      	b.n	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
 800ce16:	462e      	mov	r6, r5
 800ce18:	e602      	b.n	800ca20 <HAL_RCCEx_PeriphCLKConfig+0x544>
 800ce1a:	462e      	mov	r6, r5
 800ce1c:	e612      	b.n	800ca44 <HAL_RCCEx_PeriphCLKConfig+0x568>
 800ce1e:	462e      	mov	r6, r5
 800ce20:	e62e      	b.n	800ca80 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce22:	4f1e      	ldr	r7, [pc, #120]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800ce24:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ce26:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800ce2a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800ce2c:	2d00      	cmp	r5, #0
 800ce2e:	d1f6      	bne.n	800ce1e <HAL_RCCEx_PeriphCLKConfig+0x942>
 800ce30:	e6a4      	b.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce32:	481a      	ldr	r0, [pc, #104]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800ce34:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800ce36:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800ce3a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800ce3c:	2d00      	cmp	r5, #0
 800ce3e:	d0b2      	beq.n	800cda6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
 800ce40:	462e      	mov	r6, r5
 800ce42:	e60b      	b.n	800ca5c <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce44:	4815      	ldr	r0, [pc, #84]	; (800ce9c <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800ce46:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800ce48:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800ce4c:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800ce4e:	2d00      	cmp	r5, #0
 800ce50:	d1e3      	bne.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800ce52:	e6c7      	b.n	800cbe4 <HAL_RCCEx_PeriphCLKConfig+0x708>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ce54:	f104 0008 	add.w	r0, r4, #8
 800ce58:	f7ff fa4c 	bl	800c2f4 <RCCEx_PLL2_Config>
 800ce5c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ce5e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ce62:	2d00      	cmp	r5, #0
 800ce64:	d1d7      	bne.n	800ce16 <HAL_RCCEx_PeriphCLKConfig+0x93a>
 800ce66:	e6d1      	b.n	800cc0c <HAL_RCCEx_PeriphCLKConfig+0x730>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ce68:	6862      	ldr	r2, [r4, #4]
 800ce6a:	e653      	b.n	800cb14 <HAL_RCCEx_PeriphCLKConfig+0x638>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ce6c:	2102      	movs	r1, #2
 800ce6e:	f104 0008 	add.w	r0, r4, #8
 800ce72:	f7ff fa3f 	bl	800c2f4 <RCCEx_PLL2_Config>
 800ce76:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ce78:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ce7c:	2d00      	cmp	r5, #0
 800ce7e:	d1bc      	bne.n	800cdfa <HAL_RCCEx_PeriphCLKConfig+0x91e>
 800ce80:	f7ff bbe3 	b.w	800c64a <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ce84:	2102      	movs	r1, #2
 800ce86:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ce8a:	f7ff faad 	bl	800c3e8 <RCCEx_PLL3_Config>
 800ce8e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ce90:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ce94:	2d00      	cmp	r5, #0
 800ce96:	d1ba      	bne.n	800ce0e <HAL_RCCEx_PeriphCLKConfig+0x932>
 800ce98:	e56b      	b.n	800c972 <HAL_RCCEx_PeriphCLKConfig+0x496>
 800ce9a:	bf00      	nop
 800ce9c:	58024400 	.word	0x58024400
 800cea0:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cea4:	2102      	movs	r1, #2
 800cea6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ceaa:	f7ff fa9d 	bl	800c3e8 <RCCEx_PLL3_Config>
 800ceae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ceb0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ceb4:	2d00      	cmp	r5, #0
 800ceb6:	d1a6      	bne.n	800ce06 <HAL_RCCEx_PeriphCLKConfig+0x92a>
 800ceb8:	e57d      	b.n	800c9b6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ceba:	4886      	ldr	r0, [pc, #536]	; (800d0d4 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800cebc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cebe:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cec2:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800cec4:	2d00      	cmp	r5, #0
 800cec6:	d194      	bne.n	800cdf2 <HAL_RCCEx_PeriphCLKConfig+0x916>
 800cec8:	e679      	b.n	800cbbe <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ceca:	2101      	movs	r1, #1
 800cecc:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ced0:	f7ff fa8a 	bl	800c3e8 <RCCEx_PLL3_Config>
 800ced4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ced6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800ceda:	2d00      	cmp	r5, #0
 800cedc:	d191      	bne.n	800ce02 <HAL_RCCEx_PeriphCLKConfig+0x926>
 800cede:	f7ff bbf6 	b.w	800c6ce <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cee2:	2101      	movs	r1, #1
 800cee4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cee8:	f7ff fa7e 	bl	800c3e8 <RCCEx_PLL3_Config>
 800ceec:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ceee:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cef2:	2d00      	cmp	r5, #0
 800cef4:	d189      	bne.n	800ce0a <HAL_RCCEx_PeriphCLKConfig+0x92e>
 800cef6:	e409      	b.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cef8:	2102      	movs	r1, #2
 800cefa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cefe:	f7ff fa73 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cf02:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800cf04:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cf08:	2d00      	cmp	r5, #0
 800cf0a:	f47f af70 	bne.w	800cdee <HAL_RCCEx_PeriphCLKConfig+0x912>
 800cf0e:	e50e      	b.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x452>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cf10:	2102      	movs	r1, #2
 800cf12:	f104 0008 	add.w	r0, r4, #8
 800cf16:	f7ff f9ed 	bl	800c2f4 <RCCEx_PLL2_Config>
 800cf1a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cf1c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800cf20:	2d00      	cmp	r5, #0
 800cf22:	f47f af6c 	bne.w	800cdfe <HAL_RCCEx_PeriphCLKConfig+0x922>
 800cf26:	e467      	b.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cf28:	2102      	movs	r1, #2
 800cf2a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cf2e:	f7ff fa5b 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cf32:	2800      	cmp	r0, #0
 800cf34:	f040 8094 	bne.w	800d060 <HAL_RCCEx_PeriphCLKConfig+0xb84>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800cf38:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800cf3c:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cf40:	e549      	b.n	800c9d6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800cf42:	2102      	movs	r1, #2
 800cf44:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cf48:	f7ff fa4e 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cf4c:	2800      	cmp	r0, #0
 800cf4e:	f040 808d 	bne.w	800d06c <HAL_RCCEx_PeriphCLKConfig+0xb90>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800cf52:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cf56:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cf5a:	e54a      	b.n	800c9f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cf5c:	e9d4 3200 	ldrd	r3, r2, [r4]
 800cf60:	f7ff bae9 	b.w	800c536 <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf64:	2100      	movs	r1, #0
 800cf66:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cf6a:	f7ff fa3d 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cf6e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800cf70:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cf74:	f7ff bb4a 	b.w	800c60c <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf78:	2100      	movs	r1, #0
 800cf7a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cf7e:	f7ff fa33 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cf82:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800cf84:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cf88:	e600      	b.n	800cb8c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf8a:	2100      	movs	r1, #0
 800cf8c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cf90:	f7ff fa2a 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cf94:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cf96:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cf9a:	f7ff baf0 	b.w	800c57e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cf9e:	2102      	movs	r1, #2
 800cfa0:	3028      	adds	r0, #40	; 0x28
 800cfa2:	f7ff fa21 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cfa6:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800cfa8:	2e00      	cmp	r6, #0
 800cfaa:	f43f aab5 	beq.w	800c518 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800cfae:	e7d5      	b.n	800cf5c <HAL_RCCEx_PeriphCLKConfig+0xa80>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cfb0:	4848      	ldr	r0, [pc, #288]	; (800d0d4 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
        break;
 800cfb2:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cfb4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800cfb6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800cfba:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800cfbc:	e5e6      	b.n	800cb8c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cfbe:	2100      	movs	r1, #0
 800cfc0:	f104 0008 	add.w	r0, r4, #8
 800cfc4:	f7ff f996 	bl	800c2f4 <RCCEx_PLL2_Config>
 800cfc8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800cfca:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cfce:	e5dd      	b.n	800cb8c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cfd0:	2100      	movs	r1, #0
 800cfd2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cfd6:	f7ff fa07 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cfda:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cfdc:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cfe0:	f7ff bb52 	b.w	800c688 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cfe4:	2100      	movs	r1, #0
 800cfe6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cfea:	f7ff f9fd 	bl	800c3e8 <RCCEx_PLL3_Config>
 800cfee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800cff0:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800cff4:	f7ff bae6 	b.w	800c5c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cff8:	2101      	movs	r1, #1
 800cffa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800cffe:	f7ff f9f3 	bl	800c3e8 <RCCEx_PLL3_Config>
 800d002:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d004:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800d008:	2d00      	cmp	r5, #0
 800d00a:	f47f aef4 	bne.w	800cdf6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 800d00e:	e46c      	b.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d010:	2101      	movs	r1, #1
 800d012:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800d016:	f7ff f9e7 	bl	800c3e8 <RCCEx_PLL3_Config>
 800d01a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d01c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800d020:	2d00      	cmp	r5, #0
 800d022:	f47f aef6 	bne.w	800ce12 <HAL_RCCEx_PeriphCLKConfig+0x936>
 800d026:	e43c      	b.n	800c8a2 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d028:	2101      	movs	r1, #1
 800d02a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800d02e:	f7ff f9db 	bl	800c3e8 <RCCEx_PLL3_Config>
 800d032:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d034:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800d038:	2d00      	cmp	r5, #0
 800d03a:	f47f aed6 	bne.w	800cdea <HAL_RCCEx_PeriphCLKConfig+0x90e>
 800d03e:	e5f9      	b.n	800cc34 <HAL_RCCEx_PeriphCLKConfig+0x758>
        status = ret;
 800d040:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d042:	e9d4 3200 	ldrd	r3, r2, [r4]
 800d046:	4635      	mov	r5, r6
 800d048:	f7ff bbe0 	b.w	800c80c <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800d04c:	2601      	movs	r6, #1
 800d04e:	f7ff ba72 	b.w	800c536 <HAL_RCCEx_PeriphCLKConfig+0x5a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d052:	4d20      	ldr	r5, [pc, #128]	; (800d0d4 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800d054:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800d056:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800d05a:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800d05c:	f7ff ba64 	b.w	800c528 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d060:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status = HAL_ERROR;
 800d064:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d066:	e9d4 3200 	ldrd	r3, r2, [r4]
 800d06a:	e4b4      	b.n	800c9d6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d06c:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
        status = HAL_ERROR;
 800d070:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d072:	e9d4 3200 	ldrd	r3, r2, [r4]
 800d076:	e4bc      	b.n	800c9f2 <HAL_RCCEx_PeriphCLKConfig+0x516>
        tickstart = HAL_GetTick();
 800d078:	f7fa f832 	bl	80070e0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d07c:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800d0d4 <HAL_RCCEx_PeriphCLKConfig+0xbf8>
        tickstart = HAL_GetTick();
 800d080:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d082:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d086:	e004      	b.n	800d092 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d088:	f7fa f82a 	bl	80070e0 <HAL_GetTick>
 800d08c:	1bc0      	subs	r0, r0, r7
 800d08e:	4548      	cmp	r0, r9
 800d090:	d8d6      	bhi.n	800d040 <HAL_RCCEx_PeriphCLKConfig+0xb64>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d092:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800d096:	079b      	lsls	r3, r3, #30
 800d098:	d5f6      	bpl.n	800d088 <HAL_RCCEx_PeriphCLKConfig+0xbac>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d09a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800d09e:	e64d      	b.n	800cd3c <HAL_RCCEx_PeriphCLKConfig+0x860>
 800d0a0:	480c      	ldr	r0, [pc, #48]	; (800d0d4 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800d0a2:	4a0d      	ldr	r2, [pc, #52]	; (800d0d8 <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 800d0a4:	6901      	ldr	r1, [r0, #16]
 800d0a6:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800d0aa:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800d0ae:	430a      	orrs	r2, r1
 800d0b0:	6102      	str	r2, [r0, #16]
 800d0b2:	e64e      	b.n	800cd52 <HAL_RCCEx_PeriphCLKConfig+0x876>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d0b4:	e9d4 3200 	ldrd	r3, r2, [r4]
 800d0b8:	462e      	mov	r6, r5
 800d0ba:	f7ff bba7 	b.w	800c80c <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d0be:	2601      	movs	r6, #1
 800d0c0:	4635      	mov	r5, r6
 800d0c2:	f7ff bbf5 	b.w	800c8b0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->FmcClockSelection)
 800d0c6:	2601      	movs	r6, #1
 800d0c8:	4635      	mov	r5, r6
 800d0ca:	f7ff bb9c 	b.w	800c806 <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d0ce:	2601      	movs	r6, #1
 800d0d0:	4635      	mov	r5, r6
 800d0d2:	e412      	b.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800d0d4:	58024400 	.word	0x58024400
 800d0d8:	00ffffcf 	.word	0x00ffffcf

0800d0dc <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800d0dc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d0de:	f7ff f839 	bl	800c154 <HAL_RCC_GetHCLKFreq>
 800d0e2:	4b05      	ldr	r3, [pc, #20]	; (800d0f8 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800d0e4:	4a05      	ldr	r2, [pc, #20]	; (800d0fc <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800d0e6:	6a1b      	ldr	r3, [r3, #32]
 800d0e8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800d0ec:	5cd3      	ldrb	r3, [r2, r3]
 800d0ee:	f003 031f 	and.w	r3, r3, #31
}
 800d0f2:	40d8      	lsrs	r0, r3
 800d0f4:	bd08      	pop	{r3, pc}
 800d0f6:	bf00      	nop
 800d0f8:	58024400 	.word	0x58024400
 800d0fc:	0801836c 	.word	0x0801836c

0800d100 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d100:	4a50      	ldr	r2, [pc, #320]	; (800d244 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
{
 800d102:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d104:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d106:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d108:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll2m != 0U)
 800d10a:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d10e:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d112:	6bd4      	ldr	r4, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 800d114:	d05d      	beq.n	800d1d2 <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d116:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d11a:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d11e:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d122:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800d126:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d128:	ee07 4a90 	vmov	s15, r4
 800d12c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800d130:	d003      	beq.n	800d13a <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800d132:	2902      	cmp	r1, #2
 800d134:	d078      	beq.n	800d228 <HAL_RCCEx_GetPLL2ClockFreq+0x128>
 800d136:	2900      	cmp	r1, #0
 800d138:	d050      	beq.n	800d1dc <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d13a:	ee07 3a90 	vmov	s15, r3
 800d13e:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800d248 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800d142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d146:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800d148:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800d14c:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800d150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d154:	ee07 3a90 	vmov	s15, r3
 800d158:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800d15c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d160:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d164:	eee7 7a06 	vfma.f32	s15, s14, s12
 800d168:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d16c:	4a35      	ldr	r2, [pc, #212]	; (800d244 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 800d16e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d172:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800d174:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800d178:	ee07 3a90 	vmov	s15, r3
 800d17c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800d180:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d182:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d18a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d18e:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d192:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800d194:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800d198:	ee07 3a90 	vmov	s15, r3
 800d19c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d1a0:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d1a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1a8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d1ac:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d1b0:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800d1b2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800d1b6:	ee07 3a10 	vmov	s14, r3
 800d1ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d1be:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d1c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d1c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d1ca:	ee17 3a90 	vmov	r3, s15
 800d1ce:	6083      	str	r3, [r0, #8]
}
 800d1d0:	4770      	bx	lr
 800d1d2:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d1d4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d1d8:	6083      	str	r3, [r0, #8]
}
 800d1da:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1dc:	6811      	ldr	r1, [r2, #0]
 800d1de:	0689      	lsls	r1, r1, #26
 800d1e0:	d529      	bpl.n	800d236 <HAL_RCCEx_GetPLL2ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1e2:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d1e4:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1e8:	4919      	ldr	r1, [pc, #100]	; (800d250 <HAL_RCCEx_GetPLL2ClockFreq+0x150>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d1ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1ee:	6b93      	ldr	r3, [r2, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1f0:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d1f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d1f8:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800d24c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800d1fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d200:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d202:	ee06 3a10 	vmov	s12, r3
 800d206:	ee05 1a90 	vmov	s11, r1
 800d20a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800d20e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800d212:	ee36 6a26 	vadd.f32	s12, s12, s13
 800d216:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800d21a:	eef0 7a46 	vmov.f32	s15, s12
 800d21e:	eee7 7a05 	vfma.f32	s15, s14, s10
 800d222:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d226:	e7a1      	b.n	800d16c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d228:	ee07 3a90 	vmov	s15, r3
 800d22c:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800d254 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800d230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d234:	e787      	b.n	800d146 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d236:	ee07 3a90 	vmov	s15, r3
 800d23a:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800d258 <HAL_RCCEx_GetPLL2ClockFreq+0x158>
 800d23e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d242:	e780      	b.n	800d146 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800d244:	58024400 	.word	0x58024400
 800d248:	4a742400 	.word	0x4a742400
 800d24c:	39000000 	.word	0x39000000
 800d250:	03d09000 	.word	0x03d09000
 800d254:	4bbebc20 	.word	0x4bbebc20
 800d258:	4c742400 	.word	0x4c742400

0800d25c <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d25c:	4a50      	ldr	r2, [pc, #320]	; (800d3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
{
 800d25e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d260:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d262:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d264:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll3m != 0U)
 800d266:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d26a:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d26e:	6c54      	ldr	r4, [r2, #68]	; 0x44
  if (pll3m != 0U)
 800d270:	d05d      	beq.n	800d32e <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d272:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d276:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d27a:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d27e:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800d282:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d284:	ee07 4a90 	vmov	s15, r4
 800d288:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800d28c:	d003      	beq.n	800d296 <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800d28e:	2902      	cmp	r1, #2
 800d290:	d078      	beq.n	800d384 <HAL_RCCEx_GetPLL3ClockFreq+0x128>
 800d292:	2900      	cmp	r1, #0
 800d294:	d050      	beq.n	800d338 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d296:	ee07 3a90 	vmov	s15, r3
 800d29a:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800d3a4 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800d29e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2a2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d2a4:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800d2a8:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 800d3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800d2ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2b0:	ee07 3a90 	vmov	s15, r3
 800d2b4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800d2b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2bc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d2c0:	eee7 7a06 	vfma.f32	s15, s14, s12
 800d2c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d2c8:	4a35      	ldr	r2, [pc, #212]	; (800d3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
 800d2ca:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d2ce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d2d0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800d2d4:	ee07 3a90 	vmov	s15, r3
 800d2d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800d2dc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d2de:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d2e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2e6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d2ea:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d2ee:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d2f0:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800d2f4:	ee07 3a90 	vmov	s15, r3
 800d2f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d2fc:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d300:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d304:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d308:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d30c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800d30e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800d312:	ee07 3a10 	vmov	s14, r3
 800d316:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d31a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d31e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d326:	ee17 3a90 	vmov	r3, s15
 800d32a:	6083      	str	r3, [r0, #8]
}
 800d32c:	4770      	bx	lr
 800d32e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d330:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d334:	6083      	str	r3, [r0, #8]
}
 800d336:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d338:	6811      	ldr	r1, [r2, #0]
 800d33a:	0689      	lsls	r1, r1, #26
 800d33c:	d529      	bpl.n	800d392 <HAL_RCCEx_GetPLL3ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d33e:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d340:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d344:	4919      	ldr	r1, [pc, #100]	; (800d3ac <HAL_RCCEx_GetPLL3ClockFreq+0x150>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d346:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d34a:	6c13      	ldr	r3, [r2, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d34c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d350:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d354:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800d3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800d358:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d35c:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d35e:	ee06 3a10 	vmov	s12, r3
 800d362:	ee05 1a90 	vmov	s11, r1
 800d366:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800d36a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800d36e:	ee36 6a26 	vadd.f32	s12, s12, s13
 800d372:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800d376:	eef0 7a46 	vmov.f32	s15, s12
 800d37a:	eee7 7a05 	vfma.f32	s15, s14, s10
 800d37e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d382:	e7a1      	b.n	800d2c8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d384:	ee07 3a90 	vmov	s15, r3
 800d388:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800d3b0 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800d38c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d390:	e787      	b.n	800d2a2 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d392:	ee07 3a90 	vmov	s15, r3
 800d396:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800d3b4 <HAL_RCCEx_GetPLL3ClockFreq+0x158>
 800d39a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d39e:	e780      	b.n	800d2a2 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800d3a0:	58024400 	.word	0x58024400
 800d3a4:	4a742400 	.word	0x4a742400
 800d3a8:	39000000 	.word	0x39000000
 800d3ac:	03d09000 	.word	0x03d09000
 800d3b0:	4bbebc20 	.word	0x4bbebc20
 800d3b4:	4c742400 	.word	0x4c742400

0800d3b8 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d3b8:	4a51      	ldr	r2, [pc, #324]	; (800d500 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
{
 800d3ba:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d3bc:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d3be:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d3c0:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll1m != 0U)
 800d3c2:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d3c6:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d3ca:	6b54      	ldr	r4, [r2, #52]	; 0x34
  if (pll1m != 0U)
 800d3cc:	d05e      	beq.n	800d48c <HAL_RCCEx_GetPLL1ClockFreq+0xd4>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d3ce:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d3d2:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d3d6:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d3da:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800d3de:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d3e0:	ee07 4a90 	vmov	s15, r4
 800d3e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800d3e8:	f000 8082 	beq.w	800d4f0 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
 800d3ec:	2902      	cmp	r1, #2
 800d3ee:	d078      	beq.n	800d4e2 <HAL_RCCEx_GetPLL1ClockFreq+0x12a>
 800d3f0:	2900      	cmp	r1, #0
 800d3f2:	d050      	beq.n	800d496 <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d3f4:	ee07 3a90 	vmov	s15, r3
 800d3f8:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800d504 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 800d3fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d400:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d402:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800d406:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800d508 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800d40a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d40e:	ee07 3a90 	vmov	s15, r3
 800d412:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800d416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d41a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d41e:	eee7 7a06 	vfma.f32	s15, s14, s12
 800d422:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d426:	4a36      	ldr	r2, [pc, #216]	; (800d500 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
 800d428:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d42c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d42e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800d432:	ee07 3a90 	vmov	s15, r3
 800d436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800d43a:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d43c:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d440:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d444:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d448:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d44c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d44e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800d452:	ee07 3a90 	vmov	s15, r3
 800d456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d45a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800d45e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d462:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800d466:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d46a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800d46c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800d470:	ee07 3a10 	vmov	s14, r3
 800d474:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d478:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d47c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d480:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d484:	ee17 3a90 	vmov	r3, s15
 800d488:	6083      	str	r3, [r0, #8]
}
 800d48a:	4770      	bx	lr
 800d48c:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d48e:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d492:	6083      	str	r3, [r0, #8]
}
 800d494:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d496:	6811      	ldr	r1, [r2, #0]
 800d498:	0689      	lsls	r1, r1, #26
 800d49a:	d5ab      	bpl.n	800d3f4 <HAL_RCCEx_GetPLL1ClockFreq+0x3c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d49c:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d49e:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d4a2:	491a      	ldr	r1, [pc, #104]	; (800d50c <HAL_RCCEx_GetPLL1ClockFreq+0x154>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d4aa:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d4b2:	ed9f 5a15 	vldr	s10, [pc, #84]	; 800d508 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800d4b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d4ba:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4bc:	ee06 3a10 	vmov	s12, r3
 800d4c0:	ee05 1a90 	vmov	s11, r1
 800d4c4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800d4c8:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800d4cc:	ee36 6a26 	vadd.f32	s12, s12, s13
 800d4d0:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800d4d4:	eef0 7a46 	vmov.f32	s15, s12
 800d4d8:	eee7 7a05 	vfma.f32	s15, s14, s10
 800d4dc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d4e0:	e7a1      	b.n	800d426 <HAL_RCCEx_GetPLL1ClockFreq+0x6e>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4e2:	ee07 3a90 	vmov	s15, r3
 800d4e6:	ed9f 5a0a 	vldr	s10, [pc, #40]	; 800d510 <HAL_RCCEx_GetPLL1ClockFreq+0x158>
 800d4ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d4ee:	e787      	b.n	800d400 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4f0:	ee07 3a90 	vmov	s15, r3
 800d4f4:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800d514 <HAL_RCCEx_GetPLL1ClockFreq+0x15c>
 800d4f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d4fc:	e780      	b.n	800d400 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
 800d4fe:	bf00      	nop
 800d500:	58024400 	.word	0x58024400
 800d504:	4c742400 	.word	0x4c742400
 800d508:	39000000 	.word	0x39000000
 800d50c:	03d09000 	.word	0x03d09000
 800d510:	4bbebc20 	.word	0x4bbebc20
 800d514:	4a742400 	.word	0x4a742400

0800d518 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d518:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800d51c:	430b      	orrs	r3, r1
{
 800d51e:	b500      	push	{lr}
 800d520:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800d522:	f000 8083 	beq.w	800d62c <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800d526:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 800d52a:	430b      	orrs	r3, r1
 800d52c:	d038      	beq.n	800d5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800d52e:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800d532:	430b      	orrs	r3, r1
 800d534:	f000 80e6 	beq.w	800d704 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800d538:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800d53c:	430b      	orrs	r3, r1
 800d53e:	f000 8089 	beq.w	800d654 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d542:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 800d546:	430b      	orrs	r3, r1
 800d548:	d060      	beq.n	800d60c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d54a:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800d54e:	430b      	orrs	r3, r1
 800d550:	f000 8112 	beq.w	800d778 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d554:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 800d558:	430b      	orrs	r3, r1
 800d55a:	f000 80a3 	beq.w	800d6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d55e:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800d562:	430b      	orrs	r3, r1
 800d564:	f000 80fa 	beq.w	800d75c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d568:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 800d56c:	430b      	orrs	r3, r1
 800d56e:	f000 8143 	beq.w	800d7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d572:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 800d576:	4308      	orrs	r0, r1
 800d578:	d137      	bne.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d57a:	4a9a      	ldr	r2, [pc, #616]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d57c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d57e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800d582:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d586:	f000 8084 	beq.w	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d58a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d58e:	f000 8157 	beq.w	800d840 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800d592:	bb53      	cbnz	r3, 800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d594:	6810      	ldr	r0, [r2, #0]
 800d596:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800d59a:	d044      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 800d59c:	4892      	ldr	r0, [pc, #584]	; (800d7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800d59e:	e042      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800d5a0:	4a90      	ldr	r2, [pc, #576]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d5a2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d5a4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 800d5a8:	2b80      	cmp	r3, #128	; 0x80
 800d5aa:	f000 80a6 	beq.w	800d6fa <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d5ae:	d920      	bls.n	800d5f2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800d5b0:	2bc0      	cmp	r3, #192	; 0xc0
 800d5b2:	d037      	beq.n	800d624 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800d5b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d5b8:	d117      	bne.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d5ba:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d5bc:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d5be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d5c2:	0749      	lsls	r1, r1, #29
 800d5c4:	d502      	bpl.n	800d5cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f000 80c2 	beq.w	800d750 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d5cc:	4a85      	ldr	r2, [pc, #532]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d5ce:	6812      	ldr	r2, [r2, #0]
 800d5d0:	05d0      	lsls	r0, r2, #23
 800d5d2:	d503      	bpl.n	800d5dc <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800d5d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d5d8:	f000 8102 	beq.w	800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d5dc:	4a81      	ldr	r2, [pc, #516]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d5de:	6812      	ldr	r2, [r2, #0]
 800d5e0:	0391      	lsls	r1, r2, #14
 800d5e2:	d502      	bpl.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d5e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d5e8:	d0d8      	beq.n	800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 800d5ea:	2000      	movs	r0, #0
}
 800d5ec:	b005      	add	sp, #20
 800d5ee:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d04d      	beq.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d5f6:	2b40      	cmp	r3, #64	; 0x40
 800d5f8:	d1f7      	bne.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d5fa:	6810      	ldr	r0, [r2, #0]
 800d5fc:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d600:	d011      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d602:	a801      	add	r0, sp, #4
 800d604:	f7ff fd7c 	bl	800d100 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d608:	9801      	ldr	r0, [sp, #4]
 800d60a:	e00c      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d60c:	4a75      	ldr	r2, [pc, #468]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d60e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d610:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 800d614:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d618:	d06f      	beq.n	800d6fa <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d61a:	d938      	bls.n	800d68e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800d61c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d620:	f040 8088 	bne.w	800d734 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800d624:	4871      	ldr	r0, [pc, #452]	; (800d7ec <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 800d626:	b005      	add	sp, #20
 800d628:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800d62c:	4b6d      	ldr	r3, [pc, #436]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d62e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d630:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800d634:	2b04      	cmp	r3, #4
 800d636:	d8d8      	bhi.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d638:	a201      	add	r2, pc, #4	; (adr r2, 800d640 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800d63a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d63e:	bf00      	nop
 800d640:	0800d6e3 	.word	0x0800d6e3
 800d644:	0800d6bf 	.word	0x0800d6bf
 800d648:	0800d6cf 	.word	0x0800d6cf
 800d64c:	0800d625 	.word	0x0800d625
 800d650:	0800d6cb 	.word	0x0800d6cb
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800d654:	4a63      	ldr	r2, [pc, #396]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d656:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800d658:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 800d65c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d660:	d04b      	beq.n	800d6fa <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d662:	d944      	bls.n	800d6ee <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800d664:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d668:	d0dc      	beq.n	800d624 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800d66a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d66e:	d1bc      	bne.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d670:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d672:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d674:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d678:	0752      	lsls	r2, r2, #29
 800d67a:	d5a7      	bpl.n	800d5cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d1a5      	bne.n	800d5cc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d680:	4b58      	ldr	r3, [pc, #352]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d682:	485b      	ldr	r0, [pc, #364]	; (800d7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d68a:	40d8      	lsrs	r0, r3
 800d68c:	e7cb      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d154      	bne.n	800d73c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d692:	6810      	ldr	r0, [r2, #0]
 800d694:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800d698:	d0c5      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d69a:	a801      	add	r0, sp, #4
 800d69c:	f7ff fe8c 	bl	800d3b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d6a0:	9802      	ldr	r0, [sp, #8]
 800d6a2:	e7c0      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d6a4:	4a4f      	ldr	r2, [pc, #316]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d6a6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800d6a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 800d6ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d6b0:	f000 80d0 	beq.w	800d854 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 800d6b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d6b8:	d0da      	beq.n	800d670 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d195      	bne.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d6be:	4b49      	ldr	r3, [pc, #292]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d6c0:	6818      	ldr	r0, [r3, #0]
 800d6c2:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d6c6:	d0ae      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d6c8:	e79b      	b.n	800d602 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d6ca:	4a46      	ldr	r2, [pc, #280]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d6cc:	e775      	b.n	800d5ba <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d6ce:	4b45      	ldr	r3, [pc, #276]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d6d0:	6818      	ldr	r0, [r3, #0]
 800d6d2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d6d6:	d0a6      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d6d8:	a801      	add	r0, sp, #4
 800d6da:	f7ff fdbf 	bl	800d25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d6de:	9801      	ldr	r0, [sp, #4]
 800d6e0:	e7a1      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d6e2:	4b40      	ldr	r3, [pc, #256]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d6e4:	6818      	ldr	r0, [r3, #0]
 800d6e6:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800d6ea:	d09c      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d6ec:	e7d5      	b.n	800d69a <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d0cf      	beq.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d6f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d6f6:	d080      	beq.n	800d5fa <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800d6f8:	e777      	b.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d6fa:	6810      	ldr	r0, [r2, #0]
 800d6fc:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d700:	d091      	beq.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d702:	e7e9      	b.n	800d6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800d704:	4a37      	ldr	r2, [pc, #220]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d706:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800d708:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 800d70c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d710:	d0f3      	beq.n	800d6fa <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800d712:	d806      	bhi.n	800d722 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800d714:	2b00      	cmp	r3, #0
 800d716:	d0bc      	beq.n	800d692 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800d718:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d71c:	f43f af6d 	beq.w	800d5fa <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800d720:	e763      	b.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d722:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800d726:	f43f af7d 	beq.w	800d624 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800d72a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d72e:	f43f af44 	beq.w	800d5ba <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800d732:	e75a      	b.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    switch (srcclk)
 800d734:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d738:	d09a      	beq.n	800d670 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800d73a:	e756      	b.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800d73c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d740:	f43f af5b 	beq.w	800d5fa <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800d744:	e751      	b.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d746:	6810      	ldr	r0, [r2, #0]
 800d748:	f010 0004 	ands.w	r0, r0, #4
 800d74c:	f43f af6b 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d750:	6813      	ldr	r3, [r2, #0]
 800d752:	4827      	ldr	r0, [pc, #156]	; (800d7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800d754:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d758:	40d8      	lsrs	r0, r3
 800d75a:	e764      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d75c:	4b21      	ldr	r3, [pc, #132]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d75e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 800d760:	03d2      	lsls	r2, r2, #15
 800d762:	d5bf      	bpl.n	800d6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d764:	6818      	ldr	r0, [r3, #0]
 800d766:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d76a:	f43f af5c 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d76e:	a801      	add	r0, sp, #4
 800d770:	f7ff fcc6 	bl	800d100 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d774:	9803      	ldr	r0, [sp, #12]
 800d776:	e756      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d778:	4a1a      	ldr	r2, [pc, #104]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d77a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800d77c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 800d780:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800d784:	d0df      	beq.n	800d746 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800d786:	d810      	bhi.n	800d7aa <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800d788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d78c:	d058      	beq.n	800d840 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800d78e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d792:	d118      	bne.n	800d7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d794:	4b13      	ldr	r3, [pc, #76]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d796:	6818      	ldr	r0, [r3, #0]
 800d798:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d79c:	f43f af43 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d7a0:	a801      	add	r0, sp, #4
 800d7a2:	f7ff fd5b 	bl	800d25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d7a6:	9802      	ldr	r0, [sp, #8]
 800d7a8:	e73d      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800d7aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d7ae:	d012      	beq.n	800d7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 800d7b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d7b4:	f47f af19 	bne.w	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d7b8:	4b0a      	ldr	r3, [pc, #40]	; (800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800d7ba:	6818      	ldr	r0, [r3, #0]
 800d7bc:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800d7c0:	f43f af31 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d7c4:	e6ea      	b.n	800d59c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	f47f af0f 	bne.w	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
}
 800d7cc:	b005      	add	sp, #20
 800d7ce:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800d7d2:	f7fe bcff 	b.w	800c1d4 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d7d6:	6810      	ldr	r0, [r2, #0]
 800d7d8:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800d7dc:	f43f af23 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 800d7e0:	4804      	ldr	r0, [pc, #16]	; (800d7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800d7e2:	e720      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d7e4:	58024400 	.word	0x58024400
 800d7e8:	017d7840 	.word	0x017d7840
 800d7ec:	00bb8000 	.word	0x00bb8000
 800d7f0:	03d09000 	.word	0x03d09000
 800d7f4:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d7f8:	4b28      	ldr	r3, [pc, #160]	; (800d89c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d7fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7fc:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800d800:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d804:	d037      	beq.n	800d876 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800d806:	d814      	bhi.n	800d832 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800d808:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d80c:	d03f      	beq.n	800d88e <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800d80e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d812:	d0bf      	beq.n	800d794 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800d814:	2b00      	cmp	r3, #0
 800d816:	f47f aee8 	bne.w	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d81a:	f7fe fc9b 	bl	800c154 <HAL_RCC_GetHCLKFreq>
 800d81e:	4b1f      	ldr	r3, [pc, #124]	; (800d89c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d820:	4a1f      	ldr	r2, [pc, #124]	; (800d8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800d822:	6a1b      	ldr	r3, [r3, #32]
 800d824:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800d828:	5cd3      	ldrb	r3, [r2, r3]
 800d82a:	f003 031f 	and.w	r3, r3, #31
 800d82e:	40d8      	lsrs	r0, r3
        break;
 800d830:	e6f9      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800d832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d836:	d017      	beq.n	800d868 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 800d838:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d83c:	d0bc      	beq.n	800d7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800d83e:	e6d4      	b.n	800d5ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d840:	6810      	ldr	r0, [r2, #0]
 800d842:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d846:	f43f aeee 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d84a:	a801      	add	r0, sp, #4
 800d84c:	f7ff fc58 	bl	800d100 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d850:	9802      	ldr	r0, [sp, #8]
 800d852:	e6e8      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d854:	6810      	ldr	r0, [r2, #0]
 800d856:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800d85a:	f43f aee4 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d85e:	a801      	add	r0, sp, #4
 800d860:	f7ff fcfc 	bl	800d25c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d864:	9803      	ldr	r0, [sp, #12]
 800d866:	e6de      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d868:	4b0c      	ldr	r3, [pc, #48]	; (800d89c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d86a:	6818      	ldr	r0, [r3, #0]
 800d86c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800d870:	f43f aed9 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d874:	e7b4      	b.n	800d7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d876:	4b09      	ldr	r3, [pc, #36]	; (800d89c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d878:	6818      	ldr	r0, [r3, #0]
 800d87a:	f010 0004 	ands.w	r0, r0, #4
 800d87e:	f43f aed2 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	4807      	ldr	r0, [pc, #28]	; (800d8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800d886:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800d88a:	40d8      	lsrs	r0, r3
 800d88c:	e6cb      	b.n	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d88e:	4b03      	ldr	r3, [pc, #12]	; (800d89c <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800d890:	6818      	ldr	r0, [r3, #0]
 800d892:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800d896:	f43f aec6 	beq.w	800d626 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800d89a:	e7d6      	b.n	800d84a <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800d89c:	58024400 	.word	0x58024400
 800d8a0:	0801836c 	.word	0x0801836c
 800d8a4:	03d09000 	.word	0x03d09000

0800d8a8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d8a8:	2800      	cmp	r0, #0
 800d8aa:	f000 80a5 	beq.w	800d9f8 <HAL_TIM_Base_Init+0x150>
{
 800d8ae:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d8b0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800d8b4:	4604      	mov	r4, r0
 800d8b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d076      	beq.n	800d9ac <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d8be:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800d8c0:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8c2:	494e      	ldr	r1, [pc, #312]	; (800d9fc <HAL_TIM_Base_Init+0x154>)
 800d8c4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800d8c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8cc:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800d8d0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d8d2:	fab1 f181 	clz	r1, r1
 800d8d6:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800d8da:	d027      	beq.n	800d92c <HAL_TIM_Base_Init+0x84>
 800d8dc:	bb31      	cbnz	r1, 800d92c <HAL_TIM_Base_Init+0x84>
 800d8de:	4848      	ldr	r0, [pc, #288]	; (800da00 <HAL_TIM_Base_Init+0x158>)
 800d8e0:	4d48      	ldr	r5, [pc, #288]	; (800da04 <HAL_TIM_Base_Init+0x15c>)
 800d8e2:	4282      	cmp	r2, r0
 800d8e4:	d067      	beq.n	800d9b6 <HAL_TIM_Base_Init+0x10e>
 800d8e6:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800d8ea:	4282      	cmp	r2, r0
 800d8ec:	d063      	beq.n	800d9b6 <HAL_TIM_Base_Init+0x10e>
 800d8ee:	1b55      	subs	r5, r2, r5
 800d8f0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800d8f4:	fab5 f585 	clz	r5, r5
 800d8f8:	4282      	cmp	r2, r0
 800d8fa:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800d8fe:	d063      	beq.n	800d9c8 <HAL_TIM_Base_Init+0x120>
 800d900:	2d00      	cmp	r5, #0
 800d902:	d161      	bne.n	800d9c8 <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d904:	4840      	ldr	r0, [pc, #256]	; (800da08 <HAL_TIM_Base_Init+0x160>)
 800d906:	4941      	ldr	r1, [pc, #260]	; (800da0c <HAL_TIM_Base_Init+0x164>)
 800d908:	428a      	cmp	r2, r1
 800d90a:	bf18      	it	ne
 800d90c:	4282      	cmpne	r2, r0
 800d90e:	d065      	beq.n	800d9dc <HAL_TIM_Base_Init+0x134>
 800d910:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d914:	428a      	cmp	r2, r1
 800d916:	d061      	beq.n	800d9dc <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d918:	69a0      	ldr	r0, [r4, #24]
 800d91a:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d91e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d920:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800d922:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d924:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d926:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d928:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d92a:	e023      	b.n	800d974 <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d92c:	4d35      	ldr	r5, [pc, #212]	; (800da04 <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d92e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d932:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d934:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800d936:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d938:	fab5 f585 	clz	r5, r5
 800d93c:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d93e:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d944:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d946:	69a0      	ldr	r0, [r4, #24]
 800d948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d94c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800d94e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d950:	68e3      	ldr	r3, [r4, #12]
 800d952:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d954:	6863      	ldr	r3, [r4, #4]
 800d956:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d958:	b951      	cbnz	r1, 800d970 <HAL_TIM_Base_Init+0xc8>
 800d95a:	b94d      	cbnz	r5, 800d970 <HAL_TIM_Base_Init+0xc8>
 800d95c:	492a      	ldr	r1, [pc, #168]	; (800da08 <HAL_TIM_Base_Init+0x160>)
 800d95e:	4b2b      	ldr	r3, [pc, #172]	; (800da0c <HAL_TIM_Base_Init+0x164>)
 800d960:	429a      	cmp	r2, r3
 800d962:	bf18      	it	ne
 800d964:	428a      	cmpne	r2, r1
 800d966:	d003      	beq.n	800d970 <HAL_TIM_Base_Init+0xc8>
 800d968:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d96c:	429a      	cmp	r2, r3
 800d96e:	d101      	bne.n	800d974 <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d970:	6963      	ldr	r3, [r4, #20]
 800d972:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d974:	2301      	movs	r3, #1
  return HAL_OK;
 800d976:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800d978:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d97a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d97e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800d982:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800d986:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800d98a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800d98e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d992:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d996:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800d99a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d99e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800d9a2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800d9a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800d9aa:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800d9ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800d9b0:	f7f9 f8a8 	bl	8006b04 <HAL_TIM_Base_MspInit>
 800d9b4:	e783      	b.n	800d8be <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9b6:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d9b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d9bc:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9be:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800d9c2:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9c4:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d9c6:	e7ba      	b.n	800d93e <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800d9c8:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d9ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d9ce:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9d0:	480f      	ldr	r0, [pc, #60]	; (800da10 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d9d2:	4282      	cmp	r2, r0
 800d9d4:	d0b3      	beq.n	800d93e <HAL_TIM_Base_Init+0x96>
 800d9d6:	2d00      	cmp	r5, #0
 800d9d8:	d1b1      	bne.n	800d93e <HAL_TIM_Base_Init+0x96>
 800d9da:	e793      	b.n	800d904 <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d9dc:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d9de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d9e2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d9e4:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d9e6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d9e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9ec:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800d9ee:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800d9f0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d9f2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d9f4:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d9f6:	e7b1      	b.n	800d95c <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800d9f8:	2001      	movs	r0, #1
}
 800d9fa:	4770      	bx	lr
 800d9fc:	40010000 	.word	0x40010000
 800da00:	40000400 	.word	0x40000400
 800da04:	40010400 	.word	0x40010400
 800da08:	40014000 	.word	0x40014000
 800da0c:	40014400 	.word	0x40014400
 800da10:	40000c00 	.word	0x40000c00

0800da14 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800da14:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d13d      	bne.n	800da98 <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da1c:	6802      	ldr	r2, [r0, #0]
 800da1e:	4b23      	ldr	r3, [pc, #140]	; (800daac <HAL_TIM_Base_Start+0x98>)
 800da20:	4923      	ldr	r1, [pc, #140]	; (800dab0 <HAL_TIM_Base_Start+0x9c>)
 800da22:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800da26:	bf18      	it	ne
 800da28:	429a      	cmpne	r2, r3
{
 800da2a:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da2c:	bf0c      	ite	eq
 800da2e:	2301      	moveq	r3, #1
 800da30:	2300      	movne	r3, #0
 800da32:	4d20      	ldr	r5, [pc, #128]	; (800dab4 <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800da34:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da36:	42aa      	cmp	r2, r5
 800da38:	bf08      	it	eq
 800da3a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800da3e:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da42:	4c1d      	ldr	r4, [pc, #116]	; (800dab8 <HAL_TIM_Base_Start+0xa4>)
 800da44:	428a      	cmp	r2, r1
 800da46:	bf08      	it	eq
 800da48:	f043 0301 	orreq.w	r3, r3, #1
 800da4c:	481b      	ldr	r0, [pc, #108]	; (800dabc <HAL_TIM_Base_Start+0xa8>)
 800da4e:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800da52:	42a2      	cmp	r2, r4
 800da54:	bf08      	it	eq
 800da56:	f043 0301 	orreq.w	r3, r3, #1
 800da5a:	4282      	cmp	r2, r0
 800da5c:	bf08      	it	eq
 800da5e:	f043 0301 	orreq.w	r3, r3, #1
 800da62:	428a      	cmp	r2, r1
 800da64:	bf08      	it	eq
 800da66:	f043 0301 	orreq.w	r3, r3, #1
 800da6a:	b933      	cbnz	r3, 800da7a <HAL_TIM_Base_Start+0x66>
 800da6c:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800da70:	1a10      	subs	r0, r2, r0
 800da72:	fab0 f080 	clz	r0, r0
 800da76:	0940      	lsrs	r0, r0, #5
 800da78:	b198      	cbz	r0, 800daa2 <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800da7a:	6891      	ldr	r1, [r2, #8]
 800da7c:	4b10      	ldr	r3, [pc, #64]	; (800dac0 <HAL_TIM_Base_Start+0xac>)
 800da7e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da80:	2b06      	cmp	r3, #6
 800da82:	d00b      	beq.n	800da9c <HAL_TIM_Base_Start+0x88>
 800da84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da88:	d008      	beq.n	800da9c <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800da8a:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800da8c:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800da8e:	f043 0301 	orr.w	r3, r3, #1
 800da92:	6013      	str	r3, [r2, #0]
}
 800da94:	bc30      	pop	{r4, r5}
 800da96:	4770      	bx	lr
    return HAL_ERROR;
 800da98:	2001      	movs	r0, #1
}
 800da9a:	4770      	bx	lr
  return HAL_OK;
 800da9c:	2000      	movs	r0, #0
}
 800da9e:	bc30      	pop	{r4, r5}
 800daa0:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800daa2:	6813      	ldr	r3, [r2, #0]
 800daa4:	f043 0301 	orr.w	r3, r3, #1
 800daa8:	6013      	str	r3, [r2, #0]
 800daaa:	e7f3      	b.n	800da94 <HAL_TIM_Base_Start+0x80>
 800daac:	40010000 	.word	0x40010000
 800dab0:	40000800 	.word	0x40000800
 800dab4:	40000400 	.word	0x40000400
 800dab8:	40000c00 	.word	0x40000c00
 800dabc:	40010400 	.word	0x40010400
 800dac0:	00010007 	.word	0x00010007

0800dac4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800dac4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800dac8:	2b01      	cmp	r3, #1
 800daca:	d141      	bne.n	800db50 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dacc:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800dace:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dad0:	4b24      	ldr	r3, [pc, #144]	; (800db64 <HAL_TIM_Base_Start_IT+0xa0>)
 800dad2:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800dad6:	bf18      	it	ne
 800dad8:	429a      	cmpne	r2, r3
{
 800dada:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dadc:	bf0c      	ite	eq
 800dade:	2301      	moveq	r3, #1
 800dae0:	2300      	movne	r3, #0
 800dae2:	4d21      	ldr	r5, [pc, #132]	; (800db68 <HAL_TIM_Base_Start_IT+0xa4>)
 800dae4:	4c21      	ldr	r4, [pc, #132]	; (800db6c <HAL_TIM_Base_Start_IT+0xa8>)
 800dae6:	42aa      	cmp	r2, r5
 800dae8:	bf08      	it	eq
 800daea:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800daee:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800daf2:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800daf4:	42a2      	cmp	r2, r4
 800daf6:	bf08      	it	eq
 800daf8:	f043 0301 	orreq.w	r3, r3, #1
 800dafc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800db00:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db04:	481a      	ldr	r0, [pc, #104]	; (800db70 <HAL_TIM_Base_Start_IT+0xac>)
 800db06:	42a2      	cmp	r2, r4
 800db08:	bf08      	it	eq
 800db0a:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800db0e:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db10:	4282      	cmp	r2, r0
 800db12:	bf08      	it	eq
 800db14:	f043 0301 	orreq.w	r3, r3, #1
 800db18:	4916      	ldr	r1, [pc, #88]	; (800db74 <HAL_TIM_Base_Start_IT+0xb0>)
 800db1a:	428a      	cmp	r2, r1
 800db1c:	bf08      	it	eq
 800db1e:	f043 0301 	orreq.w	r3, r3, #1
 800db22:	b933      	cbnz	r3, 800db32 <HAL_TIM_Base_Start_IT+0x6e>
 800db24:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800db28:	1a10      	subs	r0, r2, r0
 800db2a:	fab0 f080 	clz	r0, r0
 800db2e:	0940      	lsrs	r0, r0, #5
 800db30:	b198      	cbz	r0, 800db5a <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db32:	6891      	ldr	r1, [r2, #8]
 800db34:	4b10      	ldr	r3, [pc, #64]	; (800db78 <HAL_TIM_Base_Start_IT+0xb4>)
 800db36:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db38:	2b06      	cmp	r3, #6
 800db3a:	d00b      	beq.n	800db54 <HAL_TIM_Base_Start_IT+0x90>
 800db3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800db40:	d008      	beq.n	800db54 <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800db42:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800db44:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800db46:	f043 0301 	orr.w	r3, r3, #1
 800db4a:	6013      	str	r3, [r2, #0]
}
 800db4c:	bc30      	pop	{r4, r5}
 800db4e:	4770      	bx	lr
    return HAL_ERROR;
 800db50:	2001      	movs	r0, #1
}
 800db52:	4770      	bx	lr
  return HAL_OK;
 800db54:	2000      	movs	r0, #0
}
 800db56:	bc30      	pop	{r4, r5}
 800db58:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800db5a:	6813      	ldr	r3, [r2, #0]
 800db5c:	f043 0301 	orr.w	r3, r3, #1
 800db60:	6013      	str	r3, [r2, #0]
 800db62:	e7f3      	b.n	800db4c <HAL_TIM_Base_Start_IT+0x88>
 800db64:	40010000 	.word	0x40010000
 800db68:	40000400 	.word	0x40000400
 800db6c:	40000800 	.word	0x40000800
 800db70:	40010400 	.word	0x40010400
 800db74:	40001800 	.word	0x40001800
 800db78:	00010007 	.word	0x00010007

0800db7c <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800db7c:	2800      	cmp	r0, #0
 800db7e:	f000 80cc 	beq.w	800dd1a <HAL_TIM_Encoder_Init+0x19e>
{
 800db82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800db84:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800db88:	4604      	mov	r4, r0
 800db8a:	460d      	mov	r5, r1
 800db8c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800db90:	2b00      	cmp	r3, #0
 800db92:	f000 809b 	beq.w	800dccc <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800db96:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800db98:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800db9a:	4a61      	ldr	r2, [pc, #388]	; (800dd20 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800db9c:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800dba4:	6899      	ldr	r1, [r3, #8]
 800dba6:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dbaa:	495e      	ldr	r1, [pc, #376]	; (800dd24 <HAL_TIM_Encoder_Init+0x1a8>)
 800dbac:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800dbb0:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800dbb2:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dbb4:	fab1 f181 	clz	r1, r1
 800dbb8:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800dbbc:	d02b      	beq.n	800dc16 <HAL_TIM_Encoder_Init+0x9a>
 800dbbe:	bb51      	cbnz	r1, 800dc16 <HAL_TIM_Encoder_Init+0x9a>
 800dbc0:	4859      	ldr	r0, [pc, #356]	; (800dd28 <HAL_TIM_Encoder_Init+0x1ac>)
 800dbc2:	4283      	cmp	r3, r0
 800dbc4:	f000 8087 	beq.w	800dcd6 <HAL_TIM_Encoder_Init+0x15a>
 800dbc8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800dbcc:	4283      	cmp	r3, r0
 800dbce:	f000 8082 	beq.w	800dcd6 <HAL_TIM_Encoder_Init+0x15a>
 800dbd2:	4e56      	ldr	r6, [pc, #344]	; (800dd2c <HAL_TIM_Encoder_Init+0x1b0>)
 800dbd4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800dbd8:	1b9e      	subs	r6, r3, r6
 800dbda:	4283      	cmp	r3, r0
 800dbdc:	fab6 f686 	clz	r6, r6
 800dbe0:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800dbe4:	f000 8081 	beq.w	800dcea <HAL_TIM_Encoder_Init+0x16e>
 800dbe8:	2e00      	cmp	r6, #0
 800dbea:	d17e      	bne.n	800dcea <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dbec:	4850      	ldr	r0, [pc, #320]	; (800dd30 <HAL_TIM_Encoder_Init+0x1b4>)
 800dbee:	4951      	ldr	r1, [pc, #324]	; (800dd34 <HAL_TIM_Encoder_Init+0x1b8>)
 800dbf0:	428b      	cmp	r3, r1
 800dbf2:	bf18      	it	ne
 800dbf4:	4283      	cmpne	r3, r0
 800dbf6:	f000 8082 	beq.w	800dcfe <HAL_TIM_Encoder_Init+0x182>
 800dbfa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800dbfe:	428b      	cmp	r3, r1
 800dc00:	d07d      	beq.n	800dcfe <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dc02:	69a1      	ldr	r1, [r4, #24]
 800dc04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800dc08:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dc0a:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800dc0c:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800dc0e:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dc10:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800dc12:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dc14:	e023      	b.n	800dc5e <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc16:	4e45      	ldr	r6, [pc, #276]	; (800dd2c <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dc18:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800dc1c:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc1e:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800dc20:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc22:	fab6 f686 	clz	r6, r6
 800dc26:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dc28:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800dc2a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dc2e:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dc30:	69a0      	ldr	r0, [r4, #24]
 800dc32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800dc36:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800dc38:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dc3a:	68e2      	ldr	r2, [r4, #12]
 800dc3c:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800dc3e:	6862      	ldr	r2, [r4, #4]
 800dc40:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dc42:	b951      	cbnz	r1, 800dc5a <HAL_TIM_Encoder_Init+0xde>
 800dc44:	b94e      	cbnz	r6, 800dc5a <HAL_TIM_Encoder_Init+0xde>
 800dc46:	493a      	ldr	r1, [pc, #232]	; (800dd30 <HAL_TIM_Encoder_Init+0x1b4>)
 800dc48:	4a3a      	ldr	r2, [pc, #232]	; (800dd34 <HAL_TIM_Encoder_Init+0x1b8>)
 800dc4a:	4293      	cmp	r3, r2
 800dc4c:	bf18      	it	ne
 800dc4e:	428b      	cmpne	r3, r1
 800dc50:	d003      	beq.n	800dc5a <HAL_TIM_Encoder_Init+0xde>
 800dc52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800dc56:	4293      	cmp	r3, r2
 800dc58:	d101      	bne.n	800dc5e <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800dc5a:	6962      	ldr	r2, [r4, #20]
 800dc5c:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dc5e:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800dc60:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800dc62:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dc64:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800dc68:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800dc6a:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800dc6c:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800dc70:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800dc72:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dc74:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800dc78:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800dc7a:	492f      	ldr	r1, [pc, #188]	; (800dd38 <HAL_TIM_Encoder_Init+0x1bc>)
 800dc7c:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800dc7e:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800dc80:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dc84:	68e9      	ldr	r1, [r5, #12]
 800dc86:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800dc88:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800dc8a:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dc8e:	6a29      	ldr	r1, [r5, #32]
 800dc90:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800dc94:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800dc96:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800dc98:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800dc9c:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800dc9e:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800dca2:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800dca4:	4825      	ldr	r0, [pc, #148]	; (800dd3c <HAL_TIM_Encoder_Init+0x1c0>)
 800dca6:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800dcaa:	4302      	orrs	r2, r0
  return HAL_OK;
 800dcac:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800dcae:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800dcb0:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dcb2:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dcb6:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dcba:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dcbe:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dcc2:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800dcc6:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800dcca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800dccc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800dcd0:	f7f8 ff76 	bl	8006bc0 <HAL_TIM_Encoder_MspInit>
 800dcd4:	e75f      	b.n	800db96 <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dcd6:	4e15      	ldr	r6, [pc, #84]	; (800dd2c <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dcd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800dcdc:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dcde:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800dce0:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dce2:	fab6 f686 	clz	r6, r6
 800dce6:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dce8:	e79e      	b.n	800dc28 <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800dcea:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dcec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800dcf0:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dcf2:	4813      	ldr	r0, [pc, #76]	; (800dd40 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dcf4:	4283      	cmp	r3, r0
 800dcf6:	d097      	beq.n	800dc28 <HAL_TIM_Encoder_Init+0xac>
 800dcf8:	2e00      	cmp	r6, #0
 800dcfa:	d195      	bne.n	800dc28 <HAL_TIM_Encoder_Init+0xac>
 800dcfc:	e776      	b.n	800dbec <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dcfe:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800dd00:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dd04:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dd06:	69a1      	ldr	r1, [r4, #24]
 800dd08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800dd0c:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dd0e:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800dd10:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800dd12:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dd14:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800dd16:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dd18:	e795      	b.n	800dc46 <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800dd1a:	2001      	movs	r0, #1
}
 800dd1c:	4770      	bx	lr
 800dd1e:	bf00      	nop
 800dd20:	fffebff8 	.word	0xfffebff8
 800dd24:	40010000 	.word	0x40010000
 800dd28:	40000400 	.word	0x40000400
 800dd2c:	40010400 	.word	0x40010400
 800dd30:	40014000 	.word	0x40014000
 800dd34:	40014400 	.word	0x40014400
 800dd38:	fffffcfc 	.word	0xfffffcfc
 800dd3c:	ffff0303 	.word	0xffff0303
 800dd40:	40000c00 	.word	0x40000c00

0800dd44 <HAL_TIM_Encoder_Start>:
{
 800dd44:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800dd46:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800dd4a:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800dd4e:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800dd52:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800dd54:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800dd58:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800dd5a:	b9c1      	cbnz	r1, 800dd8e <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800dd5c:	2b01      	cmp	r3, #1
 800dd5e:	d123      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
 800dd60:	2a01      	cmp	r2, #1
 800dd62:	d121      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800dd64:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd66:	2302      	movs	r3, #2
 800dd68:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800dd6c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dd70:	6a13      	ldr	r3, [r2, #32]
 800dd72:	f023 0301 	bic.w	r3, r3, #1
 800dd76:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dd78:	6a13      	ldr	r3, [r2, #32]
 800dd7a:	f043 0301 	orr.w	r3, r3, #1
 800dd7e:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800dd80:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800dd82:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800dd84:	f043 0301 	orr.w	r3, r3, #1
 800dd88:	6013      	str	r3, [r2, #0]
}
 800dd8a:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800dd8e:	2904      	cmp	r1, #4
 800dd90:	fa5f fc8c 	uxtb.w	ip, ip
 800dd94:	fa5f fe8e 	uxtb.w	lr, lr
 800dd98:	d027      	beq.n	800ddea <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800dd9a:	2b01      	cmp	r3, #1
 800dd9c:	d104      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
 800dd9e:	f1bc 0f01 	cmp.w	ip, #1
 800dda2:	d101      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800dda4:	2a01      	cmp	r2, #1
 800dda6:	d002      	beq.n	800ddae <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800dda8:	2001      	movs	r0, #1
}
 800ddaa:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ddae:	f1be 0f01 	cmp.w	lr, #1
 800ddb2:	d1f9      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddb4:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ddb6:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddb8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddbc:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddc0:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddc4:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800ddc8:	6a13      	ldr	r3, [r2, #32]
 800ddca:	f023 0301 	bic.w	r3, r3, #1
 800ddce:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ddd0:	6a13      	ldr	r3, [r2, #32]
 800ddd2:	f043 0301 	orr.w	r3, r3, #1
 800ddd6:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800ddd8:	6a13      	ldr	r3, [r2, #32]
 800ddda:	f023 0310 	bic.w	r3, r3, #16
 800ddde:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dde0:	6a13      	ldr	r3, [r2, #32]
 800dde2:	f043 0310 	orr.w	r3, r3, #16
 800dde6:	6213      	str	r3, [r2, #32]
}
 800dde8:	e7ca      	b.n	800dd80 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ddea:	f1bc 0f01 	cmp.w	ip, #1
 800ddee:	d1db      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
 800ddf0:	f1be 0f01 	cmp.w	lr, #1
 800ddf4:	d1d8      	bne.n	800dda8 <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddf6:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ddf8:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddfa:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ddfe:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800de02:	e7e9      	b.n	800ddd8 <HAL_TIM_Encoder_Start+0x94>

0800de04 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800de04:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800de08:	2b01      	cmp	r3, #1
 800de0a:	f000 8081 	beq.w	800df10 <HAL_TIM_ConfigClockSource+0x10c>
 800de0e:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800de10:	2302      	movs	r3, #2
{
 800de12:	b430      	push	{r4, r5}
  tmpsmcr = htim->Instance->SMCR;
 800de14:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800de16:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800de18:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800de1c:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de20:	4b5a      	ldr	r3, [pc, #360]	; (800df8c <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800de22:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de24:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800de26:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800de28:	680b      	ldr	r3, [r1, #0]
 800de2a:	2b70      	cmp	r3, #112	; 0x70
 800de2c:	f000 809c 	beq.w	800df68 <HAL_TIM_ConfigClockSource+0x164>
 800de30:	d825      	bhi.n	800de7e <HAL_TIM_ConfigClockSource+0x7a>
 800de32:	2b50      	cmp	r3, #80	; 0x50
 800de34:	d06e      	beq.n	800df14 <HAL_TIM_ConfigClockSource+0x110>
 800de36:	d939      	bls.n	800deac <HAL_TIM_ConfigClockSource+0xa8>
 800de38:	2b60      	cmp	r3, #96	; 0x60
 800de3a:	d118      	bne.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800de3c:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800de3e:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800de40:	f023 0310 	bic.w	r3, r3, #16
                               sClockSourceConfig->ClockFilter);
 800de44:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800de46:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800de48:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800de4a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800de4e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800de52:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800de54:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800de58:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800de5a:	4b4d      	ldr	r3, [pc, #308]	; (800df90 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800de5c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  HAL_StatusTypeDef status = HAL_OK;
 800de60:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 800de62:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800de64:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800de66:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de68:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800de6c:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800de6e:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800de70:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800de72:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800de76:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800de7a:	bc30      	pop	{r4, r5}
 800de7c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800de7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de82:	d060      	beq.n	800df46 <HAL_TIM_ConfigClockSource+0x142>
 800de84:	d933      	bls.n	800deee <HAL_TIM_ConfigClockSource+0xea>
 800de86:	4943      	ldr	r1, [pc, #268]	; (800df94 <HAL_TIM_ConfigClockSource+0x190>)
 800de88:	428b      	cmp	r3, r1
 800de8a:	d006      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x96>
 800de8c:	d929      	bls.n	800dee2 <HAL_TIM_ConfigClockSource+0xde>
 800de8e:	4942      	ldr	r1, [pc, #264]	; (800df98 <HAL_TIM_ConfigClockSource+0x194>)
 800de90:	428b      	cmp	r3, r1
 800de92:	d002      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x96>
 800de94:	3110      	adds	r1, #16
 800de96:	428b      	cmp	r3, r1
 800de98:	d1e9      	bne.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800de9a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800de9c:	493c      	ldr	r1, [pc, #240]	; (800df90 <HAL_TIM_ConfigClockSource+0x18c>)
 800de9e:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800dea0:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dea2:	4319      	orrs	r1, r3
 800dea4:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 800dea8:	60a1      	str	r1, [r4, #8]
}
 800deaa:	e7e0      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800deac:	2b40      	cmp	r3, #64	; 0x40
 800deae:	d123      	bne.n	800def8 <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800deb0:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800deb2:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800deb4:	68cd      	ldr	r5, [r1, #12]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800deb6:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800deba:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= TIM_ICPolarity;
 800debc:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800debe:	4b34      	ldr	r3, [pc, #208]	; (800df90 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dec0:	f021 0101 	bic.w	r1, r1, #1
 800dec4:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dec6:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dec8:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800decc:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800ded0:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800ded2:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800ded4:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800ded6:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800ded8:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800deda:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800dede:	60a3      	str	r3, [r4, #8]
}
 800dee0:	e7c5      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800dee2:	f023 0110 	bic.w	r1, r3, #16
 800dee6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800deea:	d1c0      	bne.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
 800deec:	e7d5      	b.n	800de9a <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800deee:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800def2:	bf18      	it	ne
 800def4:	2001      	movne	r0, #1
 800def6:	e7ba      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800def8:	d8b9      	bhi.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
 800defa:	2b20      	cmp	r3, #32
 800defc:	d0cd      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x96>
 800defe:	d903      	bls.n	800df08 <HAL_TIM_ConfigClockSource+0x104>
 800df00:	2b30      	cmp	r3, #48	; 0x30
 800df02:	d0ca      	beq.n	800de9a <HAL_TIM_ConfigClockSource+0x96>
 800df04:	2001      	movs	r0, #1
 800df06:	e7b2      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
 800df08:	f033 0110 	bics.w	r1, r3, #16
 800df0c:	d1af      	bne.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
 800df0e:	e7c4      	b.n	800de9a <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800df10:	2002      	movs	r0, #2
}
 800df12:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800df14:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800df16:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800df18:	68cd      	ldr	r5, [r1, #12]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800df1a:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df1e:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= TIM_ICPolarity;
 800df20:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800df22:	4b1b      	ldr	r3, [pc, #108]	; (800df90 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df24:	f021 0101 	bic.w	r1, r1, #1
 800df28:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800df2a:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800df2c:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800df30:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800df34:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800df36:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800df38:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800df3a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800df3c:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800df3e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800df42:	60a3      	str	r3, [r4, #8]
}
 800df44:	e793      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df46:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800df4a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df4c:	432b      	orrs	r3, r5
 800df4e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df50:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800df54:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df56:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800df5a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800df5c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800df5e:	68a3      	ldr	r3, [r4, #8]
 800df60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800df64:	60a3      	str	r3, [r4, #8]
      break;
 800df66:	e782      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df68:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800df6c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df6e:	432b      	orrs	r3, r5
 800df70:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df72:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800df76:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df78:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800df7c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800df7e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800df80:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800df82:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800df86:	60a3      	str	r3, [r4, #8]
      break;
 800df88:	e771      	b.n	800de6e <HAL_TIM_ConfigClockSource+0x6a>
 800df8a:	bf00      	nop
 800df8c:	ffce0088 	.word	0xffce0088
 800df90:	ffcfff8f 	.word	0xffcfff8f
 800df94:	00100020 	.word	0x00100020
 800df98:	00100030 	.word	0x00100030

0800df9c <HAL_TIM_OC_DelayElapsedCallback>:
 800df9c:	4770      	bx	lr
 800df9e:	bf00      	nop

0800dfa0 <HAL_TIM_IC_CaptureCallback>:
 800dfa0:	4770      	bx	lr
 800dfa2:	bf00      	nop

0800dfa4 <HAL_TIM_PWM_PulseFinishedCallback>:
 800dfa4:	4770      	bx	lr
 800dfa6:	bf00      	nop

0800dfa8 <HAL_TIM_TriggerCallback>:
 800dfa8:	4770      	bx	lr
 800dfaa:	bf00      	nop

0800dfac <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dfac:	6803      	ldr	r3, [r0, #0]
 800dfae:	691a      	ldr	r2, [r3, #16]
 800dfb0:	0791      	lsls	r1, r2, #30
{
 800dfb2:	b510      	push	{r4, lr}
 800dfb4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dfb6:	d502      	bpl.n	800dfbe <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800dfb8:	68da      	ldr	r2, [r3, #12]
 800dfba:	0792      	lsls	r2, r2, #30
 800dfbc:	d468      	bmi.n	800e090 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800dfbe:	691a      	ldr	r2, [r3, #16]
 800dfc0:	0752      	lsls	r2, r2, #29
 800dfc2:	d502      	bpl.n	800dfca <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800dfc4:	68da      	ldr	r2, [r3, #12]
 800dfc6:	0750      	lsls	r0, r2, #29
 800dfc8:	d44f      	bmi.n	800e06a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dfca:	691a      	ldr	r2, [r3, #16]
 800dfcc:	0711      	lsls	r1, r2, #28
 800dfce:	d502      	bpl.n	800dfd6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dfd0:	68da      	ldr	r2, [r3, #12]
 800dfd2:	0712      	lsls	r2, r2, #28
 800dfd4:	d437      	bmi.n	800e046 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dfd6:	691a      	ldr	r2, [r3, #16]
 800dfd8:	06d0      	lsls	r0, r2, #27
 800dfda:	d502      	bpl.n	800dfe2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dfdc:	68da      	ldr	r2, [r3, #12]
 800dfde:	06d1      	lsls	r1, r2, #27
 800dfe0:	d41e      	bmi.n	800e020 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dfe2:	691a      	ldr	r2, [r3, #16]
 800dfe4:	07d2      	lsls	r2, r2, #31
 800dfe6:	d502      	bpl.n	800dfee <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dfe8:	68da      	ldr	r2, [r3, #12]
 800dfea:	07d0      	lsls	r0, r2, #31
 800dfec:	d469      	bmi.n	800e0c2 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dfee:	691a      	ldr	r2, [r3, #16]
 800dff0:	0611      	lsls	r1, r2, #24
 800dff2:	d502      	bpl.n	800dffa <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dff4:	68da      	ldr	r2, [r3, #12]
 800dff6:	0612      	lsls	r2, r2, #24
 800dff8:	d46b      	bmi.n	800e0d2 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dffa:	691a      	ldr	r2, [r3, #16]
 800dffc:	05d0      	lsls	r0, r2, #23
 800dffe:	d502      	bpl.n	800e006 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e000:	68da      	ldr	r2, [r3, #12]
 800e002:	0611      	lsls	r1, r2, #24
 800e004:	d46d      	bmi.n	800e0e2 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e006:	691a      	ldr	r2, [r3, #16]
 800e008:	0652      	lsls	r2, r2, #25
 800e00a:	d502      	bpl.n	800e012 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e00c:	68da      	ldr	r2, [r3, #12]
 800e00e:	0650      	lsls	r0, r2, #25
 800e010:	d46f      	bmi.n	800e0f2 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e012:	691a      	ldr	r2, [r3, #16]
 800e014:	0691      	lsls	r1, r2, #26
 800e016:	d502      	bpl.n	800e01e <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e018:	68da      	ldr	r2, [r3, #12]
 800e01a:	0692      	lsls	r2, r2, #26
 800e01c:	d449      	bmi.n	800e0b2 <HAL_TIM_IRQHandler+0x106>
}
 800e01e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e020:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e024:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800e026:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e028:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e02a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e02c:	69db      	ldr	r3, [r3, #28]
 800e02e:	f413 7f40 	tst.w	r3, #768	; 0x300
 800e032:	d16f      	bne.n	800e114 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e034:	f7ff ffb2 	bl	800df9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e038:	4620      	mov	r0, r4
 800e03a:	f7ff ffb3 	bl	800dfa4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e03e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e040:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e042:	7722      	strb	r2, [r4, #28]
 800e044:	e7cd      	b.n	800dfe2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e046:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e04a:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800e04c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e04e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e050:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e052:	69db      	ldr	r3, [r3, #28]
 800e054:	079b      	lsls	r3, r3, #30
 800e056:	d15a      	bne.n	800e10e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e058:	f7ff ffa0 	bl	800df9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e05c:	4620      	mov	r0, r4
 800e05e:	f7ff ffa1 	bl	800dfa4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e062:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e064:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e066:	7722      	strb	r2, [r4, #28]
 800e068:	e7b5      	b.n	800dfd6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e06a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e06e:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800e070:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e072:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e074:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e076:	699b      	ldr	r3, [r3, #24]
 800e078:	f413 7f40 	tst.w	r3, #768	; 0x300
 800e07c:	d144      	bne.n	800e108 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e07e:	f7ff ff8d 	bl	800df9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e082:	4620      	mov	r0, r4
 800e084:	f7ff ff8e 	bl	800dfa4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e088:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e08a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e08c:	7722      	strb	r2, [r4, #28]
 800e08e:	e79c      	b.n	800dfca <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e090:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e094:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e096:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e098:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e09a:	699b      	ldr	r3, [r3, #24]
 800e09c:	0799      	lsls	r1, r3, #30
 800e09e:	d130      	bne.n	800e102 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e0a0:	f7ff ff7c 	bl	800df9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e0a4:	4620      	mov	r0, r4
 800e0a6:	f7ff ff7d 	bl	800dfa4 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0aa:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e0ac:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0ae:	7722      	strb	r2, [r4, #28]
 800e0b0:	e785      	b.n	800dfbe <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e0b2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800e0b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e0b8:	611a      	str	r2, [r3, #16]
}
 800e0ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800e0be:	f000 b887 	b.w	800e1d0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e0c2:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800e0c6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e0c8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800e0ca:	f7f6 fd4b 	bl	8004b64 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e0ce:	6823      	ldr	r3, [r4, #0]
 800e0d0:	e78d      	b.n	800dfee <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e0d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800e0d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e0d8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800e0da:	f000 f87b 	bl	800e1d4 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e0de:	6823      	ldr	r3, [r4, #0]
 800e0e0:	e78b      	b.n	800dffa <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e0e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800e0e6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e0e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800e0ea:	f000 f875 	bl	800e1d8 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	e789      	b.n	800e006 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e0f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800e0f6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e0f8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800e0fa:	f7ff ff55 	bl	800dfa8 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e0fe:	6823      	ldr	r3, [r4, #0]
 800e100:	e787      	b.n	800e012 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800e102:	f7ff ff4d 	bl	800dfa0 <HAL_TIM_IC_CaptureCallback>
 800e106:	e7d0      	b.n	800e0aa <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800e108:	f7ff ff4a 	bl	800dfa0 <HAL_TIM_IC_CaptureCallback>
 800e10c:	e7bc      	b.n	800e088 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800e10e:	f7ff ff47 	bl	800dfa0 <HAL_TIM_IC_CaptureCallback>
 800e112:	e7a6      	b.n	800e062 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800e114:	f7ff ff44 	bl	800dfa0 <HAL_TIM_IC_CaptureCallback>
 800e118:	e791      	b.n	800e03e <HAL_TIM_IRQHandler+0x92>
 800e11a:	bf00      	nop

0800e11c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e11c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800e120:	2b01      	cmp	r3, #1
 800e122:	d04b      	beq.n	800e1bc <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e124:	6803      	ldr	r3, [r0, #0]
 800e126:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800e128:	2002      	movs	r0, #2
{
 800e12a:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e12c:	4d24      	ldr	r5, [pc, #144]	; (800e1c0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800e12e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e132:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800e134:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800e136:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e138:	d029      	beq.n	800e18e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800e13a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800e13e:	42ab      	cmp	r3, r5
 800e140:	d025      	beq.n	800e18e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e142:	4d20      	ldr	r5, [pc, #128]	; (800e1c4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800e144:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e148:	42ab      	cmp	r3, r5
 800e14a:	bf18      	it	ne
 800e14c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800e150:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800e154:	bf0c      	ite	eq
 800e156:	f04f 0c01 	moveq.w	ip, #1
 800e15a:	f04f 0c00 	movne.w	ip, #0
 800e15e:	42ab      	cmp	r3, r5
 800e160:	bf08      	it	eq
 800e162:	f04c 0c01 	orreq.w	ip, ip, #1
 800e166:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800e16a:	42ab      	cmp	r3, r5
 800e16c:	bf08      	it	eq
 800e16e:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e172:	680d      	ldr	r5, [r1, #0]
 800e174:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e176:	4d14      	ldr	r5, [pc, #80]	; (800e1c8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800e178:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e17a:	42ab      	cmp	r3, r5
 800e17c:	bf14      	ite	ne
 800e17e:	4660      	movne	r0, ip
 800e180:	f04c 0001 	orreq.w	r0, ip, #1
 800e184:	b960      	cbnz	r0, 800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800e186:	4811      	ldr	r0, [pc, #68]	; (800e1cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800e188:	4283      	cmp	r3, r0
 800e18a:	d009      	beq.n	800e1a0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800e18c:	e00d      	b.n	800e1aa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e18e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e190:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e194:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e196:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800e198:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e19c:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800e19e:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e1a0:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e1a2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e1a6:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e1a8:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800e1aa:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800e1ac:	2101      	movs	r1, #1

  return HAL_OK;
 800e1ae:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800e1b0:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e1b4:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800e1b8:	bc30      	pop	{r4, r5}
 800e1ba:	4770      	bx	lr
  __HAL_LOCK(htim);
 800e1bc:	2002      	movs	r0, #2
}
 800e1be:	4770      	bx	lr
 800e1c0:	40010000 	.word	0x40010000
 800e1c4:	40000400 	.word	0x40000400
 800e1c8:	40001800 	.word	0x40001800
 800e1cc:	40014000 	.word	0x40014000

0800e1d0 <HAL_TIMEx_CommutCallback>:
 800e1d0:	4770      	bx	lr
 800e1d2:	bf00      	nop

0800e1d4 <HAL_TIMEx_BreakCallback>:
 800e1d4:	4770      	bx	lr
 800e1d6:	bf00      	nop

0800e1d8 <HAL_TIMEx_Break2Callback>:
 800e1d8:	4770      	bx	lr
 800e1da:	bf00      	nop

0800e1dc <HAL_UART_TxCpltCallback>:
 800e1dc:	4770      	bx	lr
 800e1de:	bf00      	nop

0800e1e0 <HAL_UART_ErrorCallback>:
 800e1e0:	4770      	bx	lr
 800e1e2:	bf00      	nop

0800e1e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e1e4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e1e6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800e1ee:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e1f2:	f7ff fff5 	bl	800e1e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e1f6:	bd08      	pop	{r3, pc}

0800e1f8 <HAL_UARTEx_RxEventCallback>:
}
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop

0800e1fc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e1fc:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e1fe:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e202:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e204:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 800e206:	ea12 0f0c 	tst.w	r2, ip
{
 800e20a:	b570      	push	{r4, r5, r6, lr}
 800e20c:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e20e:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800e210:	f000 8122 	beq.w	800e458 <HAL_UART_IRQHandler+0x25c>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e214:	48b1      	ldr	r0, [pc, #708]	; (800e4dc <HAL_UART_IRQHandler+0x2e0>)
 800e216:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e21a:	48b1      	ldr	r0, [pc, #708]	; (800e4e0 <HAL_UART_IRQHandler+0x2e4>)
 800e21c:	4008      	ands	r0, r1
 800e21e:	ea50 000c 	orrs.w	r0, r0, ip
 800e222:	f040 8089 	bne.w	800e338 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e226:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800e228:	2801      	cmp	r0, #1
 800e22a:	d022      	beq.n	800e272 <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e22c:	02d6      	lsls	r6, r2, #11
 800e22e:	d502      	bpl.n	800e236 <HAL_UART_IRQHandler+0x3a>
 800e230:	0268      	lsls	r0, r5, #9
 800e232:	f100 813a 	bmi.w	800e4aa <HAL_UART_IRQHandler+0x2ae>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e236:	0616      	lsls	r6, r2, #24
 800e238:	d506      	bpl.n	800e248 <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e23a:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e23e:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e242:	4328      	orrs	r0, r5
 800e244:	f040 8129 	bne.w	800e49a <HAL_UART_IRQHandler+0x29e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e248:	0650      	lsls	r0, r2, #25
 800e24a:	d567      	bpl.n	800e31c <HAL_UART_IRQHandler+0x120>
 800e24c:	064e      	lsls	r6, r1, #25
 800e24e:	d565      	bpl.n	800e31c <HAL_UART_IRQHandler+0x120>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e250:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e254:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e258:	e843 2100 	strex	r1, r2, [r3]
 800e25c:	2900      	cmp	r1, #0
 800e25e:	d1f7      	bne.n	800e250 <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e260:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e262:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e264:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800e266:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->TxISR = NULL;
 800e26a:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800e26c:	f7ff ffb6 	bl	800e1dc <HAL_UART_TxCpltCallback>
}
 800e270:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e272:	06d6      	lsls	r6, r2, #27
 800e274:	d5da      	bpl.n	800e22c <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e276:	06c8      	lsls	r0, r1, #27
 800e278:	d5d8      	bpl.n	800e22c <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e27a:	2210      	movs	r2, #16
 800e27c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e27e:	689a      	ldr	r2, [r3, #8]
 800e280:	0652      	lsls	r2, r2, #25
 800e282:	f140 813c 	bpl.w	800e4fe <HAL_UART_IRQHandler+0x302>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e286:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800e28a:	6801      	ldr	r1, [r0, #0]
 800e28c:	684a      	ldr	r2, [r1, #4]
 800e28e:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800e290:	2a00      	cmp	r2, #0
 800e292:	d0ed      	beq.n	800e270 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e294:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800e298:	4291      	cmp	r1, r2
 800e29a:	d9e9      	bls.n	800e270 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800e29c:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800e2a0:	69c2      	ldr	r2, [r0, #28]
 800e2a2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800e2a6:	d02f      	beq.n	800e308 <HAL_UART_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e2ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b0:	e843 2100 	strex	r1, r2, [r3]
 800e2b4:	2900      	cmp	r1, #0
 800e2b6:	d1f7      	bne.n	800e2a8 <HAL_UART_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2b8:	f103 0208 	add.w	r2, r3, #8
 800e2bc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2c0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c4:	f103 0508 	add.w	r5, r3, #8
 800e2c8:	e845 2100 	strex	r1, r2, [r5]
 800e2cc:	2900      	cmp	r1, #0
 800e2ce:	d1f3      	bne.n	800e2b8 <HAL_UART_IRQHandler+0xbc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2d0:	f103 0208 	add.w	r2, r3, #8
 800e2d4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e2d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2dc:	f103 0508 	add.w	r5, r3, #8
 800e2e0:	e845 2100 	strex	r1, r2, [r5]
 800e2e4:	2900      	cmp	r1, #0
 800e2e6:	d1f3      	bne.n	800e2d0 <HAL_UART_IRQHandler+0xd4>
          huart->RxState = HAL_UART_STATE_READY;
 800e2e8:	2220      	movs	r2, #32
 800e2ea:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2ee:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f0:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2f4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2f8:	e843 2100 	strex	r1, r2, [r3]
 800e2fc:	2900      	cmp	r1, #0
 800e2fe:	d1f7      	bne.n	800e2f0 <HAL_UART_IRQHandler+0xf4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e300:	f7fb fa1e 	bl	8009740 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e304:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e308:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e30a:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e30c:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e30e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800e312:	1ac9      	subs	r1, r1, r3
 800e314:	b289      	uxth	r1, r1
 800e316:	f7ff ff6f 	bl	800e1f8 <HAL_UARTEx_RxEventCallback>
}
 800e31a:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e31c:	0215      	lsls	r5, r2, #8
 800e31e:	d502      	bpl.n	800e326 <HAL_UART_IRQHandler+0x12a>
 800e320:	0048      	lsls	r0, r1, #1
 800e322:	f100 80e7 	bmi.w	800e4f4 <HAL_UART_IRQHandler+0x2f8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e326:	01d3      	lsls	r3, r2, #7
 800e328:	d5a2      	bpl.n	800e270 <HAL_UART_IRQHandler+0x74>
 800e32a:	2900      	cmp	r1, #0
 800e32c:	daa0      	bge.n	800e270 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e32e:	4620      	mov	r0, r4
}
 800e330:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e334:	f000 bd78 	b.w	800ee28 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e338:	07d0      	lsls	r0, r2, #31
 800e33a:	d509      	bpl.n	800e350 <HAL_UART_IRQHandler+0x154>
 800e33c:	05ce      	lsls	r6, r1, #23
 800e33e:	d507      	bpl.n	800e350 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e340:	2001      	movs	r0, #1
 800e342:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e344:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e348:	f040 0001 	orr.w	r0, r0, #1
 800e34c:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e350:	0790      	lsls	r0, r2, #30
 800e352:	f140 8093 	bpl.w	800e47c <HAL_UART_IRQHandler+0x280>
 800e356:	07ee      	lsls	r6, r5, #31
 800e358:	d50a      	bpl.n	800e370 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e35a:	2002      	movs	r0, #2
 800e35c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e35e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e362:	f040 0004 	orr.w	r0, r0, #4
 800e366:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e36a:	0750      	lsls	r0, r2, #29
 800e36c:	f100 808c 	bmi.w	800e488 <HAL_UART_IRQHandler+0x28c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e370:	0716      	lsls	r6, r2, #28
 800e372:	d50c      	bpl.n	800e38e <HAL_UART_IRQHandler+0x192>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e374:	f001 0020 	and.w	r0, r1, #32
 800e378:	ea50 000c 	orrs.w	r0, r0, ip
 800e37c:	d007      	beq.n	800e38e <HAL_UART_IRQHandler+0x192>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e37e:	2008      	movs	r0, #8
 800e380:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e382:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e386:	f040 0008 	orr.w	r0, r0, #8
 800e38a:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e38e:	0510      	lsls	r0, r2, #20
 800e390:	d50a      	bpl.n	800e3a8 <HAL_UART_IRQHandler+0x1ac>
 800e392:	014e      	lsls	r6, r1, #5
 800e394:	d508      	bpl.n	800e3a8 <HAL_UART_IRQHandler+0x1ac>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e396:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800e39a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e39c:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e3a0:	f040 0020 	orr.w	r0, r0, #32
 800e3a4:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e3a8:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	f43f af5f 	beq.w	800e270 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e3b2:	0690      	lsls	r0, r2, #26
 800e3b4:	d50a      	bpl.n	800e3cc <HAL_UART_IRQHandler+0x1d0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e3b6:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e3ba:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 800e3be:	4329      	orrs	r1, r5
 800e3c0:	d004      	beq.n	800e3cc <HAL_UART_IRQHandler+0x1d0>
        if (huart->RxISR != NULL)
 800e3c2:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800e3c4:	b112      	cbz	r2, 800e3cc <HAL_UART_IRQHandler+0x1d0>
          huart->RxISR(huart);
 800e3c6:	4620      	mov	r0, r4
 800e3c8:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e3ca:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800e3cc:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e3d0:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e3d2:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e3d6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800e3da:	ea52 0501 	orrs.w	r5, r2, r1
 800e3de:	f000 80c4 	beq.w	800e56a <HAL_UART_IRQHandler+0x36e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3e2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e3e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3ea:	e843 2100 	strex	r1, r2, [r3]
 800e3ee:	2900      	cmp	r1, #0
 800e3f0:	d1f7      	bne.n	800e3e2 <HAL_UART_IRQHandler+0x1e6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e3f2:	483c      	ldr	r0, [pc, #240]	; (800e4e4 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3f4:	f103 0208 	add.w	r2, r3, #8
 800e3f8:	e852 2f00 	ldrex	r2, [r2]
 800e3fc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3fe:	f103 0508 	add.w	r5, r3, #8
 800e402:	e845 2100 	strex	r1, r2, [r5]
 800e406:	2900      	cmp	r1, #0
 800e408:	d1f4      	bne.n	800e3f4 <HAL_UART_IRQHandler+0x1f8>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e40a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e40c:	2a01      	cmp	r2, #1
 800e40e:	d054      	beq.n	800e4ba <HAL_UART_IRQHandler+0x2be>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e410:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e412:	2120      	movs	r1, #32
 800e414:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e418:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e41a:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800e41c:	6762      	str	r2, [r4, #116]	; 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e41e:	064a      	lsls	r2, r1, #25
 800e420:	d564      	bpl.n	800e4ec <HAL_UART_IRQHandler+0x2f0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e422:	f103 0208 	add.w	r2, r3, #8
 800e426:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e42a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e42e:	f103 0008 	add.w	r0, r3, #8
 800e432:	e840 2100 	strex	r1, r2, [r0]
 800e436:	2900      	cmp	r1, #0
 800e438:	d1f3      	bne.n	800e422 <HAL_UART_IRQHandler+0x226>
          if (huart->hdmarx != NULL)
 800e43a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800e43e:	2800      	cmp	r0, #0
 800e440:	d054      	beq.n	800e4ec <HAL_UART_IRQHandler+0x2f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e442:	4b29      	ldr	r3, [pc, #164]	; (800e4e8 <HAL_UART_IRQHandler+0x2ec>)
 800e444:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e446:	f7fb faf3 	bl	8009a30 <HAL_DMA_Abort_IT>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	f43f af10 	beq.w	800e270 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e450:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800e454:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800e456:	e00e      	b.n	800e476 <HAL_UART_IRQHandler+0x27a>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e458:	0696      	lsls	r6, r2, #26
 800e45a:	f57f aee4 	bpl.w	800e226 <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e45e:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e462:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 800e466:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800e46a:	f43f aedc 	beq.w	800e226 <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800e46e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800e470:	2b00      	cmp	r3, #0
 800e472:	f43f aefd 	beq.w	800e270 <HAL_UART_IRQHandler+0x74>
}
 800e476:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e47a:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e47c:	0756      	lsls	r6, r2, #29
 800e47e:	f57f af77 	bpl.w	800e370 <HAL_UART_IRQHandler+0x174>
 800e482:	07e8      	lsls	r0, r5, #31
 800e484:	f57f af74 	bpl.w	800e370 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e488:	2004      	movs	r0, #4
 800e48a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e48c:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800e490:	f040 0002 	orr.w	r0, r0, #2
 800e494:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
 800e498:	e76a      	b.n	800e370 <HAL_UART_IRQHandler+0x174>
    if (huart->TxISR != NULL)
 800e49a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f43f aee7 	beq.w	800e270 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800e4a2:	4620      	mov	r0, r4
}
 800e4a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800e4a8:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e4aa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800e4ae:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e4b0:	621a      	str	r2, [r3, #32]
}
 800e4b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800e4b6:	f000 bcb5 	b.w	800ee24 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ba:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4be:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4c2:	e843 2100 	strex	r1, r2, [r3]
 800e4c6:	2900      	cmp	r1, #0
 800e4c8:	d0a2      	beq.n	800e410 <HAL_UART_IRQHandler+0x214>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ca:	e853 2f00 	ldrex	r2, [r3]
 800e4ce:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d2:	e843 2100 	strex	r1, r2, [r3]
 800e4d6:	2900      	cmp	r1, #0
 800e4d8:	d1ef      	bne.n	800e4ba <HAL_UART_IRQHandler+0x2be>
 800e4da:	e799      	b.n	800e410 <HAL_UART_IRQHandler+0x214>
 800e4dc:	10000001 	.word	0x10000001
 800e4e0:	04000120 	.word	0x04000120
 800e4e4:	effffffe 	.word	0xeffffffe
 800e4e8:	0800e1e5 	.word	0x0800e1e5
            HAL_UART_ErrorCallback(huart);
 800e4ec:	4620      	mov	r0, r4
 800e4ee:	f7ff fe77 	bl	800e1e0 <HAL_UART_ErrorCallback>
}
 800e4f2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e4f4:	4620      	mov	r0, r4
}
 800e4f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e4fa:	f000 bc97 	b.w	800ee2c <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e4fe:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800e502:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800e506:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e50a:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800e50c:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e50e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800e510:	2a00      	cmp	r2, #0
 800e512:	f43f aead 	beq.w	800e270 <HAL_UART_IRQHandler+0x74>
 800e516:	2900      	cmp	r1, #0
 800e518:	f43f aeaa 	beq.w	800e270 <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e51c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e520:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e524:	e843 2000 	strex	r0, r2, [r3]
 800e528:	2800      	cmp	r0, #0
 800e52a:	d1f7      	bne.n	800e51c <HAL_UART_IRQHandler+0x320>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e52c:	4d12      	ldr	r5, [pc, #72]	; (800e578 <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e52e:	f103 0208 	add.w	r2, r3, #8
 800e532:	e852 2f00 	ldrex	r2, [r2]
 800e536:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e538:	f103 0c08 	add.w	ip, r3, #8
 800e53c:	e84c 2000 	strex	r0, r2, [ip]
 800e540:	2800      	cmp	r0, #0
 800e542:	d1f4      	bne.n	800e52e <HAL_UART_IRQHandler+0x332>
        huart->RxState = HAL_UART_STATE_READY;
 800e544:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800e546:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800e548:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e54c:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e54e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e552:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e556:	e843 2000 	strex	r0, r2, [r3]
 800e55a:	2800      	cmp	r0, #0
 800e55c:	d1f7      	bne.n	800e54e <HAL_UART_IRQHandler+0x352>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e55e:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e560:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e562:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e564:	f7ff fe48 	bl	800e1f8 <HAL_UARTEx_RxEventCallback>
}
 800e568:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800e56a:	4620      	mov	r0, r4
 800e56c:	f7ff fe38 	bl	800e1e0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e570:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800e574:	bd70      	pop	{r4, r5, r6, pc}
 800e576:	bf00      	nop
 800e578:	effffffe 	.word	0xeffffffe

0800e57c <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e57c:	6901      	ldr	r1, [r0, #16]
 800e57e:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800e580:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e582:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e584:	49c0      	ldr	r1, [pc, #768]	; (800e888 <UART_SetConfig+0x30c>)
{
 800e586:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e588:	6945      	ldr	r5, [r0, #20]
{
 800e58a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e58c:	69c0      	ldr	r0, [r0, #28]
{
 800e58e:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e590:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e592:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e594:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e596:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e598:	4dbc      	ldr	r5, [pc, #752]	; (800e88c <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e59a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e59c:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e59e:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e5a0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e5a2:	685a      	ldr	r2, [r3, #4]
 800e5a4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800e5a8:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e5ac:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e5ae:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e5b0:	f000 80e0 	beq.w	800e774 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800e5b4:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e5b6:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800e5b8:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e5ba:	4ab5      	ldr	r2, [pc, #724]	; (800e890 <UART_SetConfig+0x314>)
 800e5bc:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e5be:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e5c0:	4311      	orrs	r1, r2
 800e5c2:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e5c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5c6:	f022 020f 	bic.w	r2, r2, #15
 800e5ca:	432a      	orrs	r2, r5
 800e5cc:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e5ce:	4ab1      	ldr	r2, [pc, #708]	; (800e894 <UART_SetConfig+0x318>)
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	d023      	beq.n	800e61c <UART_SetConfig+0xa0>
 800e5d4:	4ab0      	ldr	r2, [pc, #704]	; (800e898 <UART_SetConfig+0x31c>)
 800e5d6:	4293      	cmp	r3, r2
 800e5d8:	d076      	beq.n	800e6c8 <UART_SetConfig+0x14c>
 800e5da:	4ab0      	ldr	r2, [pc, #704]	; (800e89c <UART_SetConfig+0x320>)
 800e5dc:	4293      	cmp	r3, r2
 800e5de:	f000 818f 	beq.w	800e900 <UART_SetConfig+0x384>
 800e5e2:	4aaf      	ldr	r2, [pc, #700]	; (800e8a0 <UART_SetConfig+0x324>)
 800e5e4:	4293      	cmp	r3, r2
 800e5e6:	f000 81e1 	beq.w	800e9ac <UART_SetConfig+0x430>
 800e5ea:	4aae      	ldr	r2, [pc, #696]	; (800e8a4 <UART_SetConfig+0x328>)
 800e5ec:	4293      	cmp	r3, r2
 800e5ee:	f000 8121 	beq.w	800e834 <UART_SetConfig+0x2b8>
 800e5f2:	4aad      	ldr	r2, [pc, #692]	; (800e8a8 <UART_SetConfig+0x32c>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	f000 81e3 	beq.w	800e9c0 <UART_SetConfig+0x444>
 800e5fa:	4aac      	ldr	r2, [pc, #688]	; (800e8ac <UART_SetConfig+0x330>)
 800e5fc:	4293      	cmp	r3, r2
 800e5fe:	f000 8234 	beq.w	800ea6a <UART_SetConfig+0x4ee>
 800e602:	4aab      	ldr	r2, [pc, #684]	; (800e8b0 <UART_SetConfig+0x334>)
 800e604:	4293      	cmp	r3, r2
 800e606:	f000 81e7 	beq.w	800e9d8 <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800e60a:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800e60c:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800e60e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800e612:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800e614:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800e616:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800e618:	b007      	add	sp, #28
 800e61a:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e61c:	4ba5      	ldr	r3, [pc, #660]	; (800e8b4 <UART_SetConfig+0x338>)
 800e61e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e620:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e624:	2b28      	cmp	r3, #40	; 0x28
 800e626:	d8f0      	bhi.n	800e60a <UART_SetConfig+0x8e>
 800e628:	4aa3      	ldr	r2, [pc, #652]	; (800e8b8 <UART_SetConfig+0x33c>)
 800e62a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e62c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e630:	d055      	beq.n	800e6de <UART_SetConfig+0x162>
    switch (clocksource)
 800e632:	2b20      	cmp	r3, #32
 800e634:	f200 814a 	bhi.w	800e8cc <UART_SetConfig+0x350>
 800e638:	2b20      	cmp	r3, #32
 800e63a:	d8e6      	bhi.n	800e60a <UART_SetConfig+0x8e>
 800e63c:	a201      	add	r2, pc, #4	; (adr r2, 800e644 <UART_SetConfig+0xc8>)
 800e63e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e642:	bf00      	nop
 800e644:	0800e883 	.word	0x0800e883
 800e648:	0800e87d 	.word	0x0800e87d
 800e64c:	0800e60b 	.word	0x0800e60b
 800e650:	0800e60b 	.word	0x0800e60b
 800e654:	0800e86d 	.word	0x0800e86d
 800e658:	0800e60b 	.word	0x0800e60b
 800e65c:	0800e60b 	.word	0x0800e60b
 800e660:	0800e60b 	.word	0x0800e60b
 800e664:	0800e85f 	.word	0x0800e85f
 800e668:	0800e60b 	.word	0x0800e60b
 800e66c:	0800e60b 	.word	0x0800e60b
 800e670:	0800e60b 	.word	0x0800e60b
 800e674:	0800e60b 	.word	0x0800e60b
 800e678:	0800e60b 	.word	0x0800e60b
 800e67c:	0800e60b 	.word	0x0800e60b
 800e680:	0800e60b 	.word	0x0800e60b
 800e684:	0800e849 	.word	0x0800e849
 800e688:	0800e60b 	.word	0x0800e60b
 800e68c:	0800e60b 	.word	0x0800e60b
 800e690:	0800e60b 	.word	0x0800e60b
 800e694:	0800e60b 	.word	0x0800e60b
 800e698:	0800e60b 	.word	0x0800e60b
 800e69c:	0800e60b 	.word	0x0800e60b
 800e6a0:	0800e60b 	.word	0x0800e60b
 800e6a4:	0800e60b 	.word	0x0800e60b
 800e6a8:	0800e60b 	.word	0x0800e60b
 800e6ac:	0800e60b 	.word	0x0800e60b
 800e6b0:	0800e60b 	.word	0x0800e60b
 800e6b4:	0800e60b 	.word	0x0800e60b
 800e6b8:	0800e60b 	.word	0x0800e60b
 800e6bc:	0800e60b 	.word	0x0800e60b
 800e6c0:	0800e60b 	.word	0x0800e60b
 800e6c4:	0800e9ed 	.word	0x0800e9ed
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e6c8:	4b7a      	ldr	r3, [pc, #488]	; (800e8b4 <UART_SetConfig+0x338>)
 800e6ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6cc:	f003 0307 	and.w	r3, r3, #7
 800e6d0:	2b05      	cmp	r3, #5
 800e6d2:	d89a      	bhi.n	800e60a <UART_SetConfig+0x8e>
 800e6d4:	4a79      	ldr	r2, [pc, #484]	; (800e8bc <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e6d6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800e6da:	5cd3      	ldrb	r3, [r2, r3]
 800e6dc:	d1a9      	bne.n	800e632 <UART_SetConfig+0xb6>
    switch (clocksource)
 800e6de:	2b20      	cmp	r3, #32
 800e6e0:	f200 8145 	bhi.w	800e96e <UART_SetConfig+0x3f2>
 800e6e4:	2b20      	cmp	r3, #32
 800e6e6:	d890      	bhi.n	800e60a <UART_SetConfig+0x8e>
 800e6e8:	a201      	add	r2, pc, #4	; (adr r2, 800e6f0 <UART_SetConfig+0x174>)
 800e6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6ee:	bf00      	nop
 800e6f0:	0800ea57 	.word	0x0800ea57
 800e6f4:	0800ea51 	.word	0x0800ea51
 800e6f8:	0800e60b 	.word	0x0800e60b
 800e6fc:	0800e60b 	.word	0x0800e60b
 800e700:	0800ea5d 	.word	0x0800ea5d
 800e704:	0800e60b 	.word	0x0800e60b
 800e708:	0800e60b 	.word	0x0800e60b
 800e70c:	0800e60b 	.word	0x0800e60b
 800e710:	0800ea3f 	.word	0x0800ea3f
 800e714:	0800e60b 	.word	0x0800e60b
 800e718:	0800e60b 	.word	0x0800e60b
 800e71c:	0800e60b 	.word	0x0800e60b
 800e720:	0800e60b 	.word	0x0800e60b
 800e724:	0800e60b 	.word	0x0800e60b
 800e728:	0800e60b 	.word	0x0800e60b
 800e72c:	0800e60b 	.word	0x0800e60b
 800e730:	0800ea2b 	.word	0x0800ea2b
 800e734:	0800e60b 	.word	0x0800e60b
 800e738:	0800e60b 	.word	0x0800e60b
 800e73c:	0800e60b 	.word	0x0800e60b
 800e740:	0800e60b 	.word	0x0800e60b
 800e744:	0800e60b 	.word	0x0800e60b
 800e748:	0800e60b 	.word	0x0800e60b
 800e74c:	0800e60b 	.word	0x0800e60b
 800e750:	0800e60b 	.word	0x0800e60b
 800e754:	0800e60b 	.word	0x0800e60b
 800e758:	0800e60b 	.word	0x0800e60b
 800e75c:	0800e60b 	.word	0x0800e60b
 800e760:	0800e60b 	.word	0x0800e60b
 800e764:	0800e60b 	.word	0x0800e60b
 800e768:	0800e60b 	.word	0x0800e60b
 800e76c:	0800e60b 	.word	0x0800e60b
 800e770:	0800ea67 	.word	0x0800ea67
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e774:	6898      	ldr	r0, [r3, #8]
 800e776:	4a46      	ldr	r2, [pc, #280]	; (800e890 <UART_SetConfig+0x314>)
 800e778:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e77a:	484e      	ldr	r0, [pc, #312]	; (800e8b4 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e77c:	430a      	orrs	r2, r1
 800e77e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e782:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e784:	f022 020f 	bic.w	r2, r2, #15
 800e788:	430a      	orrs	r2, r1
 800e78a:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e78c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800e78e:	f003 0307 	and.w	r3, r3, #7
 800e792:	2b05      	cmp	r3, #5
 800e794:	f63f af39 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e798:	4a49      	ldr	r2, [pc, #292]	; (800e8c0 <UART_SetConfig+0x344>)
 800e79a:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800e79c:	2b20      	cmp	r3, #32
 800e79e:	f200 80b9 	bhi.w	800e914 <UART_SetConfig+0x398>
 800e7a2:	2b01      	cmp	r3, #1
 800e7a4:	f67f af31 	bls.w	800e60a <UART_SetConfig+0x8e>
 800e7a8:	3b02      	subs	r3, #2
 800e7aa:	2b1e      	cmp	r3, #30
 800e7ac:	f63f af2d 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e7b0:	a201      	add	r2, pc, #4	; (adr r2, 800e7b8 <UART_SetConfig+0x23c>)
 800e7b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7b6:	bf00      	nop
 800e7b8:	0800ea21 	.word	0x0800ea21
 800e7bc:	0800e60b 	.word	0x0800e60b
 800e7c0:	0800ea17 	.word	0x0800ea17
 800e7c4:	0800e60b 	.word	0x0800e60b
 800e7c8:	0800e60b 	.word	0x0800e60b
 800e7cc:	0800e60b 	.word	0x0800e60b
 800e7d0:	0800ea05 	.word	0x0800ea05
 800e7d4:	0800e60b 	.word	0x0800e60b
 800e7d8:	0800e60b 	.word	0x0800e60b
 800e7dc:	0800e60b 	.word	0x0800e60b
 800e7e0:	0800e60b 	.word	0x0800e60b
 800e7e4:	0800e60b 	.word	0x0800e60b
 800e7e8:	0800e60b 	.word	0x0800e60b
 800e7ec:	0800e60b 	.word	0x0800e60b
 800e7f0:	0800e9f1 	.word	0x0800e9f1
 800e7f4:	0800e60b 	.word	0x0800e60b
 800e7f8:	0800e60b 	.word	0x0800e60b
 800e7fc:	0800e60b 	.word	0x0800e60b
 800e800:	0800e60b 	.word	0x0800e60b
 800e804:	0800e60b 	.word	0x0800e60b
 800e808:	0800e60b 	.word	0x0800e60b
 800e80c:	0800e60b 	.word	0x0800e60b
 800e810:	0800e60b 	.word	0x0800e60b
 800e814:	0800e60b 	.word	0x0800e60b
 800e818:	0800e60b 	.word	0x0800e60b
 800e81c:	0800e60b 	.word	0x0800e60b
 800e820:	0800e60b 	.word	0x0800e60b
 800e824:	0800e60b 	.word	0x0800e60b
 800e828:	0800e60b 	.word	0x0800e60b
 800e82c:	0800e60b 	.word	0x0800e60b
 800e830:	0800ea27 	.word	0x0800ea27
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e834:	4b1f      	ldr	r3, [pc, #124]	; (800e8b4 <UART_SetConfig+0x338>)
 800e836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e838:	f003 0307 	and.w	r3, r3, #7
 800e83c:	2b05      	cmp	r3, #5
 800e83e:	f63f aee4 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e842:	4a20      	ldr	r2, [pc, #128]	; (800e8c4 <UART_SetConfig+0x348>)
 800e844:	5cd3      	ldrb	r3, [r2, r3]
 800e846:	e6f1      	b.n	800e62c <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e848:	4b1a      	ldr	r3, [pc, #104]	; (800e8b4 <UART_SetConfig+0x338>)
 800e84a:	681a      	ldr	r2, [r3, #0]
 800e84c:	0692      	lsls	r2, r2, #26
 800e84e:	f140 80c1 	bpl.w	800e9d4 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	481c      	ldr	r0, [pc, #112]	; (800e8c8 <UART_SetConfig+0x34c>)
 800e856:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e85a:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800e85c:	e03b      	b.n	800e8d6 <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e85e:	a803      	add	r0, sp, #12
 800e860:	f7fe fcfc 	bl	800d25c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e864:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800e866:	b938      	cbnz	r0, 800e878 <UART_SetConfig+0x2fc>
        ret = HAL_ERROR;
 800e868:	2000      	movs	r0, #0
 800e86a:	e6cf      	b.n	800e60c <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e86c:	4668      	mov	r0, sp
 800e86e:	f7fe fc47 	bl	800d100 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e872:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800e874:	2800      	cmp	r0, #0
 800e876:	d0f7      	beq.n	800e868 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e878:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e87a:	e02c      	b.n	800e8d6 <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e87c:	f7fd fcf2 	bl	800c264 <HAL_RCC_GetPCLK2Freq>
        break;
 800e880:	e7f1      	b.n	800e866 <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e882:	f7fd fca7 	bl	800c1d4 <HAL_RCC_GetPCLK1Freq>
        break;
 800e886:	e7ee      	b.n	800e866 <UART_SetConfig+0x2ea>
 800e888:	cfff69f3 	.word	0xcfff69f3
 800e88c:	58000c00 	.word	0x58000c00
 800e890:	11fff4ff 	.word	0x11fff4ff
 800e894:	40011000 	.word	0x40011000
 800e898:	40004400 	.word	0x40004400
 800e89c:	40004800 	.word	0x40004800
 800e8a0:	40004c00 	.word	0x40004c00
 800e8a4:	40005000 	.word	0x40005000
 800e8a8:	40011400 	.word	0x40011400
 800e8ac:	40007800 	.word	0x40007800
 800e8b0:	40007c00 	.word	0x40007c00
 800e8b4:	58024400 	.word	0x58024400
 800e8b8:	08018384 	.word	0x08018384
 800e8bc:	080183b0 	.word	0x080183b0
 800e8c0:	080183b8 	.word	0x080183b8
 800e8c4:	080183b0 	.word	0x080183b0
 800e8c8:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800e8cc:	2b40      	cmp	r3, #64	; 0x40
 800e8ce:	f47f ae9c 	bne.w	800e60a <UART_SetConfig+0x8e>
 800e8d2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e8d6:	4b6c      	ldr	r3, [pc, #432]	; (800ea88 <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8d8:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e8dc:	6862      	ldr	r2, [r4, #4]
 800e8de:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800e8e2:	fbb0 f3f3 	udiv	r3, r0, r3
 800e8e6:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800e8ea:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8ee:	f1a3 0210 	sub.w	r2, r3, #16
 800e8f2:	428a      	cmp	r2, r1
 800e8f4:	f63f ae89 	bhi.w	800e60a <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e8f8:	6822      	ldr	r2, [r4, #0]
 800e8fa:	2000      	movs	r0, #0
 800e8fc:	60d3      	str	r3, [r2, #12]
 800e8fe:	e685      	b.n	800e60c <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e900:	4b62      	ldr	r3, [pc, #392]	; (800ea8c <UART_SetConfig+0x510>)
 800e902:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e904:	f003 0307 	and.w	r3, r3, #7
 800e908:	2b05      	cmp	r3, #5
 800e90a:	f63f ae7e 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e90e:	4a60      	ldr	r2, [pc, #384]	; (800ea90 <UART_SetConfig+0x514>)
 800e910:	5cd3      	ldrb	r3, [r2, r3]
 800e912:	e68b      	b.n	800e62c <UART_SetConfig+0xb0>
    switch (clocksource)
 800e914:	2b40      	cmp	r3, #64	; 0x40
 800e916:	f47f ae78 	bne.w	800e60a <UART_SetConfig+0x8e>
 800e91a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e91e:	4b5a      	ldr	r3, [pc, #360]	; (800ea88 <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e920:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e922:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e926:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e92a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e92e:	4299      	cmp	r1, r3
 800e930:	f63f ae6b 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e934:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800e938:	f63f ae67 	bhi.w	800e60a <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e93c:	2300      	movs	r3, #0
 800e93e:	4619      	mov	r1, r3
 800e940:	f7f1 fd86 	bl	8000450 <__aeabi_uldivmod>
 800e944:	462a      	mov	r2, r5
 800e946:	0209      	lsls	r1, r1, #8
 800e948:	0203      	lsls	r3, r0, #8
 800e94a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800e94e:	0868      	lsrs	r0, r5, #1
 800e950:	1818      	adds	r0, r3, r0
 800e952:	f04f 0300 	mov.w	r3, #0
 800e956:	f141 0100 	adc.w	r1, r1, #0
 800e95a:	f7f1 fd79 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e95e:	4a4d      	ldr	r2, [pc, #308]	; (800ea94 <UART_SetConfig+0x518>)
 800e960:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e964:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e966:	4291      	cmp	r1, r2
 800e968:	f63f ae4f 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e96c:	e7c4      	b.n	800e8f8 <UART_SetConfig+0x37c>
    switch (clocksource)
 800e96e:	2b40      	cmp	r3, #64	; 0x40
 800e970:	f47f ae4b 	bne.w	800e60a <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e974:	4b44      	ldr	r3, [pc, #272]	; (800ea88 <UART_SetConfig+0x50c>)
 800e976:	6862      	ldr	r2, [r4, #4]
 800e978:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800e97c:	0853      	lsrs	r3, r2, #1
 800e97e:	fbb0 f0f1 	udiv	r0, r0, r1
 800e982:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e986:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e98a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e98e:	f1a3 0210 	sub.w	r2, r3, #16
 800e992:	428a      	cmp	r2, r1
 800e994:	f63f ae39 	bhi.w	800e60a <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e998:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e99c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800e9a0:	6821      	ldr	r1, [r4, #0]
 800e9a2:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e9a4:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800e9a6:	4313      	orrs	r3, r2
 800e9a8:	60cb      	str	r3, [r1, #12]
 800e9aa:	e62f      	b.n	800e60c <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e9ac:	4b37      	ldr	r3, [pc, #220]	; (800ea8c <UART_SetConfig+0x510>)
 800e9ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9b0:	f003 0307 	and.w	r3, r3, #7
 800e9b4:	2b05      	cmp	r3, #5
 800e9b6:	f63f ae28 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e9ba:	4a37      	ldr	r2, [pc, #220]	; (800ea98 <UART_SetConfig+0x51c>)
 800e9bc:	5cd3      	ldrb	r3, [r2, r3]
 800e9be:	e635      	b.n	800e62c <UART_SetConfig+0xb0>
 800e9c0:	4b32      	ldr	r3, [pc, #200]	; (800ea8c <UART_SetConfig+0x510>)
 800e9c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e9c8:	2b28      	cmp	r3, #40	; 0x28
 800e9ca:	f63f ae1e 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e9ce:	4a33      	ldr	r2, [pc, #204]	; (800ea9c <UART_SetConfig+0x520>)
 800e9d0:	5cd3      	ldrb	r3, [r2, r3]
 800e9d2:	e62b      	b.n	800e62c <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800e9d4:	4832      	ldr	r0, [pc, #200]	; (800eaa0 <UART_SetConfig+0x524>)
 800e9d6:	e77e      	b.n	800e8d6 <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e9d8:	4b2c      	ldr	r3, [pc, #176]	; (800ea8c <UART_SetConfig+0x510>)
 800e9da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9dc:	f003 0307 	and.w	r3, r3, #7
 800e9e0:	2b05      	cmp	r3, #5
 800e9e2:	f63f ae12 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800e9e6:	4a2f      	ldr	r2, [pc, #188]	; (800eaa4 <UART_SetConfig+0x528>)
 800e9e8:	5cd3      	ldrb	r3, [r2, r3]
 800e9ea:	e61f      	b.n	800e62c <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800e9ec:	482e      	ldr	r0, [pc, #184]	; (800eaa8 <UART_SetConfig+0x52c>)
 800e9ee:	e772      	b.n	800e8d6 <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e9f0:	4b26      	ldr	r3, [pc, #152]	; (800ea8c <UART_SetConfig+0x510>)
 800e9f2:	681a      	ldr	r2, [r3, #0]
 800e9f4:	0690      	lsls	r0, r2, #26
 800e9f6:	d542      	bpl.n	800ea7e <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	4829      	ldr	r0, [pc, #164]	; (800eaa0 <UART_SetConfig+0x524>)
 800e9fc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ea00:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800ea02:	e78c      	b.n	800e91e <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea04:	a803      	add	r0, sp, #12
 800ea06:	f7fe fc29 	bl	800d25c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ea0a:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	f43f af2b 	beq.w	800e868 <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ea12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ea14:	e783      	b.n	800e91e <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea16:	4668      	mov	r0, sp
 800ea18:	f7fe fb72 	bl	800d100 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ea1c:	9801      	ldr	r0, [sp, #4]
        break;
 800ea1e:	e7f5      	b.n	800ea0c <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ea20:	f7fe fb5c 	bl	800d0dc <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800ea24:	e7f2      	b.n	800ea0c <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800ea26:	4820      	ldr	r0, [pc, #128]	; (800eaa8 <UART_SetConfig+0x52c>)
 800ea28:	e779      	b.n	800e91e <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ea2a:	4b18      	ldr	r3, [pc, #96]	; (800ea8c <UART_SetConfig+0x510>)
 800ea2c:	681a      	ldr	r2, [r3, #0]
 800ea2e:	0691      	lsls	r1, r2, #26
 800ea30:	d527      	bpl.n	800ea82 <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	481a      	ldr	r0, [pc, #104]	; (800eaa0 <UART_SetConfig+0x524>)
 800ea36:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ea3a:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800ea3c:	e79a      	b.n	800e974 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ea3e:	a803      	add	r0, sp, #12
 800ea40:	f7fe fc0c 	bl	800d25c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ea44:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800ea46:	2800      	cmp	r0, #0
 800ea48:	f43f af0e 	beq.w	800e868 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ea4c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ea4e:	e791      	b.n	800e974 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800ea50:	f7fd fc08 	bl	800c264 <HAL_RCC_GetPCLK2Freq>
        break;
 800ea54:	e7f7      	b.n	800ea46 <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800ea56:	f7fd fbbd 	bl	800c1d4 <HAL_RCC_GetPCLK1Freq>
        break;
 800ea5a:	e7f4      	b.n	800ea46 <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ea5c:	4668      	mov	r0, sp
 800ea5e:	f7fe fb4f 	bl	800d100 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ea62:	9801      	ldr	r0, [sp, #4]
        break;
 800ea64:	e7ef      	b.n	800ea46 <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800ea66:	4810      	ldr	r0, [pc, #64]	; (800eaa8 <UART_SetConfig+0x52c>)
 800ea68:	e784      	b.n	800e974 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ea6a:	4b08      	ldr	r3, [pc, #32]	; (800ea8c <UART_SetConfig+0x510>)
 800ea6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea6e:	f003 0307 	and.w	r3, r3, #7
 800ea72:	2b05      	cmp	r3, #5
 800ea74:	f63f adc9 	bhi.w	800e60a <UART_SetConfig+0x8e>
 800ea78:	4a0c      	ldr	r2, [pc, #48]	; (800eaac <UART_SetConfig+0x530>)
 800ea7a:	5cd3      	ldrb	r3, [r2, r3]
 800ea7c:	e5d6      	b.n	800e62c <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800ea7e:	4808      	ldr	r0, [pc, #32]	; (800eaa0 <UART_SetConfig+0x524>)
 800ea80:	e74d      	b.n	800e91e <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800ea82:	4807      	ldr	r0, [pc, #28]	; (800eaa0 <UART_SetConfig+0x524>)
 800ea84:	e776      	b.n	800e974 <UART_SetConfig+0x3f8>
 800ea86:	bf00      	nop
 800ea88:	080183c0 	.word	0x080183c0
 800ea8c:	58024400 	.word	0x58024400
 800ea90:	080183b0 	.word	0x080183b0
 800ea94:	000ffcff 	.word	0x000ffcff
 800ea98:	080183b0 	.word	0x080183b0
 800ea9c:	08018384 	.word	0x08018384
 800eaa0:	03d09000 	.word	0x03d09000
 800eaa4:	080183b0 	.word	0x080183b0
 800eaa8:	003d0900 	.word	0x003d0900
 800eaac:	080183b0 	.word	0x080183b0

0800eab0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eab0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800eab2:	07da      	lsls	r2, r3, #31
{
 800eab4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eab6:	d506      	bpl.n	800eac6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800eab8:	6801      	ldr	r1, [r0, #0]
 800eaba:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800eabc:	684a      	ldr	r2, [r1, #4]
 800eabe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800eac2:	4322      	orrs	r2, r4
 800eac4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800eac6:	079c      	lsls	r4, r3, #30
 800eac8:	d506      	bpl.n	800ead8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800eaca:	6801      	ldr	r1, [r0, #0]
 800eacc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800eace:	684a      	ldr	r2, [r1, #4]
 800ead0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ead4:	4322      	orrs	r2, r4
 800ead6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ead8:	0759      	lsls	r1, r3, #29
 800eada:	d506      	bpl.n	800eaea <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eadc:	6801      	ldr	r1, [r0, #0]
 800eade:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800eae0:	684a      	ldr	r2, [r1, #4]
 800eae2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800eae6:	4322      	orrs	r2, r4
 800eae8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800eaea:	071a      	lsls	r2, r3, #28
 800eaec:	d506      	bpl.n	800eafc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eaee:	6801      	ldr	r1, [r0, #0]
 800eaf0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800eaf2:	684a      	ldr	r2, [r1, #4]
 800eaf4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800eaf8:	4322      	orrs	r2, r4
 800eafa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800eafc:	06dc      	lsls	r4, r3, #27
 800eafe:	d506      	bpl.n	800eb0e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800eb00:	6801      	ldr	r1, [r0, #0]
 800eb02:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800eb04:	688a      	ldr	r2, [r1, #8]
 800eb06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800eb0a:	4322      	orrs	r2, r4
 800eb0c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800eb0e:	0699      	lsls	r1, r3, #26
 800eb10:	d506      	bpl.n	800eb20 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800eb12:	6801      	ldr	r1, [r0, #0]
 800eb14:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800eb16:	688a      	ldr	r2, [r1, #8]
 800eb18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eb1c:	4322      	orrs	r2, r4
 800eb1e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800eb20:	065a      	lsls	r2, r3, #25
 800eb22:	d50a      	bpl.n	800eb3a <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eb24:	6801      	ldr	r1, [r0, #0]
 800eb26:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800eb28:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eb2a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eb2e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800eb32:	ea42 0204 	orr.w	r2, r2, r4
 800eb36:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eb38:	d00b      	beq.n	800eb52 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eb3a:	061b      	lsls	r3, r3, #24
 800eb3c:	d506      	bpl.n	800eb4c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eb3e:	6802      	ldr	r2, [r0, #0]
 800eb40:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800eb42:	6853      	ldr	r3, [r2, #4]
 800eb44:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800eb48:	430b      	orrs	r3, r1
 800eb4a:	6053      	str	r3, [r2, #4]
}
 800eb4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb50:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eb52:	684a      	ldr	r2, [r1, #4]
 800eb54:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800eb56:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800eb5a:	4322      	orrs	r2, r4
 800eb5c:	604a      	str	r2, [r1, #4]
 800eb5e:	e7ec      	b.n	800eb3a <UART_AdvFeatureConfig+0x8a>

0800eb60 <UART_CheckIdleState>:
{
 800eb60:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb62:	2300      	movs	r3, #0
{
 800eb64:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb66:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800eb6a:	f7f8 fab9 	bl	80070e0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800eb6e:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800eb70:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800eb72:	6813      	ldr	r3, [r2, #0]
 800eb74:	071b      	lsls	r3, r3, #28
 800eb76:	d40f      	bmi.n	800eb98 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800eb78:	6813      	ldr	r3, [r2, #0]
 800eb7a:	0759      	lsls	r1, r3, #29
 800eb7c:	d431      	bmi.n	800ebe2 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb7e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800eb80:	2220      	movs	r2, #32
  return HAL_OK;
 800eb82:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800eb84:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800eb88:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb8c:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eb8e:	6723      	str	r3, [r4, #112]	; 0x70
      __HAL_UNLOCK(huart);
 800eb90:	2300      	movs	r3, #0
 800eb92:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800eb96:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eb98:	69d3      	ldr	r3, [r2, #28]
 800eb9a:	0298      	lsls	r0, r3, #10
 800eb9c:	d4ec      	bmi.n	800eb78 <UART_CheckIdleState+0x18>
 800eb9e:	e00c      	b.n	800ebba <UART_CheckIdleState+0x5a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800eba0:	6819      	ldr	r1, [r3, #0]
 800eba2:	461a      	mov	r2, r3
 800eba4:	0749      	lsls	r1, r1, #29
 800eba6:	d505      	bpl.n	800ebb4 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800eba8:	69d9      	ldr	r1, [r3, #28]
 800ebaa:	0708      	lsls	r0, r1, #28
 800ebac:	d44b      	bmi.n	800ec46 <UART_CheckIdleState+0xe6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ebae:	69d9      	ldr	r1, [r3, #28]
 800ebb0:	0509      	lsls	r1, r1, #20
 800ebb2:	d476      	bmi.n	800eca2 <UART_CheckIdleState+0x142>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ebb4:	69db      	ldr	r3, [r3, #28]
 800ebb6:	0298      	lsls	r0, r3, #10
 800ebb8:	d4de      	bmi.n	800eb78 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ebba:	f7f8 fa91 	bl	80070e0 <HAL_GetTick>
 800ebbe:	1b43      	subs	r3, r0, r5
 800ebc0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ebc4:	6823      	ldr	r3, [r4, #0]
 800ebc6:	d3eb      	bcc.n	800eba0 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebc8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ebcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebd0:	e843 2100 	strex	r1, r2, [r3]
 800ebd4:	2900      	cmp	r1, #0
 800ebd6:	d1f7      	bne.n	800ebc8 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 800ebd8:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800ebda:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800ebdc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 800ebe0:	e7d6      	b.n	800eb90 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ebe2:	69d3      	ldr	r3, [r2, #28]
 800ebe4:	025b      	lsls	r3, r3, #9
 800ebe6:	d4ca      	bmi.n	800eb7e <UART_CheckIdleState+0x1e>
 800ebe8:	e00d      	b.n	800ec06 <UART_CheckIdleState+0xa6>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ebea:	681a      	ldr	r2, [r3, #0]
 800ebec:	0750      	lsls	r0, r2, #29
 800ebee:	d507      	bpl.n	800ec00 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ebf0:	69da      	ldr	r2, [r3, #28]
 800ebf2:	0711      	lsls	r1, r2, #28
 800ebf4:	f100 8083 	bmi.w	800ecfe <UART_CheckIdleState+0x19e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ebf8:	69da      	ldr	r2, [r3, #28]
 800ebfa:	0512      	lsls	r2, r2, #20
 800ebfc:	f100 80ad 	bmi.w	800ed5a <UART_CheckIdleState+0x1fa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ec00:	69db      	ldr	r3, [r3, #28]
 800ec02:	025b      	lsls	r3, r3, #9
 800ec04:	d4bb      	bmi.n	800eb7e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ec06:	f7f8 fa6b 	bl	80070e0 <HAL_GetTick>
 800ec0a:	1b43      	subs	r3, r0, r5
 800ec0c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ec10:	6823      	ldr	r3, [r4, #0]
 800ec12:	d3ea      	bcc.n	800ebea <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec14:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ec18:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec1c:	e843 2100 	strex	r1, r2, [r3]
 800ec20:	2900      	cmp	r1, #0
 800ec22:	d1f7      	bne.n	800ec14 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec24:	f103 0208 	add.w	r2, r3, #8
 800ec28:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec2c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec30:	f103 0008 	add.w	r0, r3, #8
 800ec34:	e840 2100 	strex	r1, r2, [r0]
 800ec38:	2900      	cmp	r1, #0
 800ec3a:	d1f3      	bne.n	800ec24 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 800ec3c:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800ec3e:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 800ec40:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 800ec44:	e7a4      	b.n	800eb90 <UART_CheckIdleState+0x30>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ec46:	2208      	movs	r2, #8
 800ec48:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec4a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ec4e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec52:	e843 2100 	strex	r1, r2, [r3]
 800ec56:	2900      	cmp	r1, #0
 800ec58:	d1f7      	bne.n	800ec4a <UART_CheckIdleState+0xea>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ec5a:	4857      	ldr	r0, [pc, #348]	; (800edb8 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec5c:	f103 0208 	add.w	r2, r3, #8
 800ec60:	e852 2f00 	ldrex	r2, [r2]
 800ec64:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec66:	f103 0508 	add.w	r5, r3, #8
 800ec6a:	e845 2100 	strex	r1, r2, [r5]
 800ec6e:	2900      	cmp	r1, #0
 800ec70:	d1f4      	bne.n	800ec5c <UART_CheckIdleState+0xfc>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ec72:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ec74:	2a01      	cmp	r2, #1
 800ec76:	d00b      	beq.n	800ec90 <UART_CheckIdleState+0x130>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec78:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ec7a:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ec7c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800ec7e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800ec82:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec84:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800ec86:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ec8a:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800ec8e:	e79b      	b.n	800ebc8 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec90:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ec94:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec98:	e843 2100 	strex	r1, r2, [r3]
 800ec9c:	2900      	cmp	r1, #0
 800ec9e:	d1f7      	bne.n	800ec90 <UART_CheckIdleState+0x130>
 800eca0:	e7ea      	b.n	800ec78 <UART_CheckIdleState+0x118>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eca2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800eca6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eca8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ecac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecb0:	e843 2100 	strex	r1, r2, [r3]
 800ecb4:	2900      	cmp	r1, #0
 800ecb6:	d1f7      	bne.n	800eca8 <UART_CheckIdleState+0x148>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ecb8:	483f      	ldr	r0, [pc, #252]	; (800edb8 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecba:	f103 0208 	add.w	r2, r3, #8
 800ecbe:	e852 2f00 	ldrex	r2, [r2]
 800ecc2:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecc4:	f103 0508 	add.w	r5, r3, #8
 800ecc8:	e845 2100 	strex	r1, r2, [r5]
 800eccc:	2900      	cmp	r1, #0
 800ecce:	d1f4      	bne.n	800ecba <UART_CheckIdleState+0x15a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ecd0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ecd2:	2a01      	cmp	r2, #1
 800ecd4:	d00a      	beq.n	800ecec <UART_CheckIdleState+0x18c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ecd6:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ecd8:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800ecda:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800ecdc:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800ece0:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ece4:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ece6:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800ecea:	e76d      	b.n	800ebc8 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecec:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ecf0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecf4:	e843 2100 	strex	r1, r2, [r3]
 800ecf8:	2900      	cmp	r1, #0
 800ecfa:	d1f7      	bne.n	800ecec <UART_CheckIdleState+0x18c>
 800ecfc:	e7eb      	b.n	800ecd6 <UART_CheckIdleState+0x176>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ecfe:	2208      	movs	r2, #8
 800ed00:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed02:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ed06:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed0a:	e843 2100 	strex	r1, r2, [r3]
 800ed0e:	2900      	cmp	r1, #0
 800ed10:	d1f7      	bne.n	800ed02 <UART_CheckIdleState+0x1a2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ed12:	4829      	ldr	r0, [pc, #164]	; (800edb8 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed14:	f103 0208 	add.w	r2, r3, #8
 800ed18:	e852 2f00 	ldrex	r2, [r2]
 800ed1c:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed1e:	f103 0508 	add.w	r5, r3, #8
 800ed22:	e845 2100 	strex	r1, r2, [r5]
 800ed26:	2900      	cmp	r1, #0
 800ed28:	d1f4      	bne.n	800ed14 <UART_CheckIdleState+0x1b4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed2a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ed2c:	2a01      	cmp	r2, #1
 800ed2e:	d00b      	beq.n	800ed48 <UART_CheckIdleState+0x1e8>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed30:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ed32:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ed34:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800ed36:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800ed3a:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed3c:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800ed3e:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ed42:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800ed46:	e765      	b.n	800ec14 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed48:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed4c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed50:	e843 2100 	strex	r1, r2, [r3]
 800ed54:	2900      	cmp	r1, #0
 800ed56:	d1f7      	bne.n	800ed48 <UART_CheckIdleState+0x1e8>
 800ed58:	e7ea      	b.n	800ed30 <UART_CheckIdleState+0x1d0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ed5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ed5e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed60:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ed64:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed68:	e843 2100 	strex	r1, r2, [r3]
 800ed6c:	2900      	cmp	r1, #0
 800ed6e:	d1f7      	bne.n	800ed60 <UART_CheckIdleState+0x200>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ed70:	4811      	ldr	r0, [pc, #68]	; (800edb8 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed72:	f103 0208 	add.w	r2, r3, #8
 800ed76:	e852 2f00 	ldrex	r2, [r2]
 800ed7a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed7c:	f103 0508 	add.w	r5, r3, #8
 800ed80:	e845 2100 	strex	r1, r2, [r5]
 800ed84:	2900      	cmp	r1, #0
 800ed86:	d1f4      	bne.n	800ed72 <UART_CheckIdleState+0x212>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed88:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800ed8a:	2a01      	cmp	r2, #1
 800ed8c:	d00a      	beq.n	800eda4 <UART_CheckIdleState+0x244>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed8e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800ed90:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800ed92:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800ed94:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800ed98:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed9c:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ed9e:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800eda2:	e737      	b.n	800ec14 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eda4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eda8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edac:	e843 2100 	strex	r1, r2, [r3]
 800edb0:	2900      	cmp	r1, #0
 800edb2:	d1f7      	bne.n	800eda4 <UART_CheckIdleState+0x244>
 800edb4:	e7eb      	b.n	800ed8e <UART_CheckIdleState+0x22e>
 800edb6:	bf00      	nop
 800edb8:	effffffe 	.word	0xeffffffe

0800edbc <HAL_UART_Init>:
  if (huart == NULL)
 800edbc:	b380      	cbz	r0, 800ee20 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800edbe:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800edc2:	b510      	push	{r4, lr}
 800edc4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800edc6:	b333      	cbz	r3, 800ee16 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800edc8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800edca:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800edcc:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800edce:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800edd2:	6813      	ldr	r3, [r2, #0]
 800edd4:	f023 0301 	bic.w	r3, r3, #1
 800edd8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800edda:	f7ff fbcf 	bl	800e57c <UART_SetConfig>
 800edde:	2801      	cmp	r0, #1
 800ede0:	d017      	beq.n	800ee12 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ede2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800ede4:	b98b      	cbnz	r3, 800ee0a <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ede6:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800ede8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800edea:	685a      	ldr	r2, [r3, #4]
 800edec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800edf0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800edf2:	689a      	ldr	r2, [r3, #8]
 800edf4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800edf8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800edfa:	681a      	ldr	r2, [r3, #0]
 800edfc:	f042 0201 	orr.w	r2, r2, #1
}
 800ee00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800ee04:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800ee06:	f7ff beab 	b.w	800eb60 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800ee0a:	4620      	mov	r0, r4
 800ee0c:	f7ff fe50 	bl	800eab0 <UART_AdvFeatureConfig>
 800ee10:	e7e9      	b.n	800ede6 <HAL_UART_Init+0x2a>
}
 800ee12:	2001      	movs	r0, #1
 800ee14:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800ee16:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800ee1a:	f7f7 ff13 	bl	8006c44 <HAL_UART_MspInit>
 800ee1e:	e7d3      	b.n	800edc8 <HAL_UART_Init+0xc>
}
 800ee20:	2001      	movs	r0, #1
 800ee22:	4770      	bx	lr

0800ee24 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ee24:	4770      	bx	lr
 800ee26:	bf00      	nop

0800ee28 <HAL_UARTEx_RxFifoFullCallback>:
 800ee28:	4770      	bx	lr
 800ee2a:	bf00      	nop

0800ee2c <HAL_UARTEx_TxFifoEmptyCallback>:
 800ee2c:	4770      	bx	lr
 800ee2e:	bf00      	nop

0800ee30 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ee30:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800ee34:	2a01      	cmp	r2, #1
 800ee36:	d017      	beq.n	800ee68 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ee38:	6802      	ldr	r2, [r0, #0]
 800ee3a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800ee3c:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ee3e:	2100      	movs	r1, #0
{
 800ee40:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800ee42:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800ee46:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ee48:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800ee4a:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ee4c:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800ee50:	f024 0401 	bic.w	r4, r4, #1
 800ee54:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ee56:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ee58:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800ee5a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ee5c:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800ee60:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800ee64:	bc30      	pop	{r4, r5}
 800ee66:	4770      	bx	lr
  __HAL_LOCK(huart);
 800ee68:	2002      	movs	r0, #2
}
 800ee6a:	4770      	bx	lr

0800ee6c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ee6c:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800ee70:	2a01      	cmp	r2, #1
 800ee72:	d037      	beq.n	800eee4 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ee74:	6802      	ldr	r2, [r0, #0]
 800ee76:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800ee78:	2024      	movs	r0, #36	; 0x24
{
 800ee7a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800ee7c:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ee80:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ee82:	6810      	ldr	r0, [r2, #0]
 800ee84:	f020 0001 	bic.w	r0, r0, #1
 800ee88:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ee8a:	6890      	ldr	r0, [r2, #8]
 800ee8c:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800ee90:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ee92:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ee94:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ee96:	b310      	cbz	r0, 800eede <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ee98:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ee9a:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ee9c:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eea0:	4911      	ldr	r1, [pc, #68]	; (800eee8 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eea2:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800eea6:	4d11      	ldr	r5, [pc, #68]	; (800eeec <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eea8:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eeac:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800eeb0:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eeb4:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800eeb6:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eeba:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eebc:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eec0:	fbb1 f1f5 	udiv	r1, r1, r5
 800eec4:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800eec8:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800eeca:	2100      	movs	r1, #0
 800eecc:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eed0:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800eed2:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800eed4:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800eed8:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800eedc:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800eede:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800eee0:	4608      	mov	r0, r1
 800eee2:	e7ef      	b.n	800eec4 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800eee4:	2002      	movs	r0, #2
}
 800eee6:	4770      	bx	lr
 800eee8:	080183e0 	.word	0x080183e0
 800eeec:	080183d8 	.word	0x080183d8

0800eef0 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800eef0:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800eef4:	2a01      	cmp	r2, #1
 800eef6:	d037      	beq.n	800ef68 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eef8:	6802      	ldr	r2, [r0, #0]
 800eefa:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800eefc:	2024      	movs	r0, #36	; 0x24
{
 800eefe:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800ef00:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef04:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800ef06:	6810      	ldr	r0, [r2, #0]
 800ef08:	f020 0001 	bic.w	r0, r0, #1
 800ef0c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ef0e:	6890      	ldr	r0, [r2, #8]
 800ef10:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800ef14:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ef16:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ef18:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ef1a:	b310      	cbz	r0, 800ef62 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ef1c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ef1e:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef20:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef24:	4911      	ldr	r1, [pc, #68]	; (800ef6c <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ef26:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800ef2a:	4d11      	ldr	r5, [pc, #68]	; (800ef70 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef2c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef30:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800ef34:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef38:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800ef3a:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef3e:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef40:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef44:	fbb1 f1f5 	udiv	r1, r1, r5
 800ef48:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800ef4c:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800ef4e:	2100      	movs	r1, #0
 800ef50:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef54:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800ef56:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800ef58:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800ef5c:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800ef60:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800ef62:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800ef64:	4608      	mov	r0, r1
 800ef66:	e7ef      	b.n	800ef48 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800ef68:	2002      	movs	r0, #2
}
 800ef6a:	4770      	bx	lr
 800ef6c:	080183e0 	.word	0x080183e0
 800ef70:	080183d8 	.word	0x080183d8

0800ef74 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ef74:	b084      	sub	sp, #16
 800ef76:	4684      	mov	ip, r0
 800ef78:	b500      	push	{lr}
 800ef7a:	b083      	sub	sp, #12
 800ef7c:	f10d 0e14 	add.w	lr, sp, #20
 800ef80:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ef84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef86:	2b01      	cmp	r3, #1
 800ef88:	d13e      	bne.n	800f008 <USB_CoreInit+0x94>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ef8a:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ef8c:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800ef90:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ef92:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800ef96:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ef98:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ef9a:	68c2      	ldr	r2, [r0, #12]
 800ef9c:	ea03 0302 	and.w	r3, r3, r2
 800efa0:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800efa2:	68c3      	ldr	r3, [r0, #12]
 800efa4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800efa8:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800efaa:	d07c      	beq.n	800f0a6 <USB_CoreInit+0x132>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800efac:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 800efae:	4a40      	ldr	r2, [pc, #256]	; (800f0b0 <USB_CoreInit+0x13c>)
  __IO uint32_t count = 0U;
 800efb0:	9300      	str	r3, [sp, #0]
 800efb2:	e003      	b.n	800efbc <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800efb4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	db41      	blt.n	800f040 <USB_CoreInit+0xcc>
    count++;
 800efbc:	9b00      	ldr	r3, [sp, #0]
 800efbe:	3301      	adds	r3, #1
 800efc0:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d9f5      	bls.n	800efb4 <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800efc8:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800efca:	9b07      	ldr	r3, [sp, #28]
 800efcc:	2b01      	cmp	r3, #1
 800efce:	d116      	bne.n	800effe <USB_CoreInit+0x8a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800efd0:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800efd4:	4b37      	ldr	r3, [pc, #220]	; (800f0b4 <USB_CoreInit+0x140>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800efd6:	b292      	uxth	r2, r2
 800efd8:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800efdc:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800efe0:	4313      	orrs	r3, r2
 800efe2:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800efe6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800efea:	f043 0306 	orr.w	r3, r3, #6
 800efee:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800eff2:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800eff6:	f043 0320 	orr.w	r3, r3, #32
 800effa:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800effe:	b003      	add	sp, #12
 800f000:	f85d eb04 	ldr.w	lr, [sp], #4
 800f004:	b004      	add	sp, #16
 800f006:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f008:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800f00a:	2100      	movs	r1, #0
    if (count > 200000U)
 800f00c:	4a28      	ldr	r2, [pc, #160]	; (800f0b0 <USB_CoreInit+0x13c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f012:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800f014:	9101      	str	r1, [sp, #4]
 800f016:	e003      	b.n	800f020 <USB_CoreInit+0xac>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f018:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	db2c      	blt.n	800f07a <USB_CoreInit+0x106>
    count++;
 800f020:	9b01      	ldr	r3, [sp, #4]
 800f022:	3301      	adds	r3, #1
 800f024:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f026:	9b01      	ldr	r3, [sp, #4]
 800f028:	4293      	cmp	r3, r2
 800f02a:	d9f5      	bls.n	800f018 <USB_CoreInit+0xa4>
      return HAL_TIMEOUT;
 800f02c:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800f02e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f030:	b9e3      	cbnz	r3, 800f06c <USB_CoreInit+0xf8>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f032:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800f036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f03a:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800f03e:	e7c4      	b.n	800efca <USB_CoreInit+0x56>

  /* Core Soft Reset */
  count = 0U;
 800f040:	2300      	movs	r3, #0

  do
  {
    count++;

    if (count > 200000U)
 800f042:	4a1b      	ldr	r2, [pc, #108]	; (800f0b0 <USB_CoreInit+0x13c>)
  count = 0U;
 800f044:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f046:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800f04a:	f043 0301 	orr.w	r3, r3, #1
 800f04e:	f8cc 3010 	str.w	r3, [ip, #16]
 800f052:	e004      	b.n	800f05e <USB_CoreInit+0xea>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f054:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800f058:	f010 0001 	ands.w	r0, r0, #1
 800f05c:	d0b5      	beq.n	800efca <USB_CoreInit+0x56>
    count++;
 800f05e:	9b00      	ldr	r3, [sp, #0]
 800f060:	3301      	adds	r3, #1
 800f062:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800f064:	9b00      	ldr	r3, [sp, #0]
 800f066:	4293      	cmp	r3, r2
 800f068:	d9f4      	bls.n	800f054 <USB_CoreInit+0xe0>
 800f06a:	e7ad      	b.n	800efc8 <USB_CoreInit+0x54>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f06c:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800f070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f074:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800f078:	e7a7      	b.n	800efca <USB_CoreInit+0x56>
  count = 0U;
 800f07a:	2300      	movs	r3, #0
    if (count > 200000U)
 800f07c:	4a0c      	ldr	r2, [pc, #48]	; (800f0b0 <USB_CoreInit+0x13c>)
  count = 0U;
 800f07e:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f080:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800f084:	f043 0301 	orr.w	r3, r3, #1
 800f088:	f8cc 3010 	str.w	r3, [ip, #16]
 800f08c:	e004      	b.n	800f098 <USB_CoreInit+0x124>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f08e:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800f092:	f010 0001 	ands.w	r0, r0, #1
 800f096:	d0ca      	beq.n	800f02e <USB_CoreInit+0xba>
    count++;
 800f098:	9b01      	ldr	r3, [sp, #4]
 800f09a:	3301      	adds	r3, #1
 800f09c:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f09e:	9b01      	ldr	r3, [sp, #4]
 800f0a0:	4293      	cmp	r3, r2
 800f0a2:	d9f4      	bls.n	800f08e <USB_CoreInit+0x11a>
 800f0a4:	e7c2      	b.n	800f02c <USB_CoreInit+0xb8>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f0a6:	68c3      	ldr	r3, [r0, #12]
 800f0a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f0ac:	60c3      	str	r3, [r0, #12]
 800f0ae:	e77d      	b.n	800efac <USB_CoreInit+0x38>
 800f0b0:	00030d40 	.word	0x00030d40
 800f0b4:	03ee0000 	.word	0x03ee0000

0800f0b8 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800f0b8:	2a02      	cmp	r2, #2
{
 800f0ba:	4603      	mov	r3, r0
  if (speed == USBD_FS_SPEED)
 800f0bc:	d00a      	beq.n	800f0d4 <USB_SetTurnaroundTime+0x1c>
 800f0be:	f44f 5110 	mov.w	r1, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f0c2:	68da      	ldr	r2, [r3, #12]
}
 800f0c4:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f0c6:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800f0ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f0cc:	68da      	ldr	r2, [r3, #12]
 800f0ce:	430a      	orrs	r2, r1
 800f0d0:	60da      	str	r2, [r3, #12]
}
 800f0d2:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f0d4:	4a23      	ldr	r2, [pc, #140]	; (800f164 <USB_SetTurnaroundTime+0xac>)
 800f0d6:	4824      	ldr	r0, [pc, #144]	; (800f168 <USB_SetTurnaroundTime+0xb0>)
 800f0d8:	440a      	add	r2, r1
 800f0da:	4282      	cmp	r2, r0
 800f0dc:	d92c      	bls.n	800f138 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f0de:	4a23      	ldr	r2, [pc, #140]	; (800f16c <USB_SetTurnaroundTime+0xb4>)
 800f0e0:	4823      	ldr	r0, [pc, #140]	; (800f170 <USB_SetTurnaroundTime+0xb8>)
 800f0e2:	440a      	add	r2, r1
 800f0e4:	4282      	cmp	r2, r0
 800f0e6:	d92a      	bls.n	800f13e <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f0e8:	4a22      	ldr	r2, [pc, #136]	; (800f174 <USB_SetTurnaroundTime+0xbc>)
 800f0ea:	4823      	ldr	r0, [pc, #140]	; (800f178 <USB_SetTurnaroundTime+0xc0>)
 800f0ec:	440a      	add	r2, r1
 800f0ee:	4282      	cmp	r2, r0
 800f0f0:	d928      	bls.n	800f144 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f0f2:	4a22      	ldr	r2, [pc, #136]	; (800f17c <USB_SetTurnaroundTime+0xc4>)
 800f0f4:	4822      	ldr	r0, [pc, #136]	; (800f180 <USB_SetTurnaroundTime+0xc8>)
 800f0f6:	440a      	add	r2, r1
 800f0f8:	4282      	cmp	r2, r0
 800f0fa:	d326      	bcc.n	800f14a <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f0fc:	4a21      	ldr	r2, [pc, #132]	; (800f184 <USB_SetTurnaroundTime+0xcc>)
 800f0fe:	4822      	ldr	r0, [pc, #136]	; (800f188 <USB_SetTurnaroundTime+0xd0>)
 800f100:	440a      	add	r2, r1
 800f102:	4282      	cmp	r2, r0
 800f104:	d924      	bls.n	800f150 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f106:	4a21      	ldr	r2, [pc, #132]	; (800f18c <USB_SetTurnaroundTime+0xd4>)
 800f108:	4821      	ldr	r0, [pc, #132]	; (800f190 <USB_SetTurnaroundTime+0xd8>)
 800f10a:	440a      	add	r2, r1
 800f10c:	4282      	cmp	r2, r0
 800f10e:	d322      	bcc.n	800f156 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f110:	4a20      	ldr	r2, [pc, #128]	; (800f194 <USB_SetTurnaroundTime+0xdc>)
 800f112:	4821      	ldr	r0, [pc, #132]	; (800f198 <USB_SetTurnaroundTime+0xe0>)
 800f114:	440a      	add	r2, r1
 800f116:	4282      	cmp	r2, r0
 800f118:	d3d1      	bcc.n	800f0be <USB_SetTurnaroundTime+0x6>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f11a:	4a20      	ldr	r2, [pc, #128]	; (800f19c <USB_SetTurnaroundTime+0xe4>)
 800f11c:	4820      	ldr	r0, [pc, #128]	; (800f1a0 <USB_SetTurnaroundTime+0xe8>)
 800f11e:	440a      	add	r2, r1
 800f120:	4282      	cmp	r2, r0
 800f122:	d31b      	bcc.n	800f15c <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f124:	4a1f      	ldr	r2, [pc, #124]	; (800f1a4 <USB_SetTurnaroundTime+0xec>)
 800f126:	4820      	ldr	r0, [pc, #128]	; (800f1a8 <USB_SetTurnaroundTime+0xf0>)
 800f128:	440a      	add	r2, r1
 800f12a:	4282      	cmp	r2, r0
 800f12c:	bf34      	ite	cc
 800f12e:	f44f 51e0 	movcc.w	r1, #7168	; 0x1c00
 800f132:	f44f 51c0 	movcs.w	r1, #6144	; 0x1800
 800f136:	e7c4      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f138:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 800f13c:	e7c1      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f13e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 800f142:	e7be      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f144:	f44f 5150 	mov.w	r1, #13312	; 0x3400
 800f148:	e7bb      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f14a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800f14e:	e7b8      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f150:	f44f 5130 	mov.w	r1, #11264	; 0x2c00
 800f154:	e7b5      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f156:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 800f15a:	e7b2      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f15c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f160:	e7af      	b.n	800f0c2 <USB_SetTurnaroundTime+0xa>
 800f162:	bf00      	nop
 800f164:	ff275340 	.word	0xff275340
 800f168:	000c34ff 	.word	0x000c34ff
 800f16c:	ff1b1e40 	.word	0xff1b1e40
 800f170:	000f423f 	.word	0x000f423f
 800f174:	ff0bdc00 	.word	0xff0bdc00
 800f178:	00124f7f 	.word	0x00124f7f
 800f17c:	fef98c80 	.word	0xfef98c80
 800f180:	0013d620 	.word	0x0013d620
 800f184:	fee5b660 	.word	0xfee5b660
 800f188:	0016e35f 	.word	0x0016e35f
 800f18c:	feced300 	.word	0xfeced300
 800f190:	001b7740 	.word	0x001b7740
 800f194:	feb35bc0 	.word	0xfeb35bc0
 800f198:	002191c0 	.word	0x002191c0
 800f19c:	fe91ca00 	.word	0xfe91ca00
 800f1a0:	00387520 	.word	0x00387520
 800f1a4:	fe5954e0 	.word	0xfe5954e0
 800f1a8:	00419ce0 	.word	0x00419ce0

0800f1ac <USB_EnableGlobalInt>:
{
 800f1ac:	4603      	mov	r3, r0
}
 800f1ae:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f1b0:	689a      	ldr	r2, [r3, #8]
 800f1b2:	f042 0201 	orr.w	r2, r2, #1
 800f1b6:	609a      	str	r2, [r3, #8]
}
 800f1b8:	4770      	bx	lr
 800f1ba:	bf00      	nop

0800f1bc <USB_DisableGlobalInt>:
{
 800f1bc:	4603      	mov	r3, r0
}
 800f1be:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f1c0:	689a      	ldr	r2, [r3, #8]
 800f1c2:	f022 0201 	bic.w	r2, r2, #1
 800f1c6:	609a      	str	r2, [r3, #8]
}
 800f1c8:	4770      	bx	lr
 800f1ca:	bf00      	nop

0800f1cc <USB_SetCurrentMode>:
{
 800f1cc:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f1ce:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800f1d0:	2901      	cmp	r1, #1
{
 800f1d2:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f1d4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f1d8:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800f1da:	d017      	beq.n	800f20c <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800f1dc:	b9a1      	cbnz	r1, 800f208 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f1de:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800f1e0:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f1e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f1e6:	60c3      	str	r3, [r0, #12]
 800f1e8:	e001      	b.n	800f1ee <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f1ea:	2c32      	cmp	r4, #50	; 0x32
 800f1ec:	d00c      	beq.n	800f208 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800f1ee:	2001      	movs	r0, #1
      ms++;
 800f1f0:	4404      	add	r4, r0
      HAL_Delay(1U);
 800f1f2:	f7f7 ff7b 	bl	80070ec <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800f1f6:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f1f8:	07db      	lsls	r3, r3, #31
 800f1fa:	d4f6      	bmi.n	800f1ea <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800f1fc:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800f200:	fab0 f080 	clz	r0, r0
 800f204:	0940      	lsrs	r0, r0, #5
}
 800f206:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800f208:	2001      	movs	r0, #1
}
 800f20a:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f20c:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800f20e:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f210:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f214:	60c3      	str	r3, [r0, #12]
 800f216:	e001      	b.n	800f21c <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f218:	2c32      	cmp	r4, #50	; 0x32
 800f21a:	d0f5      	beq.n	800f208 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800f21c:	2001      	movs	r0, #1
      ms++;
 800f21e:	4404      	add	r4, r0
      HAL_Delay(1U);
 800f220:	f7f7 ff64 	bl	80070ec <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800f224:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f226:	07da      	lsls	r2, r3, #31
 800f228:	d5f6      	bpl.n	800f218 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800f22a:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800f22e:	fab0 f080 	clz	r0, r0
 800f232:	0940      	lsrs	r0, r0, #5
 800f234:	e7e7      	b.n	800f206 <USB_SetCurrentMode+0x3a>
 800f236:	bf00      	nop

0800f238 <USB_DevInit>:
{
 800f238:	b084      	sub	sp, #16
 800f23a:	4684      	mov	ip, r0
 800f23c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f240:	b083      	sub	sp, #12
 800f242:	ac0b      	add	r4, sp, #44	; 0x2c
 800f244:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800f248:	2300      	movs	r3, #0
 800f24a:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800f24c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800f250:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800f254:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800f258:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800f25c:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800f260:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800f264:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800f268:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800f26c:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800f270:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800f274:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800f278:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800f27c:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800f280:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800f284:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800f288:	2c00      	cmp	r4, #0
 800f28a:	f040 80b3 	bne.w	800f3f4 <USB_DevInit+0x1bc>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f28e:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800f292:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
 800f296:	f043 0302 	orr.w	r3, r3, #2
 800f29a:	f8ce 3004 	str.w	r3, [lr, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f29e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f2a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f2a4:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f2a6:	6803      	ldr	r3, [r0, #0]
 800f2a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f2ac:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f2ae:	6803      	ldr	r3, [r0, #0]
 800f2b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2b4:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	f8cc 3e00 	str.w	r3, [ip, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f2bc:	f8de 3000 	ldr.w	r3, [lr]
 800f2c0:	f8ce 3000 	str.w	r3, [lr]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f2c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f2c6:	2b01      	cmp	r3, #1
 800f2c8:	f000 80c3 	beq.w	800f452 <USB_DevInit+0x21a>
  USBx_DEVICE->DCFG |= speed;
 800f2cc:	f8de 3000 	ldr.w	r3, [lr]
 800f2d0:	f043 0303 	orr.w	r3, r3, #3
 800f2d4:	f8ce 3000 	str.w	r3, [lr]
  __IO uint32_t count = 0U;
 800f2d8:	2300      	movs	r3, #0
    if (count > 200000U)
 800f2da:	4a65      	ldr	r2, [pc, #404]	; (800f470 <USB_DevInit+0x238>)
  __IO uint32_t count = 0U;
 800f2dc:	9300      	str	r3, [sp, #0]
 800f2de:	e004      	b.n	800f2ea <USB_DevInit+0xb2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f2e0:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f2c0 809f 	blt.w	800f428 <USB_DevInit+0x1f0>
    count++;
 800f2ea:	9b00      	ldr	r3, [sp, #0]
 800f2ec:	3301      	adds	r3, #1
 800f2ee:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800f2f0:	9b00      	ldr	r3, [sp, #0]
 800f2f2:	4293      	cmp	r3, r2
 800f2f4:	d9f4      	bls.n	800f2e0 <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 800f2f6:	2001      	movs	r0, #1
  __IO uint32_t count = 0U;
 800f2f8:	2300      	movs	r3, #0
    if (count > 200000U)
 800f2fa:	4a5d      	ldr	r2, [pc, #372]	; (800f470 <USB_DevInit+0x238>)
  __IO uint32_t count = 0U;
 800f2fc:	9301      	str	r3, [sp, #4]
 800f2fe:	e003      	b.n	800f308 <USB_DevInit+0xd0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f300:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800f304:	2b00      	cmp	r3, #0
 800f306:	db7c      	blt.n	800f402 <USB_DevInit+0x1ca>
    count++;
 800f308:	9b01      	ldr	r3, [sp, #4]
 800f30a:	3301      	adds	r3, #1
 800f30c:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f30e:	9b01      	ldr	r3, [sp, #4]
 800f310:	4293      	cmp	r3, r2
 800f312:	d9f5      	bls.n	800f300 <USB_DevInit+0xc8>
    ret = HAL_ERROR;
 800f314:	2001      	movs	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800f316:	2200      	movs	r2, #0
 800f318:	f8ce 2010 	str.w	r2, [lr, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f31c:	f8ce 2014 	str.w	r2, [lr, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f320:	f8ce 201c 	str.w	r2, [lr, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f324:	b1d1      	cbz	r1, 800f35c <USB_DevInit+0x124>
 800f326:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f32a:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f32e:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800f332:	4616      	mov	r6, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f334:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800f338:	e006      	b.n	800f348 <USB_DevInit+0x110>
      USBx_INEP(i)->DIEPCTL = 0U;
 800f33a:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f33c:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f33e:	611e      	str	r6, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f340:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f342:	3320      	adds	r3, #32
 800f344:	4291      	cmp	r1, r2
 800f346:	d039      	beq.n	800f3bc <USB_DevInit+0x184>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f348:	681d      	ldr	r5, [r3, #0]
 800f34a:	2d00      	cmp	r5, #0
 800f34c:	daf5      	bge.n	800f33a <USB_DevInit+0x102>
      if (i == 0U)
 800f34e:	b112      	cbz	r2, 800f356 <USB_DevInit+0x11e>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f350:	f8c3 8000 	str.w	r8, [r3]
 800f354:	e7f2      	b.n	800f33c <USB_DevInit+0x104>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f356:	f8c3 9000 	str.w	r9, [r3]
 800f35a:	e7ef      	b.n	800f33c <USB_DevInit+0x104>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f35c:	f8de 3010 	ldr.w	r3, [lr, #16]
  USBx->GINTMSK = 0U;
 800f360:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f362:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f366:	f8ce 3010 	str.w	r3, [lr, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f36a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800f36e:	f8cc 2018 	str.w	r2, [ip, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f372:	f8cc 3014 	str.w	r3, [ip, #20]
  if (cfg.dma_enable == 0U)
 800f376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f378:	b92b      	cbnz	r3, 800f386 <USB_DevInit+0x14e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f37a:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800f37e:	f043 0310 	orr.w	r3, r3, #16
 800f382:	f8cc 3018 	str.w	r3, [ip, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f386:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800f38a:	4b3a      	ldr	r3, [pc, #232]	; (800f474 <USB_DevInit+0x23c>)
 800f38c:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800f38e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f390:	f8cc 3018 	str.w	r3, [ip, #24]
  if (cfg.Sof_enable != 0U)
 800f394:	b12a      	cbz	r2, 800f3a2 <USB_DevInit+0x16a>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f396:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800f39a:	f043 0308 	orr.w	r3, r3, #8
 800f39e:	f8cc 3018 	str.w	r3, [ip, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800f3a2:	2c01      	cmp	r4, #1
 800f3a4:	d105      	bne.n	800f3b2 <USB_DevInit+0x17a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f3a6:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800f3aa:	4b33      	ldr	r3, [pc, #204]	; (800f478 <USB_DevInit+0x240>)
 800f3ac:	4313      	orrs	r3, r2
 800f3ae:	f8cc 3018 	str.w	r3, [ip, #24]
}
 800f3b2:	b003      	add	sp, #12
 800f3b4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f3b8:	b004      	add	sp, #16
 800f3ba:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f3bc:	2200      	movs	r2, #0
 800f3be:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f3c2:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f3c6:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f3ca:	4616      	mov	r6, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f3cc:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800f3d0:	e006      	b.n	800f3e0 <USB_DevInit+0x1a8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f3d2:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f3d4:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f3d6:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f3d8:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f3da:	3320      	adds	r3, #32
 800f3dc:	4291      	cmp	r1, r2
 800f3de:	d0bd      	beq.n	800f35c <USB_DevInit+0x124>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f3e0:	681d      	ldr	r5, [r3, #0]
 800f3e2:	2d00      	cmp	r5, #0
 800f3e4:	daf5      	bge.n	800f3d2 <USB_DevInit+0x19a>
      if (i == 0U)
 800f3e6:	b112      	cbz	r2, 800f3ee <USB_DevInit+0x1b6>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f3e8:	f8c3 8000 	str.w	r8, [r3]
 800f3ec:	e7f2      	b.n	800f3d4 <USB_DevInit+0x19c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f3ee:	f8c3 9000 	str.w	r9, [r3]
 800f3f2:	e7ef      	b.n	800f3d4 <USB_DevInit+0x19c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f3f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f3f6:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f3fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f3fe:	6383      	str	r3, [r0, #56]	; 0x38
 800f400:	e759      	b.n	800f2b6 <USB_DevInit+0x7e>
  count = 0U;
 800f402:	2300      	movs	r3, #0
    if (count > 200000U)
 800f404:	4a1a      	ldr	r2, [pc, #104]	; (800f470 <USB_DevInit+0x238>)
  count = 0U;
 800f406:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f408:	2310      	movs	r3, #16
 800f40a:	f8cc 3010 	str.w	r3, [ip, #16]
 800f40e:	e004      	b.n	800f41a <USB_DevInit+0x1e2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f410:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800f414:	06db      	lsls	r3, r3, #27
 800f416:	f57f af7e 	bpl.w	800f316 <USB_DevInit+0xde>
    count++;
 800f41a:	9b01      	ldr	r3, [sp, #4]
 800f41c:	3301      	adds	r3, #1
 800f41e:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f420:	9b01      	ldr	r3, [sp, #4]
 800f422:	4293      	cmp	r3, r2
 800f424:	d9f4      	bls.n	800f410 <USB_DevInit+0x1d8>
 800f426:	e775      	b.n	800f314 <USB_DevInit+0xdc>
  count = 0U;
 800f428:	2300      	movs	r3, #0
    if (count > 200000U)
 800f42a:	4a11      	ldr	r2, [pc, #68]	; (800f470 <USB_DevInit+0x238>)
  count = 0U;
 800f42c:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f42e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800f432:	f8cc 3010 	str.w	r3, [ip, #16]
 800f436:	e005      	b.n	800f444 <USB_DevInit+0x20c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f438:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800f43c:	f010 0020 	ands.w	r0, r0, #32
 800f440:	f43f af5a 	beq.w	800f2f8 <USB_DevInit+0xc0>
    count++;
 800f444:	9b00      	ldr	r3, [sp, #0]
 800f446:	3301      	adds	r3, #1
 800f448:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800f44a:	9b00      	ldr	r3, [sp, #0]
 800f44c:	4293      	cmp	r3, r2
 800f44e:	d9f3      	bls.n	800f438 <USB_DevInit+0x200>
 800f450:	e751      	b.n	800f2f6 <USB_DevInit+0xbe>
    if (cfg.speed == USBD_HS_SPEED)
 800f452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f454:	b923      	cbnz	r3, 800f460 <USB_DevInit+0x228>
  USBx_DEVICE->DCFG |= speed;
 800f456:	f8de 3000 	ldr.w	r3, [lr]
 800f45a:	f8ce 3000 	str.w	r3, [lr]
  return HAL_OK;
 800f45e:	e73b      	b.n	800f2d8 <USB_DevInit+0xa0>
  USBx_DEVICE->DCFG |= speed;
 800f460:	f8de 3000 	ldr.w	r3, [lr]
 800f464:	f043 0301 	orr.w	r3, r3, #1
 800f468:	f8ce 3000 	str.w	r3, [lr]
  return HAL_OK;
 800f46c:	e734      	b.n	800f2d8 <USB_DevInit+0xa0>
 800f46e:	bf00      	nop
 800f470:	00030d40 	.word	0x00030d40
 800f474:	803c3800 	.word	0x803c3800
 800f478:	40000004 	.word	0x40000004

0800f47c <USB_FlushTxFifo>:
{
 800f47c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800f47e:	2300      	movs	r3, #0
    if (count > 200000U)
 800f480:	4a12      	ldr	r2, [pc, #72]	; (800f4cc <USB_FlushTxFifo+0x50>)
  __IO uint32_t count = 0U;
 800f482:	9301      	str	r3, [sp, #4]
 800f484:	e002      	b.n	800f48c <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f486:	6903      	ldr	r3, [r0, #16]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	db08      	blt.n	800f49e <USB_FlushTxFifo+0x22>
    count++;
 800f48c:	9b01      	ldr	r3, [sp, #4]
 800f48e:	3301      	adds	r3, #1
 800f490:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f492:	9b01      	ldr	r3, [sp, #4]
 800f494:	4293      	cmp	r3, r2
 800f496:	d9f6      	bls.n	800f486 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 800f498:	2003      	movs	r0, #3
}
 800f49a:	b002      	add	sp, #8
 800f49c:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f49e:	0189      	lsls	r1, r1, #6
  count = 0U;
 800f4a0:	2300      	movs	r3, #0
    if (count > 200000U)
 800f4a2:	4a0a      	ldr	r2, [pc, #40]	; (800f4cc <USB_FlushTxFifo+0x50>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f4a4:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 800f4a8:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f4aa:	6101      	str	r1, [r0, #16]
 800f4ac:	e003      	b.n	800f4b6 <USB_FlushTxFifo+0x3a>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f4ae:	6903      	ldr	r3, [r0, #16]
 800f4b0:	f013 0320 	ands.w	r3, r3, #32
 800f4b4:	d006      	beq.n	800f4c4 <USB_FlushTxFifo+0x48>
    count++;
 800f4b6:	9b01      	ldr	r3, [sp, #4]
 800f4b8:	3301      	adds	r3, #1
 800f4ba:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800f4bc:	9b01      	ldr	r3, [sp, #4]
 800f4be:	4293      	cmp	r3, r2
 800f4c0:	d9f5      	bls.n	800f4ae <USB_FlushTxFifo+0x32>
 800f4c2:	e7e9      	b.n	800f498 <USB_FlushTxFifo+0x1c>
  return HAL_OK;
 800f4c4:	4618      	mov	r0, r3
}
 800f4c6:	b002      	add	sp, #8
 800f4c8:	4770      	bx	lr
 800f4ca:	bf00      	nop
 800f4cc:	00030d40 	.word	0x00030d40

0800f4d0 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f4d0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f4d4:	f013 0006 	ands.w	r0, r3, #6
 800f4d8:	d004      	beq.n	800f4e4 <USB_GetDevSpeed+0x14>
    speed = 0xFU;
 800f4da:	f013 0f02 	tst.w	r3, #2
 800f4de:	bf14      	ite	ne
 800f4e0:	2002      	movne	r0, #2
 800f4e2:	200f      	moveq	r0, #15
}
 800f4e4:	4770      	bx	lr
 800f4e6:	bf00      	nop

0800f4e8 <USB_ActivateEndpoint>:
{
 800f4e8:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800f4ea:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f4ec:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800f4ee:	2b01      	cmp	r3, #1
 800f4f0:	d020      	beq.n	800f534 <USB_ActivateEndpoint+0x4c>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f4f2:	f002 0c0f 	and.w	ip, r2, #15
 800f4f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f4fa:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f4fe:	eb00 1242 	add.w	r2, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f502:	fa03 f30c 	lsl.w	r3, r3, ip
 800f506:	4323      	orrs	r3, r4
 800f508:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f50c:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 800f510:	041b      	lsls	r3, r3, #16
 800f512:	d40c      	bmi.n	800f52e <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f514:	688b      	ldr	r3, [r1, #8]
 800f516:	f8d2 4b00 	ldr.w	r4, [r2, #2816]	; 0xb00
 800f51a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f51e:	7908      	ldrb	r0, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f520:	4914      	ldr	r1, [pc, #80]	; (800f574 <USB_ActivateEndpoint+0x8c>)
 800f522:	4323      	orrs	r3, r4
 800f524:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 800f528:	4319      	orrs	r1, r3
 800f52a:	f8c2 1b00 	str.w	r1, [r2, #2816]	; 0xb00
}
 800f52e:	2000      	movs	r0, #0
 800f530:	bc30      	pop	{r4, r5}
 800f532:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f534:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800f538:	f002 050f 	and.w	r5, r2, #15
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f53c:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f540:	40ab      	lsls	r3, r5
 800f542:	69e5      	ldr	r5, [r4, #28]
 800f544:	432b      	orrs	r3, r5
 800f546:	61e3      	str	r3, [r4, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f548:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f54c:	041c      	lsls	r4, r3, #16
 800f54e:	d4ee      	bmi.n	800f52e <USB_ActivateEndpoint+0x46>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f550:	688b      	ldr	r3, [r1, #8]
 800f552:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800f556:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f55a:	790c      	ldrb	r4, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f55c:	4905      	ldr	r1, [pc, #20]	; (800f574 <USB_ActivateEndpoint+0x8c>)
 800f55e:	432b      	orrs	r3, r5
 800f560:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800f564:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
 800f568:	4319      	orrs	r1, r3
}
 800f56a:	bc30      	pop	{r4, r5}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f56c:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800f570:	2000      	movs	r0, #0
 800f572:	4770      	bx	lr
 800f574:	10008000 	.word	0x10008000

0800f578 <USB_DeactivateEndpoint>:
  if (ep->is_in == 1U)
 800f578:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f57a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f57c:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f57e:	eb00 1c43 	add.w	ip, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800f582:	d02a      	beq.n	800f5da <USB_DeactivateEndpoint+0x62>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f584:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800f588:	2a00      	cmp	r2, #0
 800f58a:	db19      	blt.n	800f5c0 <USB_DeactivateEndpoint+0x48>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f58c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800f590:	f003 030f 	and.w	r3, r3, #15
 800f594:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800f598:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f59c:	4a23      	ldr	r2, [pc, #140]	; (800f62c <USB_DeactivateEndpoint+0xb4>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f59e:	ea21 0103 	bic.w	r1, r1, r3
 800f5a2:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f5a6:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800f5aa:	ea21 0303 	bic.w	r3, r1, r3
 800f5ae:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f5b2:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f5b4:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	; 0xb00
 800f5b8:	401a      	ands	r2, r3
 800f5ba:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
}
 800f5be:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f5c0:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800f5c4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f5c8:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f5cc:	f8dc 2b00 	ldr.w	r2, [ip, #2816]	; 0xb00
 800f5d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f5d4:	f8cc 2b00 	str.w	r2, [ip, #2816]	; 0xb00
 800f5d8:	e7d8      	b.n	800f58c <USB_DeactivateEndpoint+0x14>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f5da:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800f5de:	2a00      	cmp	r2, #0
 800f5e0:	da0b      	bge.n	800f5fa <USB_DeactivateEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f5e2:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800f5e6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f5ea:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f5ee:	f8dc 2900 	ldr.w	r2, [ip, #2304]	; 0x900
 800f5f2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f5f6:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f5fa:	f003 020f 	and.w	r2, r3, #15
 800f5fe:	2301      	movs	r3, #1
 800f600:	f8d0 183c 	ldr.w	r1, [r0, #2108]	; 0x83c
 800f604:	4093      	lsls	r3, r2
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f606:	4a0a      	ldr	r2, [pc, #40]	; (800f630 <USB_DeactivateEndpoint+0xb8>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f608:	ea21 0103 	bic.w	r1, r1, r3
 800f60c:	f8c0 183c 	str.w	r1, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f610:	f8d0 181c 	ldr.w	r1, [r0, #2076]	; 0x81c
 800f614:	ea21 0303 	bic.w	r3, r1, r3
 800f618:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800f61c:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f61e:	f8dc 3900 	ldr.w	r3, [ip, #2304]	; 0x900
 800f622:	401a      	ands	r2, r3
 800f624:	f8cc 2900 	str.w	r2, [ip, #2304]	; 0x900
}
 800f628:	4770      	bx	lr
 800f62a:	bf00      	nop
 800f62c:	eff37800 	.word	0xeff37800
 800f630:	ec337800 	.word	0xec337800

0800f634 <USB_EPStartXfer>:
{
 800f634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800f638:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f63a:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800f63c:	2b01      	cmp	r3, #1
 800f63e:	d045      	beq.n	800f6cc <USB_EPStartXfer+0x98>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f640:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 800f644:	4e9a      	ldr	r6, [pc, #616]	; (800f8b0 <USB_EPStartXfer+0x27c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f646:	4d9b      	ldr	r5, [pc, #620]	; (800f8b4 <USB_EPStartXfer+0x280>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f648:	f8d3 7b10 	ldr.w	r7, [r3, #2832]	; 0xb10
 800f64c:	f503 6c30 	add.w	ip, r3, #2816	; 0xb00
 800f650:	403e      	ands	r6, r7
 800f652:	f8c3 6b10 	str.w	r6, [r3, #2832]	; 0xb10
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f656:	f8d3 6b10 	ldr.w	r6, [r3, #2832]	; 0xb10
 800f65a:	4035      	ands	r5, r6
 800f65c:	f8c3 5b10 	str.w	r5, [r3, #2832]	; 0xb10
    if (epnum == 0U)
 800f660:	bb7c      	cbnz	r4, 800f6c2 <USB_EPStartXfer+0x8e>
      if (ep->xfer_len > 0U)
 800f662:	690c      	ldr	r4, [r1, #16]
 800f664:	2c00      	cmp	r4, #0
 800f666:	f040 8093 	bne.w	800f790 <USB_EPStartXfer+0x15c>
        if (ep->xfer_len > ep->maxpacket)
 800f66a:	688c      	ldr	r4, [r1, #8]
      ep->xfer_size = ep->maxpacket;
 800f66c:	620c      	str	r4, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f66e:	f8dc 5010 	ldr.w	r5, [ip, #16]
 800f672:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800f676:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f678:	ea44 0405 	orr.w	r4, r4, r5
 800f67c:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f680:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800f684:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800f688:	f8cc 4010 	str.w	r4, [ip, #16]
    if (dma == 1U)
 800f68c:	f000 80a1 	beq.w	800f7d2 <USB_EPStartXfer+0x19e>
    if (ep->type == EP_TYPE_ISOC)
 800f690:	790a      	ldrb	r2, [r1, #4]
 800f692:	2a01      	cmp	r2, #1
 800f694:	d10c      	bne.n	800f6b0 <USB_EPStartXfer+0x7c>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f696:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800f69a:	f412 7f80 	tst.w	r2, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f69e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800f6a2:	bf0c      	ite	eq
 800f6a4:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f6a8:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800f6ac:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f6b0:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
}
 800f6b4:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f6b6:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f6ba:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 800f6be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (ep->xfer_len == 0U)
 800f6c2:	690c      	ldr	r4, [r1, #16]
 800f6c4:	2c00      	cmp	r4, #0
 800f6c6:	d166      	bne.n	800f796 <USB_EPStartXfer+0x162>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f6c8:	688c      	ldr	r4, [r1, #8]
 800f6ca:	e7d0      	b.n	800f66e <USB_EPStartXfer+0x3a>
    if (ep->xfer_len == 0U)
 800f6cc:	690b      	ldr	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f6ce:	eb00 1644 	add.w	r6, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 800f6d2:	bb2b      	cbnz	r3, 800f720 <USB_EPStartXfer+0xec>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f6d4:	f8d6 c910 	ldr.w	ip, [r6, #2320]	; 0x910
    if (dma == 1U)
 800f6d8:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f6da:	4f76      	ldr	r7, [pc, #472]	; (800f8b4 <USB_EPStartXfer+0x280>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f6dc:	4d74      	ldr	r5, [pc, #464]	; (800f8b0 <USB_EPStartXfer+0x27c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f6de:	ea0c 0707 	and.w	r7, ip, r7
 800f6e2:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f6e6:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800f6ea:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800f6ee:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f6f2:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800f6f6:	ea05 0507 	and.w	r5, r5, r7
 800f6fa:	f8c6 5910 	str.w	r5, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f6fe:	f506 6510 	add.w	r5, r6, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 800f702:	790f      	ldrb	r7, [r1, #4]
    if (dma == 1U)
 800f704:	f000 80b1 	beq.w	800f86a <USB_EPStartXfer+0x236>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f708:	f8d6 c900 	ldr.w	ip, [r6, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f70c:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f70e:	f04c 4c04 	orr.w	ip, ip, #2214592512	; 0x84000000
 800f712:	f8c6 c900 	str.w	ip, [r6, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800f716:	f000 8088 	beq.w	800f82a <USB_EPStartXfer+0x1f6>
}
 800f71a:	2000      	movs	r0, #0
 800f71c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f720:	f8d6 c910 	ldr.w	ip, [r6, #2320]	; 0x910
 800f724:	4f62      	ldr	r7, [pc, #392]	; (800f8b0 <USB_EPStartXfer+0x27c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f726:	4d63      	ldr	r5, [pc, #396]	; (800f8b4 <USB_EPStartXfer+0x280>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f728:	ea0c 0707 	and.w	r7, ip, r7
 800f72c:	f8c6 7910 	str.w	r7, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f730:	f8d6 7910 	ldr.w	r7, [r6, #2320]	; 0x910
 800f734:	403d      	ands	r5, r7
 800f736:	f8c6 5910 	str.w	r5, [r6, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f73a:	f506 6510 	add.w	r5, r6, #2304	; 0x900
      if (epnum == 0U)
 800f73e:	2c00      	cmp	r4, #0
 800f740:	d14e      	bne.n	800f7e0 <USB_EPStartXfer+0x1ac>
        if (ep->xfer_len > ep->maxpacket)
 800f742:	688f      	ldr	r7, [r1, #8]
 800f744:	42bb      	cmp	r3, r7
 800f746:	f200 80a0 	bhi.w	800f88a <USB_EPStartXfer+0x256>
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f74a:	692f      	ldr	r7, [r5, #16]
 800f74c:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800f750:	612f      	str	r7, [r5, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f752:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f756:	f3c3 0712 	ubfx	r7, r3, #0, #19
 800f75a:	ea47 070c 	orr.w	r7, r7, ip
 800f75e:	612f      	str	r7, [r5, #16]
      if (ep->type == EP_TYPE_ISOC)
 800f760:	790f      	ldrb	r7, [r1, #4]
 800f762:	2f01      	cmp	r7, #1
 800f764:	d04d      	beq.n	800f802 <USB_EPStartXfer+0x1ce>
    if (dma == 1U)
 800f766:	2a01      	cmp	r2, #1
 800f768:	f000 808a 	beq.w	800f880 <USB_EPStartXfer+0x24c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f76c:	f8d6 2900 	ldr.w	r2, [r6, #2304]	; 0x900
 800f770:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f774:	f8c6 2900 	str.w	r2, [r6, #2304]	; 0x900
        if (ep->xfer_len > 0U)
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d0ce      	beq.n	800f71a <USB_EPStartXfer+0xe6>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f77c:	f004 040f 	and.w	r4, r4, #15
 800f780:	2301      	movs	r3, #1
 800f782:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800f786:	40a3      	lsls	r3, r4
 800f788:	4313      	orrs	r3, r2
 800f78a:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800f78e:	e7c4      	b.n	800f71a <USB_EPStartXfer+0xe6>
        ep->xfer_len = ep->maxpacket;
 800f790:	688c      	ldr	r4, [r1, #8]
 800f792:	610c      	str	r4, [r1, #16]
 800f794:	e76a      	b.n	800f66c <USB_EPStartXfer+0x38>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f796:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800f798:	2a01      	cmp	r2, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f79a:	4e47      	ldr	r6, [pc, #284]	; (800f8b8 <USB_EPStartXfer+0x284>)
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f79c:	442c      	add	r4, r5
 800f79e:	f104 34ff 	add.w	r4, r4, #4294967295
 800f7a2:	fbb4 f4f5 	udiv	r4, r4, r5
 800f7a6:	b2a4      	uxth	r4, r4
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f7a8:	fb04 f505 	mul.w	r5, r4, r5
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f7ac:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 800f7b0:	f8dc 6010 	ldr.w	r6, [ip, #16]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f7b4:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f7b6:	f3c5 0512 	ubfx	r5, r5, #0, #19
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f7ba:	ea44 0406 	orr.w	r4, r4, r6
 800f7be:	f8cc 4010 	str.w	r4, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f7c2:	f8dc 4010 	ldr.w	r4, [ip, #16]
 800f7c6:	ea45 0504 	orr.w	r5, r5, r4
 800f7ca:	f8cc 5010 	str.w	r5, [ip, #16]
    if (dma == 1U)
 800f7ce:	f47f af5f 	bne.w	800f690 <USB_EPStartXfer+0x5c>
      if ((uint32_t)ep->xfer_buff != 0U)
 800f7d2:	68ca      	ldr	r2, [r1, #12]
 800f7d4:	2a00      	cmp	r2, #0
 800f7d6:	f43f af5b 	beq.w	800f690 <USB_EPStartXfer+0x5c>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f7da:	f8cc 2014 	str.w	r2, [ip, #20]
 800f7de:	e757      	b.n	800f690 <USB_EPStartXfer+0x5c>
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f7e0:	f8d1 e008 	ldr.w	lr, [r1, #8]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f7e4:	4f34      	ldr	r7, [pc, #208]	; (800f8b8 <USB_EPStartXfer+0x284>)
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f7e6:	eb03 0c0e 	add.w	ip, r3, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f7ea:	f8d5 8010 	ldr.w	r8, [r5, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f7ee:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f7f2:	fbbc fcfe 	udiv	ip, ip, lr
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f7f6:	ea07 47cc 	and.w	r7, r7, ip, lsl #19
 800f7fa:	ea47 0708 	orr.w	r7, r7, r8
 800f7fe:	612f      	str	r7, [r5, #16]
 800f800:	e7a7      	b.n	800f752 <USB_EPStartXfer+0x11e>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f802:	f8d5 c010 	ldr.w	ip, [r5, #16]
    if (dma == 1U)
 800f806:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f808:	f02c 4cc0 	bic.w	ip, ip, #1610612736	; 0x60000000
 800f80c:	f8c5 c010 	str.w	ip, [r5, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f810:	f8d5 c010 	ldr.w	ip, [r5, #16]
 800f814:	f04c 5c00 	orr.w	ip, ip, #536870912	; 0x20000000
 800f818:	f8c5 c010 	str.w	ip, [r5, #16]
    if (dma == 1U)
 800f81c:	d038      	beq.n	800f890 <USB_EPStartXfer+0x25c>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f81e:	f8d6 7900 	ldr.w	r7, [r6, #2304]	; 0x900
 800f822:	f047 4704 	orr.w	r7, r7, #2214592512	; 0x84000000
 800f826:	f8c6 7900 	str.w	r7, [r6, #2304]	; 0x900
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f82a:	f8d0 6808 	ldr.w	r6, [r0, #2056]	; 0x808
 800f82e:	f416 7f80 	tst.w	r6, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f832:	682e      	ldr	r6, [r5, #0]
 800f834:	bf0c      	ite	eq
 800f836:	f046 5600 	orreq.w	r6, r6, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f83a:	f046 5680 	orrne.w	r6, r6, #268435456	; 0x10000000
 800f83e:	602e      	str	r6, [r5, #0]
  if (dma == 0U)
 800f840:	2a00      	cmp	r2, #0
 800f842:	f47f af6a 	bne.w	800f71a <USB_EPStartXfer+0xe6>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f846:	b29b      	uxth	r3, r3
 800f848:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800f84a:	089a      	lsrs	r2, r3, #2
 800f84c:	f43f af65 	beq.w	800f71a <USB_EPStartXfer+0xe6>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f850:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f852:	eb00 3404 	add.w	r4, r0, r4, lsl #12
 800f856:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 800f85a:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
 800f85e:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800f862:	4299      	cmp	r1, r3
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f864:	6022      	str	r2, [r4, #0]
    for (i = 0U; i < count32b; i++)
 800f866:	d1fa      	bne.n	800f85e <USB_EPStartXfer+0x22a>
 800f868:	e757      	b.n	800f71a <USB_EPStartXfer+0xe6>
      if ((uint32_t)ep->dma_addr != 0U)
 800f86a:	69cb      	ldr	r3, [r1, #28]
 800f86c:	b95b      	cbnz	r3, 800f886 <USB_EPStartXfer+0x252>
      if (ep->type == EP_TYPE_ISOC)
 800f86e:	2f01      	cmp	r7, #1
 800f870:	d011      	beq.n	800f896 <USB_EPStartXfer+0x262>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f872:	682b      	ldr	r3, [r5, #0]
}
 800f874:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f876:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f87a:	602b      	str	r3, [r5, #0]
}
 800f87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800f880:	69cb      	ldr	r3, [r1, #28]
 800f882:	2b00      	cmp	r3, #0
 800f884:	d0f5      	beq.n	800f872 <USB_EPStartXfer+0x23e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f886:	616b      	str	r3, [r5, #20]
 800f888:	e7f1      	b.n	800f86e <USB_EPStartXfer+0x23a>
          ep->xfer_len = ep->maxpacket;
 800f88a:	463b      	mov	r3, r7
 800f88c:	610f      	str	r7, [r1, #16]
 800f88e:	e75c      	b.n	800f74a <USB_EPStartXfer+0x116>
      if ((uint32_t)ep->dma_addr != 0U)
 800f890:	69cb      	ldr	r3, [r1, #28]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d1f7      	bne.n	800f886 <USB_EPStartXfer+0x252>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f896:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800f89a:	f413 7f80 	tst.w	r3, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f89e:	682b      	ldr	r3, [r5, #0]
 800f8a0:	bf0c      	ite	eq
 800f8a2:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f8a6:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800f8aa:	602b      	str	r3, [r5, #0]
 800f8ac:	e7e1      	b.n	800f872 <USB_EPStartXfer+0x23e>
 800f8ae:	bf00      	nop
 800f8b0:	fff80000 	.word	0xfff80000
 800f8b4:	e007ffff 	.word	0xe007ffff
 800f8b8:	1ff80000 	.word	0x1ff80000

0800f8bc <USB_EPStopXfer>:
  __IO uint32_t count = 0U;
 800f8bc:	2300      	movs	r3, #0
{
 800f8be:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800f8c0:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 800f8c2:	784b      	ldrb	r3, [r1, #1]
 800f8c4:	2b01      	cmp	r3, #1
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f8c6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f8c8:	d020      	beq.n	800f90c <USB_EPStopXfer+0x50>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f8ca:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800f8ce:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800f8d2:	6803      	ldr	r3, [r0, #0]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	db02      	blt.n	800f8de <USB_EPStopXfer+0x22>
  HAL_StatusTypeDef ret = HAL_OK;
 800f8d8:	2000      	movs	r0, #0
}
 800f8da:	b002      	add	sp, #8
 800f8dc:	4770      	bx	lr
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f8de:	6803      	ldr	r3, [r0, #0]
        if (count > 10000U)
 800f8e0:	f242 7210 	movw	r2, #10000	; 0x2710
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f8e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f8e8:	6003      	str	r3, [r0, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f8ea:	6803      	ldr	r3, [r0, #0]
 800f8ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f8f0:	6003      	str	r3, [r0, #0]
 800f8f2:	e002      	b.n	800f8fa <USB_EPStopXfer+0x3e>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f8f4:	6803      	ldr	r3, [r0, #0]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	daee      	bge.n	800f8d8 <USB_EPStopXfer+0x1c>
        count++;
 800f8fa:	9b01      	ldr	r3, [sp, #4]
 800f8fc:	3301      	adds	r3, #1
 800f8fe:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800f900:	9b01      	ldr	r3, [sp, #4]
 800f902:	4293      	cmp	r3, r2
 800f904:	d9f6      	bls.n	800f8f4 <USB_EPStopXfer+0x38>
          ret = HAL_ERROR;
 800f906:	2001      	movs	r0, #1
}
 800f908:	b002      	add	sp, #8
 800f90a:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f90c:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 800f910:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800f914:	681a      	ldr	r2, [r3, #0]
 800f916:	2a00      	cmp	r2, #0
 800f918:	dade      	bge.n	800f8d8 <USB_EPStopXfer+0x1c>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f91a:	681a      	ldr	r2, [r3, #0]
        if (count > 10000U)
 800f91c:	f242 7110 	movw	r1, #10000	; 0x2710
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f920:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800f924:	601a      	str	r2, [r3, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f926:	681a      	ldr	r2, [r3, #0]
 800f928:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800f92c:	601a      	str	r2, [r3, #0]
 800f92e:	e002      	b.n	800f936 <USB_EPStopXfer+0x7a>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f930:	681a      	ldr	r2, [r3, #0]
 800f932:	2a00      	cmp	r2, #0
 800f934:	dad0      	bge.n	800f8d8 <USB_EPStopXfer+0x1c>
        count++;
 800f936:	9a01      	ldr	r2, [sp, #4]
 800f938:	3201      	adds	r2, #1
 800f93a:	9201      	str	r2, [sp, #4]
        if (count > 10000U)
 800f93c:	9a01      	ldr	r2, [sp, #4]
 800f93e:	428a      	cmp	r2, r1
 800f940:	d9f6      	bls.n	800f930 <USB_EPStopXfer+0x74>
 800f942:	e7e0      	b.n	800f906 <USB_EPStopXfer+0x4a>

0800f944 <USB_WritePacket>:
{
 800f944:	b410      	push	{r4}
 800f946:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800f94a:	b964      	cbnz	r4, 800f966 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800f94c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800f94e:	089b      	lsrs	r3, r3, #2
 800f950:	d009      	beq.n	800f966 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f952:	3201      	adds	r2, #1
 800f954:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f958:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800f95c:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800f960:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f962:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800f964:	d1fa      	bne.n	800f95c <USB_WritePacket+0x18>
}
 800f966:	2000      	movs	r0, #0
 800f968:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f96c:	4770      	bx	lr
 800f96e:	bf00      	nop

0800f970 <USB_ReadPacket>:
{
 800f970:	b530      	push	{r4, r5, lr}
  for (i = 0U; i < count32b; i++)
 800f972:	ea5f 0e92 	movs.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 800f976:	f002 0503 	and.w	r5, r2, #3
  for (i = 0U; i < count32b; i++)
 800f97a:	d00b      	beq.n	800f994 <USB_ReadPacket+0x24>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f97c:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800f980:	468c      	mov	ip, r1
  for (i = 0U; i < count32b; i++)
 800f982:	2300      	movs	r3, #0
 800f984:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f986:	6822      	ldr	r2, [r4, #0]
  for (i = 0U; i < count32b; i++)
 800f988:	459e      	cmp	lr, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f98a:	f84c 2b04 	str.w	r2, [ip], #4
  for (i = 0U; i < count32b; i++)
 800f98e:	d1f9      	bne.n	800f984 <USB_ReadPacket+0x14>
    pDest++;
 800f990:	eb01 018e 	add.w	r1, r1, lr, lsl #2
  if (remaining_bytes != 0U)
 800f994:	b16d      	cbz	r5, 800f9b2 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f996:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800f99a:	1e6b      	subs	r3, r5, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f99c:	6802      	ldr	r2, [r0, #0]
      remaining_bytes--;
 800f99e:	b29b      	uxth	r3, r3
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f9a0:	700a      	strb	r2, [r1, #0]
    } while (remaining_bytes != 0U);
 800f9a2:	b12b      	cbz	r3, 800f9b0 <USB_ReadPacket+0x40>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f9a4:	0a10      	lsrs	r0, r2, #8
    } while (remaining_bytes != 0U);
 800f9a6:	2b01      	cmp	r3, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f9a8:	7048      	strb	r0, [r1, #1]
    } while (remaining_bytes != 0U);
 800f9aa:	d001      	beq.n	800f9b0 <USB_ReadPacket+0x40>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f9ac:	0c12      	lsrs	r2, r2, #16
 800f9ae:	708a      	strb	r2, [r1, #2]
      pDest++;
 800f9b0:	4429      	add	r1, r5
}
 800f9b2:	4608      	mov	r0, r1
 800f9b4:	bd30      	pop	{r4, r5, pc}
 800f9b6:	bf00      	nop

0800f9b8 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800f9b8:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800f9ba:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800f9bc:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f9be:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800f9c2:	d00c      	beq.n	800f9de <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f9c4:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800f9c8:	b10b      	cbz	r3, 800f9ce <USB_EPSetStall+0x16>
 800f9ca:	2a00      	cmp	r2, #0
 800f9cc:	da14      	bge.n	800f9f8 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f9ce:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f9d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f9d6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800f9da:	2000      	movs	r0, #0
 800f9dc:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f9de:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800f9e2:	2a00      	cmp	r2, #0
 800f9e4:	db00      	blt.n	800f9e8 <USB_EPSetStall+0x30>
 800f9e6:	b973      	cbnz	r3, 800fa06 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f9e8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800f9ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f9f0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800f9f4:	2000      	movs	r0, #0
 800f9f6:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f9f8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800f9fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fa00:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800fa04:	e7e3      	b.n	800f9ce <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800fa06:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fa0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fa0e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800fa12:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fa16:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fa1a:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800fa1e:	e7e9      	b.n	800f9f4 <USB_EPSetStall+0x3c>

0800fa20 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800fa20:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800fa22:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800fa24:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fa26:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800fa2a:	d013      	beq.n	800fa54 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fa2c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fa30:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fa34:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fa38:	790b      	ldrb	r3, [r1, #4]
 800fa3a:	3b02      	subs	r3, #2
 800fa3c:	2b01      	cmp	r3, #1
 800fa3e:	d901      	bls.n	800fa44 <USB_EPClearStall+0x24>
}
 800fa40:	2000      	movs	r0, #0
 800fa42:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fa44:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fa48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fa4c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800fa50:	2000      	movs	r0, #0
 800fa52:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fa54:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fa58:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fa5c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800fa60:	790b      	ldrb	r3, [r1, #4]
 800fa62:	3b02      	subs	r3, #2
 800fa64:	2b01      	cmp	r3, #1
 800fa66:	d8eb      	bhi.n	800fa40 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800fa68:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800fa6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fa70:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800fa74:	2000      	movs	r0, #0
 800fa76:	4770      	bx	lr

0800fa78 <USB_SetDevAddress>:
{
 800fa78:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fa7a:	0109      	lsls	r1, r1, #4
}
 800fa7c:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fa7e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fa82:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800fa86:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800fa8a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800fa8e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800fa92:	4311      	orrs	r1, r2
 800fa94:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800fa98:	4770      	bx	lr
 800fa9a:	bf00      	nop

0800fa9c <USB_DevConnect>:
{
 800fa9c:	4603      	mov	r3, r0
}
 800fa9e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800faa0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800faa4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800faa8:	f022 0203 	bic.w	r2, r2, #3
 800faac:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800fab0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800fab4:	f023 0302 	bic.w	r3, r3, #2
 800fab8:	604b      	str	r3, [r1, #4]
}
 800faba:	4770      	bx	lr

0800fabc <USB_DevDisconnect>:
{
 800fabc:	4603      	mov	r3, r0
}
 800fabe:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fac0:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fac4:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fac8:	f022 0203 	bic.w	r2, r2, #3
 800facc:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fad0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800fad4:	f043 0302 	orr.w	r3, r3, #2
 800fad8:	604b      	str	r3, [r1, #4]
}
 800fada:	4770      	bx	lr

0800fadc <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800fadc:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800fade:	6980      	ldr	r0, [r0, #24]
}
 800fae0:	4010      	ands	r0, r2
 800fae2:	4770      	bx	lr

0800fae4 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800fae4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800fae8:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800faec:	4018      	ands	r0, r3
}
 800faee:	0c00      	lsrs	r0, r0, #16
 800faf0:	4770      	bx	lr
 800faf2:	bf00      	nop

0800faf4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800faf4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800faf8:	f8d0 081c 	ldr.w	r0, [r0, #2076]	; 0x81c
 800fafc:	4018      	ands	r0, r3
}
 800fafe:	b280      	uxth	r0, r0
 800fb00:	4770      	bx	lr
 800fb02:	bf00      	nop

0800fb04 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fb04:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fb08:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800fb0c:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800fb10:	6940      	ldr	r0, [r0, #20]
}
 800fb12:	4010      	ands	r0, r2
 800fb14:	4770      	bx	lr
 800fb16:	bf00      	nop

0800fb18 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800fb18:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800fb1c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb20:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb24:	f001 010f 	and.w	r1, r1, #15
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800fb28:	f8d0 0908 	ldr.w	r0, [r0, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800fb2c:	40cb      	lsrs	r3, r1
 800fb2e:	01db      	lsls	r3, r3, #7
 800fb30:	b2db      	uxtb	r3, r3
 800fb32:	4313      	orrs	r3, r2
}
 800fb34:	4018      	ands	r0, r3
 800fb36:	4770      	bx	lr

0800fb38 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800fb38:	6940      	ldr	r0, [r0, #20]
}
 800fb3a:	f000 0001 	and.w	r0, r0, #1
 800fb3e:	4770      	bx	lr

0800fb40 <USB_ActivateSetup>:
{
 800fb40:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fb42:	4a09      	ldr	r2, [pc, #36]	; (800fb68 <USB_ActivateSetup+0x28>)
}
 800fb44:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fb46:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800fb4a:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fb4c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800fb50:	4022      	ands	r2, r4
}
 800fb52:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800fb56:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800fb5a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800fb5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fb62:	604b      	str	r3, [r1, #4]
}
 800fb64:	4770      	bx	lr
 800fb66:	bf00      	nop
 800fb68:	fffff800 	.word	0xfffff800

0800fb6c <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fb6c:	4b14      	ldr	r3, [pc, #80]	; (800fbc0 <USB_EP0_OutStart+0x54>)
{
 800fb6e:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800fb70:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800fb72:	429c      	cmp	r4, r3
 800fb74:	d81a      	bhi.n	800fbac <USB_EP0_OutStart+0x40>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fb76:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fb7a:	2300      	movs	r3, #0
  if (dma == 1U)
 800fb7c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800fb7e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fb80:	6903      	ldr	r3, [r0, #16]
 800fb82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fb86:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800fb88:	6903      	ldr	r3, [r0, #16]
 800fb8a:	f043 0318 	orr.w	r3, r3, #24
 800fb8e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800fb90:	6903      	ldr	r3, [r0, #16]
 800fb92:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800fb96:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800fb98:	d104      	bne.n	800fba4 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800fb9a:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800fb9c:	6803      	ldr	r3, [r0, #0]
 800fb9e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800fba2:	6003      	str	r3, [r0, #0]
}
 800fba4:	2000      	movs	r0, #0
 800fba6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbaa:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fbac:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800fbb0:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	dae0      	bge.n	800fb7a <USB_EP0_OutStart+0xe>
}
 800fbb8:	2000      	movs	r0, #0
 800fbba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fbbe:	4770      	bx	lr
 800fbc0:	4f54300a 	.word	0x4f54300a

0800fbc4 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fbc4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800fbc8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
{
 800fbcc:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fbce:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0

  if (hcdc == NULL)
 800fbd2:	b194      	cbz	r4, 800fbfa <USBD_CDC_EP0_RxReady+0x36>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800fbd4:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
 800fbd8:	b16b      	cbz	r3, 800fbf6 <USBD_CDC_EP0_RxReady+0x32>
 800fbda:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800fbde:	28ff      	cmp	r0, #255	; 0xff
 800fbe0:	d009      	beq.n	800fbf6 <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800fbe2:	689b      	ldr	r3, [r3, #8]
 800fbe4:	4621      	mov	r1, r4
 800fbe6:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800fbea:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800fbec:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800fbee:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800fbf0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800fbf4:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800fbf6:	2000      	movs	r0, #0
}
 800fbf8:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800fbfa:	2003      	movs	r0, #3
}
 800fbfc:	bd10      	pop	{r4, pc}
 800fbfe:	bf00      	nop

0800fc00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800fc00:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800fc02:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800fc04:	4801      	ldr	r0, [pc, #4]	; (800fc0c <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800fc06:	801a      	strh	r2, [r3, #0]
}
 800fc08:	4770      	bx	lr
 800fc0a:	bf00      	nop
 800fc0c:	2400039c 	.word	0x2400039c

0800fc10 <USBD_CDC_GetFSCfgDesc>:
{
 800fc10:	b570      	push	{r4, r5, r6, lr}
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc12:	2182      	movs	r1, #130	; 0x82
{
 800fc14:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc16:	480f      	ldr	r0, [pc, #60]	; (800fc54 <USBD_CDC_GetFSCfgDesc+0x44>)
 800fc18:	f000 fc02 	bl	8010420 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc1c:	2101      	movs	r1, #1
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc1e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc20:	480c      	ldr	r0, [pc, #48]	; (800fc54 <USBD_CDC_GetFSCfgDesc+0x44>)
 800fc22:	f000 fbfd 	bl	8010420 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fc26:	2181      	movs	r1, #129	; 0x81
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc28:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fc2a:	480a      	ldr	r0, [pc, #40]	; (800fc54 <USBD_CDC_GetFSCfgDesc+0x44>)
 800fc2c:	f000 fbf8 	bl	8010420 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800fc30:	b10d      	cbz	r5, 800fc36 <USBD_CDC_GetFSCfgDesc+0x26>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800fc32:	2210      	movs	r2, #16
 800fc34:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800fc36:	b11c      	cbz	r4, 800fc40 <USBD_CDC_GetFSCfgDesc+0x30>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fc38:	2100      	movs	r1, #0
 800fc3a:	2240      	movs	r2, #64	; 0x40
 800fc3c:	7161      	strb	r1, [r4, #5]
 800fc3e:	7122      	strb	r2, [r4, #4]
  if (pEpInDesc != NULL)
 800fc40:	b118      	cbz	r0, 800fc4a <USBD_CDC_GetFSCfgDesc+0x3a>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800fc42:	2100      	movs	r1, #0
 800fc44:	2240      	movs	r2, #64	; 0x40
 800fc46:	7141      	strb	r1, [r0, #5]
 800fc48:	7102      	strb	r2, [r0, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fc4a:	2343      	movs	r3, #67	; 0x43
}
 800fc4c:	4801      	ldr	r0, [pc, #4]	; (800fc54 <USBD_CDC_GetFSCfgDesc+0x44>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fc4e:	8033      	strh	r3, [r6, #0]
}
 800fc50:	bd70      	pop	{r4, r5, r6, pc}
 800fc52:	bf00      	nop
 800fc54:	24000358 	.word	0x24000358

0800fc58 <USBD_CDC_GetHSCfgDesc>:
{
 800fc58:	b570      	push	{r4, r5, r6, lr}
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc5a:	2182      	movs	r1, #130	; 0x82
{
 800fc5c:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc5e:	480f      	ldr	r0, [pc, #60]	; (800fc9c <USBD_CDC_GetHSCfgDesc+0x44>)
 800fc60:	f000 fbde 	bl	8010420 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc64:	2101      	movs	r1, #1
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800fc66:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc68:	480c      	ldr	r0, [pc, #48]	; (800fc9c <USBD_CDC_GetHSCfgDesc+0x44>)
 800fc6a:	f000 fbd9 	bl	8010420 <USBD_GetEpDesc>
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fc6e:	2181      	movs	r1, #129	; 0x81
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800fc70:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800fc72:	480a      	ldr	r0, [pc, #40]	; (800fc9c <USBD_CDC_GetHSCfgDesc+0x44>)
 800fc74:	f000 fbd4 	bl	8010420 <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 800fc78:	b10d      	cbz	r5, 800fc7e <USBD_CDC_GetHSCfgDesc+0x26>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800fc7a:	2210      	movs	r2, #16
 800fc7c:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 800fc7e:	b11c      	cbz	r4, 800fc88 <USBD_CDC_GetHSCfgDesc+0x30>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fc80:	2100      	movs	r1, #0
 800fc82:	2202      	movs	r2, #2
 800fc84:	7121      	strb	r1, [r4, #4]
 800fc86:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 800fc88:	b118      	cbz	r0, 800fc92 <USBD_CDC_GetHSCfgDesc+0x3a>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fc8a:	2100      	movs	r1, #0
 800fc8c:	2202      	movs	r2, #2
 800fc8e:	7101      	strb	r1, [r0, #4]
 800fc90:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fc92:	2343      	movs	r3, #67	; 0x43
}
 800fc94:	4801      	ldr	r0, [pc, #4]	; (800fc9c <USBD_CDC_GetHSCfgDesc+0x44>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800fc96:	8033      	strh	r3, [r6, #0]
}
 800fc98:	bd70      	pop	{r4, r5, r6, pc}
 800fc9a:	bf00      	nop
 800fc9c:	24000358 	.word	0x24000358

0800fca0 <USBD_CDC_DataOut>:
{
 800fca0:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fca2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800fca6:	33b0      	adds	r3, #176	; 0xb0
 800fca8:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fcac:	b195      	cbz	r5, 800fcd4 <USBD_CDC_DataOut+0x34>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fcae:	4604      	mov	r4, r0
 800fcb0:	f001 fa0a 	bl	80110c8 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800fcb4:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800fcb8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fcbc:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800fcc0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800fcc4:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800fcc8:	f8d4 32c4 	ldr.w	r3, [r4, #708]	; 0x2c4
 800fccc:	68db      	ldr	r3, [r3, #12]
 800fcce:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800fcd0:	2000      	movs	r0, #0
}
 800fcd2:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800fcd4:	2003      	movs	r0, #3
}
 800fcd6:	bd38      	pop	{r3, r4, r5, pc}

0800fcd8 <USBD_CDC_DataIn>:
{
 800fcd8:	b570      	push	{r4, r5, r6, lr}
 800fcda:	f8d0 42d4 	ldr.w	r4, [r0, #724]	; 0x2d4
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800fcde:	f8d0 62c8 	ldr.w	r6, [r0, #712]	; 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fce2:	eb00 0e84 	add.w	lr, r0, r4, lsl #2
 800fce6:	f8de 52c0 	ldr.w	r5, [lr, #704]	; 0x2c0
 800fcea:	b365      	cbz	r5, 800fd46 <USBD_CDC_DataIn+0x6e>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fcec:	f001 040f 	and.w	r4, r1, #15
 800fcf0:	460a      	mov	r2, r1
 800fcf2:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800fcf6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800fcfa:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800fcfe:	b96b      	cbnz	r3, 800fd1c <USBD_CDC_DataIn+0x44>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fd00:	f8de 32c4 	ldr.w	r3, [lr, #708]	; 0x2c4
    hcdc->TxState = 0U;
 800fd04:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fd06:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800fd08:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fd0c:	b1cb      	cbz	r3, 800fd42 <USBD_CDC_DataIn+0x6a>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800fd0e:	f505 7104 	add.w	r1, r5, #528	; 0x210
 800fd12:	f8d5 0208 	ldr.w	r0, [r5, #520]	; 0x208
 800fd16:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800fd18:	4620      	mov	r0, r4
}
 800fd1a:	bd70      	pop	{r4, r5, r6, pc}
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800fd1c:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 800fd20:	eb06 0684 	add.w	r6, r6, r4, lsl #2
 800fd24:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800fd26:	fbb3 f6f4 	udiv	r6, r3, r4
 800fd2a:	fb04 3416 	mls	r4, r4, r6, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fd2e:	2c00      	cmp	r4, #0
 800fd30:	d1e6      	bne.n	800fd00 <USBD_CDC_DataIn+0x28>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fd32:	4623      	mov	r3, r4
 800fd34:	4622      	mov	r2, r4
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800fd36:	f8cc 4018 	str.w	r4, [ip, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fd3a:	f001 f9a9 	bl	8011090 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800fd3e:	4620      	mov	r0, r4
}
 800fd40:	bd70      	pop	{r4, r5, r6, pc}
  return (uint8_t)USBD_OK;
 800fd42:	4618      	mov	r0, r3
}
 800fd44:	bd70      	pop	{r4, r5, r6, pc}
    return (uint8_t)USBD_FAIL;
 800fd46:	2003      	movs	r0, #3
}
 800fd48:	bd70      	pop	{r4, r5, r6, pc}
 800fd4a:	bf00      	nop

0800fd4c <USBD_CDC_Setup>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd4c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 800fd50:	eb00 0383 	add.w	r3, r0, r3, lsl #2
{
 800fd54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd56:	4604      	mov	r4, r0
 800fd58:	b083      	sub	sp, #12
  uint8_t ifalt = 0U;
 800fd5a:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd5c:	f8d3 72c0 	ldr.w	r7, [r3, #704]	; 0x2c0
  uint8_t ifalt = 0U;
 800fd60:	f88d 0005 	strb.w	r0, [sp, #5]
  uint16_t status_info = 0U;
 800fd64:	f8ad 0006 	strh.w	r0, [sp, #6]
  if (hcdc == NULL)
 800fd68:	2f00      	cmp	r7, #0
 800fd6a:	d066      	beq.n	800fe3a <USBD_CDC_Setup+0xee>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fd6c:	f891 c000 	ldrb.w	ip, [r1]
 800fd70:	460d      	mov	r5, r1
 800fd72:	f01c 0660 	ands.w	r6, ip, #96	; 0x60
 800fd76:	d01d      	beq.n	800fdb4 <USBD_CDC_Setup+0x68>
 800fd78:	2e20      	cmp	r6, #32
 800fd7a:	d007      	beq.n	800fd8c <USBD_CDC_Setup+0x40>
          USBD_CtlError(pdev, req);
 800fd7c:	4629      	mov	r1, r5
 800fd7e:	4620      	mov	r0, r4
          ret = USBD_FAIL;
 800fd80:	2603      	movs	r6, #3
          USBD_CtlError(pdev, req);
 800fd82:	f000 fe25 	bl	80109d0 <USBD_CtlError>
}
 800fd86:	4630      	mov	r0, r6
 800fd88:	b003      	add	sp, #12
 800fd8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength != 0U)
 800fd8c:	88ca      	ldrh	r2, [r1, #6]
 800fd8e:	b37a      	cbz	r2, 800fdf0 <USBD_CDC_Setup+0xa4>
        if ((req->bmRequest & 0x80U) != 0U)
 800fd90:	f01c 0f80 	tst.w	ip, #128	; 0x80
 800fd94:	d155      	bne.n	800fe42 <USBD_CDC_Setup+0xf6>
          hcdc->CmdOpCode = req->bRequest;
 800fd96:	784b      	ldrb	r3, [r1, #1]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800fd98:	2a3f      	cmp	r2, #63	; 0x3f
          hcdc->CmdOpCode = req->bRequest;
 800fd9a:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800fd9e:	d960      	bls.n	800fe62 <USBD_CDC_Setup+0x116>
 800fda0:	2340      	movs	r3, #64	; 0x40
 800fda2:	461a      	mov	r2, r3
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800fda4:	4639      	mov	r1, r7
 800fda6:	4620      	mov	r0, r4
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800fda8:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800fdac:	2600      	movs	r6, #0
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800fdae:	f000 fe5d 	bl	8010a6c <USBD_CtlPrepareRx>
 800fdb2:	e7e8      	b.n	800fd86 <USBD_CDC_Setup+0x3a>
      switch (req->bRequest)
 800fdb4:	784b      	ldrb	r3, [r1, #1]
 800fdb6:	2b0b      	cmp	r3, #11
 800fdb8:	d8e0      	bhi.n	800fd7c <USBD_CDC_Setup+0x30>
 800fdba:	a201      	add	r2, pc, #4	; (adr r2, 800fdc0 <USBD_CDC_Setup+0x74>)
 800fdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdc0:	0800fe23 	.word	0x0800fe23
 800fdc4:	0800fd87 	.word	0x0800fd87
 800fdc8:	0800fd7d 	.word	0x0800fd7d
 800fdcc:	0800fd7d 	.word	0x0800fd7d
 800fdd0:	0800fd7d 	.word	0x0800fd7d
 800fdd4:	0800fd7d 	.word	0x0800fd7d
 800fdd8:	0800fd7d 	.word	0x0800fd7d
 800fddc:	0800fd7d 	.word	0x0800fd7d
 800fde0:	0800fd7d 	.word	0x0800fd7d
 800fde4:	0800fd7d 	.word	0x0800fd7d
 800fde8:	0800fe0d 	.word	0x0800fe0d
 800fdec:	0800fe03 	.word	0x0800fe03
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fdf0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
  USBD_StatusTypeDef ret = USBD_OK;
 800fdf4:	4616      	mov	r6, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fdf6:	7848      	ldrb	r0, [r1, #1]
 800fdf8:	689b      	ldr	r3, [r3, #8]
 800fdfa:	4798      	blx	r3
}
 800fdfc:	4630      	mov	r0, r6
 800fdfe:	b003      	add	sp, #12
 800fe00:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800fe02:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800fe06:	2b03      	cmp	r3, #3
 800fe08:	d0bd      	beq.n	800fd86 <USBD_CDC_Setup+0x3a>
 800fe0a:	e7b7      	b.n	800fd7c <USBD_CDC_Setup+0x30>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe0c:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800fe10:	2b03      	cmp	r3, #3
 800fe12:	d1b3      	bne.n	800fd7c <USBD_CDC_Setup+0x30>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fe14:	2201      	movs	r2, #1
 800fe16:	f10d 0105 	add.w	r1, sp, #5
 800fe1a:	4620      	mov	r0, r4
 800fe1c:	f000 fe0e 	bl	8010a3c <USBD_CtlSendData>
 800fe20:	e7b1      	b.n	800fd86 <USBD_CDC_Setup+0x3a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe22:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 800fe26:	2a03      	cmp	r2, #3
 800fe28:	d1a8      	bne.n	800fd7c <USBD_CDC_Setup+0x30>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fe2a:	2202      	movs	r2, #2
 800fe2c:	f10d 0106 	add.w	r1, sp, #6
 800fe30:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800fe32:	461e      	mov	r6, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fe34:	f000 fe02 	bl	8010a3c <USBD_CtlSendData>
 800fe38:	e7a5      	b.n	800fd86 <USBD_CDC_Setup+0x3a>
    return (uint8_t)USBD_FAIL;
 800fe3a:	2603      	movs	r6, #3
}
 800fe3c:	4630      	mov	r0, r6
 800fe3e:	b003      	add	sp, #12
 800fe40:	bdf0      	pop	{r4, r5, r6, r7, pc}
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fe42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fe46:	4639      	mov	r1, r7
  USBD_StatusTypeDef ret = USBD_OK;
 800fe48:	4606      	mov	r6, r0
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fe4a:	7868      	ldrb	r0, [r5, #1]
 800fe4c:	689b      	ldr	r3, [r3, #8]
 800fe4e:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fe50:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fe52:	4639      	mov	r1, r7
 800fe54:	4620      	mov	r0, r4
 800fe56:	2a07      	cmp	r2, #7
 800fe58:	bf28      	it	cs
 800fe5a:	2207      	movcs	r2, #7
 800fe5c:	f000 fdee 	bl	8010a3c <USBD_CtlSendData>
 800fe60:	e791      	b.n	800fd86 <USBD_CDC_Setup+0x3a>
 800fe62:	b2d3      	uxtb	r3, r2
 800fe64:	e79e      	b.n	800fda4 <USBD_CDC_Setup+0x58>
 800fe66:	bf00      	nop

0800fe68 <USBD_CDC_DeInit>:
{
 800fe68:	b538      	push	{r3, r4, r5, lr}
 800fe6a:	4604      	mov	r4, r0
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800fe6c:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800fe6e:	2181      	movs	r1, #129	; 0x81
 800fe70:	f001 f8c2 	bl	8010ff8 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fe74:	2101      	movs	r1, #1
 800fe76:	4620      	mov	r0, r4
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800fe78:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fe7a:	f001 f8bd 	bl	8010ff8 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fe7e:	2182      	movs	r1, #130	; 0x82
 800fe80:	4620      	mov	r0, r4
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800fe82:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fe86:	f001 f8b7 	bl	8010ff8 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800fe8a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800fe8e:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fe90:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fe94:	f8d3 22c0 	ldr.w	r2, [r3, #704]	; 0x2c0
 800fe98:	b18a      	cbz	r2, 800febe <USBD_CDC_DeInit+0x56>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800fe9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800fea2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800fea6:	33b0      	adds	r3, #176	; 0xb0
 800fea8:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800feac:	f001 f914 	bl	80110d8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800feb0:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800feb4:	33b0      	adds	r3, #176	; 0xb0
 800feb6:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800feba:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800febe:	2000      	movs	r0, #0
 800fec0:	bd38      	pop	{r3, r4, r5, pc}
 800fec2:	bf00      	nop

0800fec4 <USBD_CDC_Init>:
{
 800fec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fec8:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800feca:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800fece:	f001 f8ff 	bl	80110d0 <USBD_static_malloc>
  if (hcdc == NULL)
 800fed2:	4605      	mov	r5, r0
 800fed4:	2800      	cmp	r0, #0
 800fed6:	d061      	beq.n	800ff9c <USBD_CDC_Init+0xd8>
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800fed8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800fedc:	2100      	movs	r1, #0
 800fede:	f001 ff5c 	bl	8011d9a <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800fee2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
 800fee6:	33b0      	adds	r3, #176	; 0xb0
 800fee8:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800feec:	7c23      	ldrb	r3, [r4, #16]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800feee:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fef2:	b3d3      	cbz	r3, 800ff6a <USBD_CDC_Init+0xa6>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fef4:	2340      	movs	r3, #64	; 0x40
 800fef6:	2202      	movs	r2, #2
 800fef8:	2181      	movs	r1, #129	; 0x81
 800fefa:	4620      	mov	r0, r4
 800fefc:	f001 f86a 	bl	8010fd4 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ff00:	2101      	movs	r1, #1
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ff02:	2340      	movs	r3, #64	; 0x40
 800ff04:	2202      	movs	r2, #2
 800ff06:	4620      	mov	r0, r4
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ff08:	8721      	strh	r1, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ff0a:	f001 f863 	bl	8010fd4 <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ff0e:	2701      	movs	r7, #1
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ff10:	2210      	movs	r2, #16
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ff12:	2308      	movs	r3, #8
 800ff14:	2182      	movs	r1, #130	; 0x82
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ff16:	f8a4 204e 	strh.w	r2, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ff1a:	4620      	mov	r0, r4
 800ff1c:	2203      	movs	r2, #3
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ff1e:	f8a4 7178 	strh.w	r7, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ff22:	f001 f857 	bl	8010fd4 <USBD_LL_OpenEP>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ff26:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
  hcdc->RxBuffer = NULL;
 800ff2a:	2600      	movs	r6, #0
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ff2c:	f8a4 704c 	strh.w	r7, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ff30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  hcdc->RxBuffer = NULL;
 800ff34:	f8c5 6204 	str.w	r6, [r5, #516]	; 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ff38:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	4798      	blx	r3
  if (hcdc->RxBuffer == NULL)
 800ff40:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
  hcdc->TxState = 0U;
 800ff44:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800ff48:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
  if (hcdc->RxBuffer == NULL)
 800ff4c:	b382      	cbz	r2, 800ffb0 <USBD_CDC_Init+0xec>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff4e:	f894 8010 	ldrb.w	r8, [r4, #16]
 800ff52:	f1b8 0f00 	cmp.w	r8, #0
 800ff56:	d118      	bne.n	800ff8a <USBD_CDC_Init+0xc6>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ff58:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ff5c:	4639      	mov	r1, r7
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f001 f8a4 	bl	80110ac <USBD_LL_PrepareReceive>
}
 800ff64:	4640      	mov	r0, r8
 800ff66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ff6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ff6e:	2202      	movs	r2, #2
 800ff70:	2181      	movs	r1, #129	; 0x81
 800ff72:	4620      	mov	r0, r4
 800ff74:	f001 f82e 	bl	8010fd4 <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ff78:	2101      	movs	r1, #1
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ff7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ff7e:	2202      	movs	r2, #2
 800ff80:	4620      	mov	r0, r4
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ff82:	8721      	strh	r1, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ff84:	f001 f826 	bl	8010fd4 <USBD_LL_OpenEP>
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ff88:	e7c1      	b.n	800ff0e <USBD_CDC_Init+0x4a>
  return (uint8_t)USBD_OK;
 800ff8a:	46b0      	mov	r8, r6
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ff8c:	2340      	movs	r3, #64	; 0x40
 800ff8e:	4639      	mov	r1, r7
 800ff90:	4620      	mov	r0, r4
 800ff92:	f001 f88b 	bl	80110ac <USBD_LL_PrepareReceive>
}
 800ff96:	4640      	mov	r0, r8
 800ff98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ff9c:	f8d4 32d4 	ldr.w	r3, [r4, #724]	; 0x2d4
    return (uint8_t)USBD_EMEM;
 800ffa0:	f04f 0802 	mov.w	r8, #2
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ffa4:	33b0      	adds	r3, #176	; 0xb0
 800ffa6:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
}
 800ffaa:	4640      	mov	r0, r8
 800ffac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800ffb0:	f04f 0802 	mov.w	r8, #2
 800ffb4:	e7d6      	b.n	800ff64 <USBD_CDC_Init+0xa0>
 800ffb6:	bf00      	nop

0800ffb8 <USBD_CDC_GetOtherSpeedCfgDesc>:
 800ffb8:	b570      	push	{r4, r5, r6, lr}
 800ffba:	2182      	movs	r1, #130	; 0x82
 800ffbc:	4606      	mov	r6, r0
 800ffbe:	480f      	ldr	r0, [pc, #60]	; (800fffc <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800ffc0:	f000 fa2e 	bl	8010420 <USBD_GetEpDesc>
 800ffc4:	2101      	movs	r1, #1
 800ffc6:	4605      	mov	r5, r0
 800ffc8:	480c      	ldr	r0, [pc, #48]	; (800fffc <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800ffca:	f000 fa29 	bl	8010420 <USBD_GetEpDesc>
 800ffce:	2181      	movs	r1, #129	; 0x81
 800ffd0:	4604      	mov	r4, r0
 800ffd2:	480a      	ldr	r0, [pc, #40]	; (800fffc <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800ffd4:	f000 fa24 	bl	8010420 <USBD_GetEpDesc>
 800ffd8:	b10d      	cbz	r5, 800ffde <USBD_CDC_GetOtherSpeedCfgDesc+0x26>
 800ffda:	2210      	movs	r2, #16
 800ffdc:	71aa      	strb	r2, [r5, #6]
 800ffde:	b11c      	cbz	r4, 800ffe8 <USBD_CDC_GetOtherSpeedCfgDesc+0x30>
 800ffe0:	2100      	movs	r1, #0
 800ffe2:	2240      	movs	r2, #64	; 0x40
 800ffe4:	7161      	strb	r1, [r4, #5]
 800ffe6:	7122      	strb	r2, [r4, #4]
 800ffe8:	b118      	cbz	r0, 800fff2 <USBD_CDC_GetOtherSpeedCfgDesc+0x3a>
 800ffea:	2100      	movs	r1, #0
 800ffec:	2240      	movs	r2, #64	; 0x40
 800ffee:	7141      	strb	r1, [r0, #5]
 800fff0:	7102      	strb	r2, [r0, #4]
 800fff2:	2343      	movs	r3, #67	; 0x43
 800fff4:	4801      	ldr	r0, [pc, #4]	; (800fffc <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 800fff6:	8033      	strh	r3, [r6, #0]
 800fff8:	bd70      	pop	{r4, r5, r6, pc}
 800fffa:	bf00      	nop
 800fffc:	24000358 	.word	0x24000358

08010000 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010000:	4603      	mov	r3, r0
  if (fops == NULL)
 8010002:	b139      	cbz	r1, 8010014 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 8010004:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4

  return (uint8_t)USBD_OK;
 8010008:	2000      	movs	r0, #0
  pdev->pUserData[pdev->classId] = fops;
 801000a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801000e:	f8c3 12c4 	str.w	r1, [r3, #708]	; 0x2c4
  return (uint8_t)USBD_OK;
 8010012:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8010014:	2003      	movs	r0, #3
}
 8010016:	4770      	bx	lr

08010018 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010018:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 801001c:	33b0      	adds	r3, #176	; 0xb0
 801001e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010022:	b12b      	cbz	r3, 8010030 <USBD_CDC_SetTxBuffer+0x18>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 8010024:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8010026:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 801002a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 801002e:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8010030:	2003      	movs	r0, #3
}
 8010032:	4770      	bx	lr

08010034 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010034:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 8010038:	33b0      	adds	r3, #176	; 0xb0
 801003a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 801003e:	b11b      	cbz	r3, 8010048 <USBD_CDC_SetRxBuffer+0x14>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 8010040:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8010042:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 8010046:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8010048:	2003      	movs	r0, #3
}
 801004a:	4770      	bx	lr

0801004c <USBD_CDC_TransmitPacket>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801004c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	; 0x2d4
 8010050:	33b0      	adds	r3, #176	; 0xb0
 8010052:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010056:	b192      	cbz	r2, 801007e <USBD_CDC_TransmitPacket+0x32>
{
 8010058:	b510      	push	{r4, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 801005a:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 801005e:	b10c      	cbz	r4, 8010064 <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010060:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 8010062:	bd10      	pop	{r4, pc}
    hcdc->TxState = 1U;
 8010064:	2301      	movs	r3, #1
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8010066:	2181      	movs	r1, #129	; 0x81
    hcdc->TxState = 1U;
 8010068:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 801006c:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8010070:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8010074:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8010076:	f001 f80b 	bl	8011090 <USBD_LL_Transmit>
    ret = USBD_OK;
 801007a:	4620      	mov	r0, r4
}
 801007c:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 801007e:	2003      	movs	r0, #3
}
 8010080:	4770      	bx	lr
 8010082:	bf00      	nop

08010084 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010084:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 8010088:	32b0      	adds	r2, #176	; 0xb0
 801008a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
{
 801008e:	b510      	push	{r4, lr}
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010090:	b19a      	cbz	r2, 80100ba <USBD_CDC_ReceivePacket+0x36>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010092:	7c04      	ldrb	r4, [r0, #16]
 8010094:	b144      	cbz	r4, 80100a8 <USBD_CDC_ReceivePacket+0x24>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010096:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010098:	2340      	movs	r3, #64	; 0x40
 801009a:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 801009e:	2101      	movs	r1, #1
 80100a0:	f001 f804 	bl	80110ac <USBD_LL_PrepareReceive>
}
 80100a4:	4620      	mov	r0, r4
 80100a6:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80100a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80100ac:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80100b0:	2101      	movs	r1, #1
 80100b2:	f000 fffb 	bl	80110ac <USBD_LL_PrepareReceive>
}
 80100b6:	4620      	mov	r0, r4
 80100b8:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 80100ba:	2403      	movs	r4, #3
}
 80100bc:	4620      	mov	r0, r4
 80100be:	bd10      	pop	{r4, pc}

080100c0 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80100c0:	b178      	cbz	r0, 80100e2 <USBD_Init+0x22>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80100c2:	2300      	movs	r3, #0
 80100c4:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80100c8:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80100cc:	f8c0 32d0 	str.w	r3, [r0, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80100d0:	b109      	cbz	r1, 80100d6 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 80100d2:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80100d6:	2301      	movs	r3, #1
  pdev->id = id;
 80100d8:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 80100da:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80100de:	f000 bf2f 	b.w	8010f40 <USBD_LL_Init>

  return ret;
}
 80100e2:	2003      	movs	r0, #3
 80100e4:	4770      	bx	lr
 80100e6:	bf00      	nop

080100e8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80100e8:	b510      	push	{r4, lr}
  uint16_t len = 0U;
 80100ea:	2300      	movs	r3, #0
{
 80100ec:	b082      	sub	sp, #8
  uint16_t len = 0U;
 80100ee:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 80100f2:	b189      	cbz	r1, 8010118 <USBD_RegisterClass+0x30>
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80100f4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80100f6:	4604      	mov	r4, r0
  pdev->pClass[0] = pclass;
 80100f8:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80100fc:	b123      	cbz	r3, 8010108 <USBD_RegisterClass+0x20>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80100fe:	f10d 0006 	add.w	r0, sp, #6
 8010102:	4798      	blx	r3
 8010104:	f8c4 02d0 	str.w	r0, [r4, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8010108:	f8d4 32d8 	ldr.w	r3, [r4, #728]	; 0x2d8

  return USBD_OK;
 801010c:	2000      	movs	r0, #0
  pdev->NumClasses ++;
 801010e:	3301      	adds	r3, #1
 8010110:	f8c4 32d8 	str.w	r3, [r4, #728]	; 0x2d8
}
 8010114:	b002      	add	sp, #8
 8010116:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8010118:	2003      	movs	r0, #3
}
 801011a:	b002      	add	sp, #8
 801011c:	bd10      	pop	{r4, pc}
 801011e:	bf00      	nop

08010120 <USBD_Start>:
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010120:	f000 bf4a 	b.w	8010fb8 <USBD_LL_Start>

08010124 <USBD_SetClassConfig>:
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010124:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010128:	b10b      	cbz	r3, 801012e <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	4718      	bx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 801012e:	4618      	mov	r0, r3
 8010130:	4770      	bx	lr
 8010132:	bf00      	nop

08010134 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010134:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010136:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801013a:	685b      	ldr	r3, [r3, #4]
 801013c:	4798      	blx	r3
  {
    ret = USBD_FAIL;
 801013e:	2800      	cmp	r0, #0
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8010140:	bf18      	it	ne
 8010142:	2003      	movne	r0, #3
 8010144:	bd08      	pop	{r3, pc}
 8010146:	bf00      	nop

08010148 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010148:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801014a:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 801014e:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010150:	4628      	mov	r0, r5
 8010152:	f000 fc31 	bl	80109b8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;
 8010156:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0

  switch (pdev->request.bmRequest & 0x1FU)
 801015a:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 801015e:	2201      	movs	r2, #1
  pdev->ep0_data_len = pdev->request.wLength;
 8010160:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
 8010164:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 8010168:	f8c4 2294 	str.w	r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 801016c:	4293      	cmp	r3, r2
 801016e:	d009      	beq.n	8010184 <USBD_LL_SetupStage+0x3c>
 8010170:	2b02      	cmp	r3, #2
 8010172:	d013      	beq.n	801019c <USBD_LL_SetupStage+0x54>
 8010174:	b163      	cbz	r3, 8010190 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010176:	4620      	mov	r0, r4
 8010178:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 801017c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010180:	f000 bf48 	b.w	8011014 <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010184:	4629      	mov	r1, r5
 8010186:	4620      	mov	r0, r4
}
 8010188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801018c:	f000 bb24 	b.w	80107d8 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010190:	4629      	mov	r1, r5
 8010192:	4620      	mov	r0, r4
}
 8010194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010198:	f000 b958 	b.w	801044c <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801019c:	4629      	mov	r1, r5
 801019e:	4620      	mov	r0, r4
}
 80101a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80101a4:	f000 bb5a 	b.w	801085c <USBD_StdEPReq>

080101a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80101a8:	b570      	push	{r4, r5, r6, lr}
 80101aa:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
  uint8_t idx;

  if (epnum == 0U)
 80101ac:	b931      	cbnz	r1, 80101bc <USBD_LL_DataOutStage+0x14>
 80101ae:	460b      	mov	r3, r1
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80101b0:	f8d0 1294 	ldr.w	r1, [r0, #660]	; 0x294
 80101b4:	2903      	cmp	r1, #3
 80101b6:	d010      	beq.n	80101da <USBD_LL_DataOutStage+0x32>
      }
    }
  }

  return USBD_OK;
}
 80101b8:	2000      	movs	r0, #0
 80101ba:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101bc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80101c0:	2b03      	cmp	r3, #3
 80101c2:	d1f9      	bne.n	80101b8 <USBD_LL_DataOutStage+0x10>
        if (pdev->pClass[idx]->DataOut != NULL)
 80101c4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80101c8:	699b      	ldr	r3, [r3, #24]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d0f4      	beq.n	80101b8 <USBD_LL_DataOutStage+0x10>
          pdev->classId = idx;
 80101ce:	2200      	movs	r2, #0
}
 80101d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 80101d4:	f8c0 22d4 	str.w	r2, [r0, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80101d8:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 80101da:	e9d0 1557 	ldrd	r1, r5, [r0, #348]	; 0x15c
 80101de:	42a9      	cmp	r1, r5
 80101e0:	d808      	bhi.n	80101f4 <USBD_LL_DataOutStage+0x4c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101e2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80101e6:	2a03      	cmp	r2, #3
 80101e8:	d00f      	beq.n	801020a <USBD_LL_DataOutStage+0x62>
        (void)USBD_CtlSendStatus(pdev);
 80101ea:	4620      	mov	r0, r4
 80101ec:	f000 fc56 	bl	8010a9c <USBD_CtlSendStatus>
}
 80101f0:	2000      	movs	r0, #0
 80101f2:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 80101f4:	1b4b      	subs	r3, r1, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80101f6:	4611      	mov	r1, r2
 80101f8:	462a      	mov	r2, r5
 80101fa:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 80101fc:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010200:	bf28      	it	cs
 8010202:	461a      	movcs	r2, r3
 8010204:	f000 fc40 	bl	8010a88 <USBD_CtlContinueRx>
 8010208:	e7d6      	b.n	80101b8 <USBD_LL_DataOutStage+0x10>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801020a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 801020e:	6912      	ldr	r2, [r2, #16]
 8010210:	2a00      	cmp	r2, #0
 8010212:	d0ea      	beq.n	80101ea <USBD_LL_DataOutStage+0x42>
              pdev->classId = idx;
 8010214:	f8c0 32d4 	str.w	r3, [r0, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010218:	4790      	blx	r2
 801021a:	e7e6      	b.n	80101ea <USBD_LL_DataOutStage+0x42>

0801021c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801021c:	b570      	push	{r4, r5, r6, lr}
 801021e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010220:	b959      	cbnz	r1, 801023a <USBD_LL_DataInStage+0x1e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010222:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 8010226:	2b02      	cmp	r3, #2
 8010228:	d016      	beq.n	8010258 <USBD_LL_DataInStage+0x3c>
          (void)USBD_CtlReceiveStatus(pdev);
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801022a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 801022e:	b113      	cbz	r3, 8010236 <USBD_LL_DataInStage+0x1a>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8010230:	2300      	movs	r3, #0
 8010232:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
      }
    }
  }

  return USBD_OK;
}
 8010236:	2000      	movs	r0, #0
 8010238:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801023a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801023e:	2b03      	cmp	r3, #3
 8010240:	d1f9      	bne.n	8010236 <USBD_LL_DataInStage+0x1a>
        if (pdev->pClass[idx]->DataIn != NULL)
 8010242:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010246:	695b      	ldr	r3, [r3, #20]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d0f4      	beq.n	8010236 <USBD_LL_DataInStage+0x1a>
          pdev->classId = idx;
 801024c:	2200      	movs	r2, #0
}
 801024e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
          pdev->classId = idx;
 8010252:	f8c0 22d4 	str.w	r2, [r0, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010256:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 8010258:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 801025c:	460d      	mov	r5, r1
 801025e:	42b3      	cmp	r3, r6
 8010260:	d810      	bhi.n	8010284 <USBD_LL_DataInStage+0x68>
        if ((pep->maxpacket == pep->rem_length) &&
 8010262:	d01c      	beq.n	801029e <USBD_LL_DataInStage+0x82>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010264:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8010268:	2b03      	cmp	r3, #3
 801026a:	d02b      	beq.n	80102c4 <USBD_LL_DataInStage+0xa8>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801026c:	2180      	movs	r1, #128	; 0x80
 801026e:	4620      	mov	r0, r4
 8010270:	f000 fed0 	bl	8011014 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010274:	4620      	mov	r0, r4
 8010276:	f000 fc1d 	bl	8010ab4 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode != 0U)
 801027a:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 801027e:	2b00      	cmp	r3, #0
 8010280:	d0d9      	beq.n	8010236 <USBD_LL_DataInStage+0x1a>
 8010282:	e7d5      	b.n	8010230 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8010284:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010286:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8010288:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801028a:	461a      	mov	r2, r3
 801028c:	f000 fbe4 	bl	8010a58 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010290:	462b      	mov	r3, r5
 8010292:	462a      	mov	r2, r5
 8010294:	4629      	mov	r1, r5
 8010296:	4620      	mov	r0, r4
 8010298:	f000 ff08 	bl	80110ac <USBD_LL_PrepareReceive>
 801029c:	e7c5      	b.n	801022a <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 801029e:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 80102a0:	4293      	cmp	r3, r2
 80102a2:	d8df      	bhi.n	8010264 <USBD_LL_DataInStage+0x48>
            (pep->total_length >= pep->maxpacket) &&
 80102a4:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d2db      	bcs.n	8010264 <USBD_LL_DataInStage+0x48>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80102ac:	460a      	mov	r2, r1
 80102ae:	f000 fbd3 	bl	8010a58 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80102b2:	462b      	mov	r3, r5
 80102b4:	462a      	mov	r2, r5
 80102b6:	4629      	mov	r1, r5
 80102b8:	4620      	mov	r0, r4
          pdev->ep0_data_len = 0U;
 80102ba:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80102be:	f000 fef5 	bl	80110ac <USBD_LL_PrepareReceive>
 80102c2:	e7b2      	b.n	801022a <USBD_LL_DataInStage+0xe>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80102c4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80102c8:	68db      	ldr	r3, [r3, #12]
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d0ce      	beq.n	801026c <USBD_LL_DataInStage+0x50>
              pdev->classId = 0U;
 80102ce:	2200      	movs	r2, #0
              pdev->pClass[0]->EP0_TxSent(pdev);
 80102d0:	4620      	mov	r0, r4
              pdev->classId = 0U;
 80102d2:	f8c4 22d4 	str.w	r2, [r4, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80102d6:	4798      	blx	r3
 80102d8:	e7c8      	b.n	801026c <USBD_LL_DataInStage+0x50>
 80102da:	bf00      	nop

080102dc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80102dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 80102de:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80102e0:	2201      	movs	r2, #1
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80102e2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
{
 80102e6:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80102e8:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 80102ec:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 80102ee:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 80102f2:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80102f6:	f880 12a0 	strb.w	r1, [r0, #672]	; 0x2a0
  if (pdev->pClass[0] != NULL)
 80102fa:	b11b      	cbz	r3, 8010304 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80102fc:	685b      	ldr	r3, [r3, #4]
 80102fe:	b10b      	cbz	r3, 8010304 <USBD_LL_Reset+0x28>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010300:	4798      	blx	r3
 8010302:	b9b0      	cbnz	r0, 8010332 <USBD_LL_Reset+0x56>
  USBD_StatusTypeDef ret = USBD_OK;
 8010304:	2700      	movs	r7, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010306:	2340      	movs	r3, #64	; 0x40
 8010308:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801030a:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801030c:	4620      	mov	r0, r4

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801030e:	461d      	mov	r5, r3
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010310:	4611      	mov	r1, r2
 8010312:	f000 fe5f 	bl	8010fd4 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010316:	2200      	movs	r2, #0
 8010318:	462b      	mov	r3, r5
 801031a:	2180      	movs	r1, #128	; 0x80
 801031c:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801031e:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010322:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010326:	f000 fe55 	bl	8010fd4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return ret;
}
 801032a:	4638      	mov	r0, r7
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801032c:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801032e:	6225      	str	r5, [r4, #32]
}
 8010330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = USBD_FAIL;
 8010332:	2703      	movs	r7, #3
 8010334:	e7e7      	b.n	8010306 <USBD_LL_Reset+0x2a>
 8010336:	bf00      	nop

08010338 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010338:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 801033a:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 801033c:	7419      	strb	r1, [r3, #16]
}
 801033e:	4770      	bx	lr

08010340 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010340:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
{
 8010344:	4603      	mov	r3, r0
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010346:	2a04      	cmp	r2, #4
 8010348:	d004      	beq.n	8010354 <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 801034a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 801034e:	b2d2      	uxtb	r2, r2
 8010350:	f880 229d 	strb.w	r2, [r0, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010354:	2204      	movs	r2, #4

  return USBD_OK;
}
 8010356:	2000      	movs	r0, #0
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010358:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
}
 801035c:	4770      	bx	lr
 801035e:	bf00      	nop

08010360 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010360:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010364:	2b04      	cmp	r3, #4
 8010366:	d104      	bne.n	8010372 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010368:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 801036c:	b2db      	uxtb	r3, r3
 801036e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8010372:	2000      	movs	r0, #0
 8010374:	4770      	bx	lr
 8010376:	bf00      	nop

08010378 <USBD_LL_SOF>:
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010378:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 801037c:	2a03      	cmp	r2, #3
 801037e:	d001      	beq.n	8010384 <USBD_LL_SOF+0xc>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8010380:	2000      	movs	r0, #0
 8010382:	4770      	bx	lr
{
 8010384:	b508      	push	{r3, lr}
    if (pdev->pClass[0] != NULL)
 8010386:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801038a:	b113      	cbz	r3, 8010392 <USBD_LL_SOF+0x1a>
      if (pdev->pClass[0]->SOF != NULL)
 801038c:	69db      	ldr	r3, [r3, #28]
 801038e:	b103      	cbz	r3, 8010392 <USBD_LL_SOF+0x1a>
        (void)pdev->pClass[0]->SOF(pdev);
 8010390:	4798      	blx	r3
}
 8010392:	2000      	movs	r0, #0
 8010394:	bd08      	pop	{r3, pc}
 8010396:	bf00      	nop

08010398 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 8010398:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 801039c:	32ae      	adds	r2, #174	; 0xae
 801039e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80103a2:	b15a      	cbz	r2, 80103bc <USBD_LL_IsoINIncomplete+0x24>
{
 80103a4:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103a6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80103aa:	2b03      	cmp	r3, #3
 80103ac:	d001      	beq.n	80103b2 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80103ae:	2000      	movs	r0, #0
}
 80103b0:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80103b2:	6a13      	ldr	r3, [r2, #32]
 80103b4:	b123      	cbz	r3, 80103c0 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80103b6:	4798      	blx	r3
  return USBD_OK;
 80103b8:	2000      	movs	r0, #0
}
 80103ba:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 80103bc:	2003      	movs	r0, #3
}
 80103be:	4770      	bx	lr
  return USBD_OK;
 80103c0:	4618      	mov	r0, r3
}
 80103c2:	bd08      	pop	{r3, pc}

080103c4 <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass[pdev->classId] == NULL)
 80103c4:	f8d0 22d4 	ldr.w	r2, [r0, #724]	; 0x2d4
 80103c8:	32ae      	adds	r2, #174	; 0xae
 80103ca:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80103ce:	b15a      	cbz	r2, 80103e8 <USBD_LL_IsoOUTIncomplete+0x24>
{
 80103d0:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80103d2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80103d6:	2b03      	cmp	r3, #3
 80103d8:	d001      	beq.n	80103de <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80103da:	2000      	movs	r0, #0
}
 80103dc:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80103de:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80103e0:	b123      	cbz	r3, 80103ec <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80103e2:	4798      	blx	r3
  return USBD_OK;
 80103e4:	2000      	movs	r0, #0
}
 80103e6:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 80103e8:	2003      	movs	r0, #3
}
 80103ea:	4770      	bx	lr
  return USBD_OK;
 80103ec:	4618      	mov	r0, r3
}
 80103ee:	bd08      	pop	{r3, pc}

080103f0 <USBD_LL_DevConnected>:
 80103f0:	2000      	movs	r0, #0
 80103f2:	4770      	bx	lr

080103f4 <USBD_LL_DevDisconnected>:
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80103f4:	2101      	movs	r1, #1
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80103f6:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 80103fa:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass[0] != NULL)
 80103fe:	b142      	cbz	r2, 8010412 <USBD_LL_DevDisconnected+0x1e>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010400:	6852      	ldr	r2, [r2, #4]
 8010402:	7901      	ldrb	r1, [r0, #4]
{
 8010404:	b508      	push	{r3, lr}
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010406:	4790      	blx	r2
 8010408:	b908      	cbnz	r0, 801040e <USBD_LL_DevDisconnected+0x1a>
  USBD_StatusTypeDef   ret = USBD_OK;
 801040a:	2000      	movs	r0, #0
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 801040c:	bd08      	pop	{r3, pc}
      ret = USBD_FAIL;
 801040e:	2003      	movs	r0, #3
}
 8010410:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8010412:	2000      	movs	r0, #0
}
 8010414:	4770      	bx	lr
 8010416:	bf00      	nop

08010418 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8010418:	2000      	movs	r0, #0
 801041a:	4770      	bx	lr

0801041c <USBD_CoreFindEP>:
 801041c:	2000      	movs	r0, #0
 801041e:	4770      	bx	lr

08010420 <USBD_GetEpDesc>:
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
  USBD_EpDescTypeDef *pEpDesc = NULL;
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010420:	7802      	ldrb	r2, [r0, #0]
 8010422:	f8b0 c002 	ldrh.w	ip, [r0, #2]
 8010426:	b293      	uxth	r3, r2
 8010428:	4594      	cmp	ip, r2
 801042a:	d803      	bhi.n	8010434 <USBD_GetEpDesc+0x14>
 801042c:	e00c      	b.n	8010448 <USBD_GetEpDesc+0x28>
  {
    ptr = desc->bLength;

    while (ptr < desc->wTotalLength)
 801042e:	459c      	cmp	ip, r3
 8010430:	d90a      	bls.n	8010448 <USBD_GetEpDesc+0x28>
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8010432:	7802      	ldrb	r2, [r0, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010434:	4410      	add	r0, r2
  *ptr += pnext->bLength;
 8010436:	4413      	add	r3, r2
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010438:	7842      	ldrb	r2, [r0, #1]
  *ptr += pnext->bLength;
 801043a:	b29b      	uxth	r3, r3
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801043c:	2a05      	cmp	r2, #5
 801043e:	d1f6      	bne.n	801042e <USBD_GetEpDesc+0xe>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8010440:	7882      	ldrb	r2, [r0, #2]
 8010442:	428a      	cmp	r2, r1
 8010444:	d1f3      	bne.n	801042e <USBD_GetEpDesc+0xe>
}
 8010446:	4770      	bx	lr
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010448:	2000      	movs	r0, #0
}
 801044a:	4770      	bx	lr

0801044c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801044c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801044e:	780c      	ldrb	r4, [r1, #0]
 8010450:	b083      	sub	sp, #12
 8010452:	460e      	mov	r6, r1
 8010454:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010456:	f004 0460 	and.w	r4, r4, #96	; 0x60
 801045a:	2c20      	cmp	r4, #32
 801045c:	d00e      	beq.n	801047c <USBD_StdDevReq+0x30>
 801045e:	2c40      	cmp	r4, #64	; 0x40
 8010460:	d00c      	beq.n	801047c <USBD_StdDevReq+0x30>
 8010462:	b1bc      	cbz	r4, 8010494 <USBD_StdDevReq+0x48>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010464:	2180      	movs	r1, #128	; 0x80
 8010466:	4628      	mov	r0, r5
 8010468:	f000 fdd4 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801046c:	2100      	movs	r1, #0
 801046e:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8010470:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8010472:	f000 fdcf 	bl	8011014 <USBD_LL_StallEP>
}
 8010476:	4620      	mov	r0, r4
 8010478:	b003      	add	sp, #12
 801047a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801047c:	f8d5 32d4 	ldr.w	r3, [r5, #724]	; 0x2d4
 8010480:	4631      	mov	r1, r6
 8010482:	4628      	mov	r0, r5
 8010484:	33ae      	adds	r3, #174	; 0xae
 8010486:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801048a:	689b      	ldr	r3, [r3, #8]
}
 801048c:	b003      	add	sp, #12
 801048e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010492:	4718      	bx	r3
      switch (req->bRequest)
 8010494:	784b      	ldrb	r3, [r1, #1]
 8010496:	2b09      	cmp	r3, #9
 8010498:	d8e4      	bhi.n	8010464 <USBD_StdDevReq+0x18>
 801049a:	a201      	add	r2, pc, #4	; (adr r2, 80104a0 <USBD_StdDevReq+0x54>)
 801049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104a0:	08010501 	.word	0x08010501
 80104a4:	0801052b 	.word	0x0801052b
 80104a8:	08010465 	.word	0x08010465
 80104ac:	08010549 	.word	0x08010549
 80104b0:	08010465 	.word	0x08010465
 80104b4:	0801056b 	.word	0x0801056b
 80104b8:	080105a3 	.word	0x080105a3
 80104bc:	08010465 	.word	0x08010465
 80104c0:	080105f5 	.word	0x080105f5
 80104c4:	080104c9 	.word	0x080104c9
  cfgidx = (uint8_t)(req->wValue);
 80104c8:	7889      	ldrb	r1, [r1, #2]
 80104ca:	4eb5      	ldr	r6, [pc, #724]	; (80107a0 <USBD_StdDevReq+0x354>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80104cc:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80104ce:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80104d0:	f200 8168 	bhi.w	80107a4 <USBD_StdDevReq+0x358>
  switch (pdev->dev_state)
 80104d4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80104d8:	2b02      	cmp	r3, #2
 80104da:	b2df      	uxtb	r7, r3
 80104dc:	f000 8123 	beq.w	8010726 <USBD_StdDevReq+0x2da>
 80104e0:	2f03      	cmp	r7, #3
 80104e2:	f000 8134 	beq.w	801074e <USBD_StdDevReq+0x302>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80104e6:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 80104e8:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80104ea:	f000 fd93 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80104ee:	2100      	movs	r1, #0
 80104f0:	4628      	mov	r0, r5
 80104f2:	f000 fd8f 	bl	8011014 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80104f6:	7831      	ldrb	r1, [r6, #0]
 80104f8:	4628      	mov	r0, r5
 80104fa:	f7ff fe1b 	bl	8010134 <USBD_ClrClassConfig>
      break;
 80104fe:	e7ba      	b.n	8010476 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8010500:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8010504:	3a01      	subs	r2, #1
 8010506:	2a02      	cmp	r2, #2
 8010508:	d824      	bhi.n	8010554 <USBD_StdDevReq+0x108>
      if (req->wLength != 0x2U)
 801050a:	88ca      	ldrh	r2, [r1, #6]
 801050c:	2a02      	cmp	r2, #2
 801050e:	d121      	bne.n	8010554 <USBD_StdDevReq+0x108>
      if (pdev->dev_remote_wakeup != 0U)
 8010510:	f8d0 42a4 	ldr.w	r4, [r0, #676]	; 0x2a4
 8010514:	4601      	mov	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010516:	2c00      	cmp	r4, #0
  USBD_StatusTypeDef ret = USBD_OK;
 8010518:	461c      	mov	r4, r3
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801051a:	bf14      	ite	ne
 801051c:	2303      	movne	r3, #3
 801051e:	2301      	moveq	r3, #1
 8010520:	f841 3f0c 	str.w	r3, [r1, #12]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010524:	f000 fa8a 	bl	8010a3c <USBD_CtlSendData>
      break;
 8010528:	e7a5      	b.n	8010476 <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 801052a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801052e:	3b01      	subs	r3, #1
 8010530:	2b02      	cmp	r3, #2
 8010532:	d80f      	bhi.n	8010554 <USBD_StdDevReq+0x108>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010534:	884b      	ldrh	r3, [r1, #2]
 8010536:	2b01      	cmp	r3, #1
 8010538:	d19d      	bne.n	8010476 <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 801053a:	2300      	movs	r3, #0
        (void)USBD_CtlSendStatus(pdev);
 801053c:	4628      	mov	r0, r5
        pdev->dev_remote_wakeup = 0U;
 801053e:	f8c5 32a4 	str.w	r3, [r5, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010542:	f000 faab 	bl	8010a9c <USBD_CtlSendStatus>
 8010546:	e796      	b.n	8010476 <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010548:	884b      	ldrh	r3, [r1, #2]
 801054a:	2b01      	cmp	r3, #1
 801054c:	d0f6      	beq.n	801053c <USBD_StdDevReq+0xf0>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801054e:	2b02      	cmp	r3, #2
 8010550:	f000 811e 	beq.w	8010790 <USBD_StdDevReq+0x344>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010554:	2180      	movs	r1, #128	; 0x80
 8010556:	4628      	mov	r0, r5
 8010558:	f000 fd5c 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801055c:	2100      	movs	r1, #0
 801055e:	4628      	mov	r0, r5
 8010560:	f000 fd58 	bl	8011014 <USBD_LL_StallEP>
}
 8010564:	4620      	mov	r0, r4
 8010566:	b003      	add	sp, #12
 8010568:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801056a:	888b      	ldrh	r3, [r1, #4]
 801056c:	2b00      	cmp	r3, #0
 801056e:	d1f1      	bne.n	8010554 <USBD_StdDevReq+0x108>
 8010570:	88cb      	ldrh	r3, [r1, #6]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d1ee      	bne.n	8010554 <USBD_StdDevReq+0x108>
 8010576:	884e      	ldrh	r6, [r1, #2]
 8010578:	2e7f      	cmp	r6, #127	; 0x7f
 801057a:	d8eb      	bhi.n	8010554 <USBD_StdDevReq+0x108>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801057c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010580:	2b03      	cmp	r3, #3
 8010582:	d0e7      	beq.n	8010554 <USBD_StdDevReq+0x108>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010584:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 8010586:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801058a:	f000 fd73 	bl	8011074 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801058e:	4628      	mov	r0, r5
 8010590:	f000 fa84 	bl	8010a9c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8010594:	2e00      	cmp	r6, #0
 8010596:	f040 80f7 	bne.w	8010788 <USBD_StdDevReq+0x33c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 801059a:	2301      	movs	r3, #1
 801059c:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 80105a0:	e769      	b.n	8010476 <USBD_StdDevReq+0x2a>
  uint16_t len = 0U;
 80105a2:	2300      	movs	r3, #0
  switch (req->wValue >> 8)
 80105a4:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 80105a6:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80105aa:	0a13      	lsrs	r3, r2, #8
 80105ac:	3b01      	subs	r3, #1
 80105ae:	2b0e      	cmp	r3, #14
 80105b0:	d8d0      	bhi.n	8010554 <USBD_StdDevReq+0x108>
 80105b2:	a101      	add	r1, pc, #4	; (adr r1, 80105b8 <USBD_StdDevReq+0x16c>)
 80105b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80105b8:	080106ab 	.word	0x080106ab
 80105bc:	08010691 	.word	0x08010691
 80105c0:	0801067f 	.word	0x0801067f
 80105c4:	08010555 	.word	0x08010555
 80105c8:	08010555 	.word	0x08010555
 80105cc:	08010669 	.word	0x08010669
 80105d0:	0801064f 	.word	0x0801064f
 80105d4:	08010555 	.word	0x08010555
 80105d8:	08010555 	.word	0x08010555
 80105dc:	08010555 	.word	0x08010555
 80105e0:	08010555 	.word	0x08010555
 80105e4:	08010555 	.word	0x08010555
 80105e8:	08010555 	.word	0x08010555
 80105ec:	08010555 	.word	0x08010555
 80105f0:	0801061b 	.word	0x0801061b
  if (req->wLength != 1U)
 80105f4:	88ca      	ldrh	r2, [r1, #6]
 80105f6:	2a01      	cmp	r2, #1
 80105f8:	d1ac      	bne.n	8010554 <USBD_StdDevReq+0x108>
    switch (pdev->dev_state)
 80105fa:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 80105fe:	2902      	cmp	r1, #2
 8010600:	b2cb      	uxtb	r3, r1
 8010602:	f200 8089 	bhi.w	8010718 <USBD_StdDevReq+0x2cc>
 8010606:	2b00      	cmp	r3, #0
 8010608:	f43f af2c 	beq.w	8010464 <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 801060c:	4601      	mov	r1, r0
 801060e:	2300      	movs	r3, #0
 8010610:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8010614:	f000 fa12 	bl	8010a3c <USBD_CtlSendData>
        break;
 8010618:	e72d      	b.n	8010476 <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801061a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 801061e:	69db      	ldr	r3, [r3, #28]
 8010620:	2b00      	cmp	r3, #0
 8010622:	d097      	beq.n	8010554 <USBD_StdDevReq+0x108>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010624:	f10d 0106 	add.w	r1, sp, #6
 8010628:	7c28      	ldrb	r0, [r5, #16]
 801062a:	4798      	blx	r3
  if (req->wLength != 0U)
 801062c:	88f2      	ldrh	r2, [r6, #6]
 801062e:	2a00      	cmp	r2, #0
 8010630:	d06e      	beq.n	8010710 <USBD_StdDevReq+0x2c4>
    if (len != 0U)
 8010632:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d08c      	beq.n	8010554 <USBD_StdDevReq+0x108>
      len = MIN(len, req->wLength);
 801063a:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801063c:	4601      	mov	r1, r0
 801063e:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 8010640:	bf28      	it	cs
 8010642:	461a      	movcs	r2, r3
 8010644:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010648:	f000 f9f8 	bl	8010a3c <USBD_CtlSendData>
 801064c:	e713      	b.n	8010476 <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801064e:	7c03      	ldrb	r3, [r0, #16]
 8010650:	2b00      	cmp	r3, #0
 8010652:	f47f af7f 	bne.w	8010554 <USBD_StdDevReq+0x108>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8010656:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801065a:	f10d 0006 	add.w	r0, sp, #6
 801065e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010660:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010662:	2307      	movs	r3, #7
 8010664:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8010666:	e7e1      	b.n	801062c <USBD_StdDevReq+0x1e0>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010668:	7c03      	ldrb	r3, [r0, #16]
 801066a:	2b00      	cmp	r3, #0
 801066c:	f47f af72 	bne.w	8010554 <USBD_StdDevReq+0x108>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8010670:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8010674:	f10d 0006 	add.w	r0, sp, #6
 8010678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801067a:	4798      	blx	r3
  if (err != 0U)
 801067c:	e7d6      	b.n	801062c <USBD_StdDevReq+0x1e0>
      switch ((uint8_t)(req->wValue))
 801067e:	b2d2      	uxtb	r2, r2
 8010680:	2a05      	cmp	r2, #5
 8010682:	f63f af67 	bhi.w	8010554 <USBD_StdDevReq+0x108>
 8010686:	e8df f002 	tbb	[pc, r2]
 801068a:	3036      	.short	0x3036
 801068c:	181e242a 	.word	0x181e242a
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010690:	7c03      	ldrb	r3, [r0, #16]
 8010692:	2b00      	cmp	r3, #0
 8010694:	f040 808f 	bne.w	80107b6 <USBD_StdDevReq+0x36a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8010698:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801069c:	f10d 0006 	add.w	r0, sp, #6
 80106a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106a2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80106a4:	2302      	movs	r3, #2
 80106a6:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80106a8:	e7c0      	b.n	801062c <USBD_StdDevReq+0x1e0>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80106aa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106ae:	f10d 0106 	add.w	r1, sp, #6
 80106b2:	7c00      	ldrb	r0, [r0, #16]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	4798      	blx	r3
  if (err != 0U)
 80106b8:	e7b8      	b.n	801062c <USBD_StdDevReq+0x1e0>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80106ba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106be:	699b      	ldr	r3, [r3, #24]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d1af      	bne.n	8010624 <USBD_StdDevReq+0x1d8>
 80106c4:	e746      	b.n	8010554 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80106c6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106ca:	695b      	ldr	r3, [r3, #20]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d1a9      	bne.n	8010624 <USBD_StdDevReq+0x1d8>
 80106d0:	e740      	b.n	8010554 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80106d2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106d6:	691b      	ldr	r3, [r3, #16]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d1a3      	bne.n	8010624 <USBD_StdDevReq+0x1d8>
 80106dc:	e73a      	b.n	8010554 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80106de:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106e2:	68db      	ldr	r3, [r3, #12]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d19d      	bne.n	8010624 <USBD_StdDevReq+0x1d8>
 80106e8:	e734      	b.n	8010554 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80106ea:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106ee:	689b      	ldr	r3, [r3, #8]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d197      	bne.n	8010624 <USBD_StdDevReq+0x1d8>
 80106f4:	e72e      	b.n	8010554 <USBD_StdDevReq+0x108>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80106f6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80106fa:	685b      	ldr	r3, [r3, #4]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d191      	bne.n	8010624 <USBD_StdDevReq+0x1d8>
 8010700:	e728      	b.n	8010554 <USBD_StdDevReq+0x108>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010702:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 8010704:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8010706:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010708:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801070c:	f7ff fd12 	bl	8010134 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010710:	4628      	mov	r0, r5
 8010712:	f000 f9c3 	bl	8010a9c <USBD_CtlSendStatus>
 8010716:	e6ae      	b.n	8010476 <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8010718:	2b03      	cmp	r3, #3
 801071a:	f47f aea3 	bne.w	8010464 <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801071e:	1d01      	adds	r1, r0, #4
 8010720:	f000 f98c 	bl	8010a3c <USBD_CtlSendData>
        break;
 8010724:	e6a7      	b.n	8010476 <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 8010726:	2900      	cmp	r1, #0
 8010728:	d0f2      	beq.n	8010710 <USBD_StdDevReq+0x2c4>
        pdev->dev_config = cfgidx;
 801072a:	2101      	movs	r1, #1
 801072c:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801072e:	f7ff fcf9 	bl	8010124 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8010732:	4604      	mov	r4, r0
 8010734:	2800      	cmp	r0, #0
 8010736:	d047      	beq.n	80107c8 <USBD_StdDevReq+0x37c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010738:	2180      	movs	r1, #128	; 0x80
 801073a:	4628      	mov	r0, r5
 801073c:	f000 fc6a 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010740:	2100      	movs	r1, #0
 8010742:	4628      	mov	r0, r5
 8010744:	f000 fc66 	bl	8011014 <USBD_LL_StallEP>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010748:	f885 729c 	strb.w	r7, [r5, #668]	; 0x29c
 801074c:	e693      	b.n	8010476 <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 801074e:	2900      	cmp	r1, #0
 8010750:	d0d7      	beq.n	8010702 <USBD_StdDevReq+0x2b6>
      else if (cfgidx != pdev->dev_config)
 8010752:	6841      	ldr	r1, [r0, #4]
 8010754:	2901      	cmp	r1, #1
 8010756:	d0db      	beq.n	8010710 <USBD_StdDevReq+0x2c4>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010758:	b2c9      	uxtb	r1, r1
 801075a:	f7ff fceb 	bl	8010134 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801075e:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010760:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 8010762:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010764:	f7ff fcde 	bl	8010124 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8010768:	4606      	mov	r6, r0
 801076a:	2800      	cmp	r0, #0
 801076c:	d0d0      	beq.n	8010710 <USBD_StdDevReq+0x2c4>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801076e:	2180      	movs	r1, #128	; 0x80
 8010770:	4628      	mov	r0, r5
 8010772:	f000 fc4f 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010776:	2100      	movs	r1, #0
 8010778:	4628      	mov	r0, r5
 801077a:	4634      	mov	r4, r6
 801077c:	f000 fc4a 	bl	8011014 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010780:	7929      	ldrb	r1, [r5, #4]
 8010782:	4628      	mov	r0, r5
 8010784:	f7ff fcd6 	bl	8010134 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010788:	2302      	movs	r3, #2
 801078a:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 801078e:	e672      	b.n	8010476 <USBD_StdDevReq+0x2a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8010790:	888b      	ldrh	r3, [r1, #4]
 8010792:	0a1b      	lsrs	r3, r3, #8
 8010794:	f880 32a0 	strb.w	r3, [r0, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8010798:	f000 f980 	bl	8010a9c <USBD_CtlSendStatus>
 801079c:	e66b      	b.n	8010476 <USBD_StdDevReq+0x2a>
 801079e:	bf00      	nop
 80107a0:	2400b9a4 	.word	0x2400b9a4
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80107a4:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 80107a6:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80107a8:	f000 fc34 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80107ac:	2100      	movs	r1, #0
 80107ae:	4628      	mov	r0, r5
 80107b0:	f000 fc30 	bl	8011014 <USBD_LL_StallEP>
    return USBD_FAIL;
 80107b4:	e65f      	b.n	8010476 <USBD_StdDevReq+0x2a>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80107b6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80107ba:	f10d 0006 	add.w	r0, sp, #6
 80107be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107c0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80107c2:	2302      	movs	r3, #2
 80107c4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80107c6:	e731      	b.n	801062c <USBD_StdDevReq+0x1e0>
          (void)USBD_CtlSendStatus(pdev);
 80107c8:	4628      	mov	r0, r5
 80107ca:	f000 f967 	bl	8010a9c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80107ce:	2303      	movs	r3, #3
 80107d0:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 80107d4:	e64f      	b.n	8010476 <USBD_StdDevReq+0x2a>
 80107d6:	bf00      	nop

080107d8 <USBD_StdItfReq>:
{
 80107d8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80107da:	780b      	ldrb	r3, [r1, #0]
{
 80107dc:	460d      	mov	r5, r1
 80107de:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80107e0:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80107e4:	2a40      	cmp	r2, #64	; 0x40
 80107e6:	d00b      	beq.n	8010800 <USBD_StdItfReq+0x28>
 80107e8:	065b      	lsls	r3, r3, #25
 80107ea:	d509      	bpl.n	8010800 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 80107ec:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80107ee:	2180      	movs	r1, #128	; 0x80
 80107f0:	f000 fc10 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80107f4:	4620      	mov	r0, r4
 80107f6:	4629      	mov	r1, r5
 80107f8:	f000 fc0c 	bl	8011014 <USBD_LL_StallEP>
}
 80107fc:	4628      	mov	r0, r5
 80107fe:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 8010800:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8010804:	3b01      	subs	r3, #1
 8010806:	2b02      	cmp	r3, #2
 8010808:	d802      	bhi.n	8010810 <USBD_StdItfReq+0x38>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801080a:	7929      	ldrb	r1, [r5, #4]
 801080c:	2901      	cmp	r1, #1
 801080e:	d90a      	bls.n	8010826 <USBD_StdItfReq+0x4e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010810:	2180      	movs	r1, #128	; 0x80
 8010812:	4620      	mov	r0, r4
 8010814:	f000 fbfe 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010818:	2100      	movs	r1, #0
 801081a:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 801081c:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 801081e:	f000 fbf9 	bl	8011014 <USBD_LL_StallEP>
}
 8010822:	4628      	mov	r0, r5
 8010824:	bd38      	pop	{r3, r4, r5, pc}
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010826:	4620      	mov	r0, r4
 8010828:	f7ff fdf6 	bl	8010418 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801082c:	b990      	cbnz	r0, 8010854 <USBD_StdItfReq+0x7c>
              if (pdev->pClass[idx]->Setup != NULL)
 801082e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8010832:	689b      	ldr	r3, [r3, #8]
 8010834:	b173      	cbz	r3, 8010854 <USBD_StdItfReq+0x7c>
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010836:	4629      	mov	r1, r5
                pdev->classId = idx;
 8010838:	f8c4 02d4 	str.w	r0, [r4, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801083c:	4620      	mov	r0, r4
 801083e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010840:	88eb      	ldrh	r3, [r5, #6]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010842:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010844:	2b00      	cmp	r3, #0
 8010846:	d1d9      	bne.n	80107fc <USBD_StdItfReq+0x24>
 8010848:	2800      	cmp	r0, #0
 801084a:	d1d7      	bne.n	80107fc <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 801084c:	4620      	mov	r0, r4
 801084e:	f000 f925 	bl	8010a9c <USBD_CtlSendStatus>
 8010852:	e7d3      	b.n	80107fc <USBD_StdItfReq+0x24>
              ret = USBD_FAIL;
 8010854:	2503      	movs	r5, #3
}
 8010856:	4628      	mov	r0, r5
 8010858:	bd38      	pop	{r3, r4, r5, pc}
 801085a:	bf00      	nop

0801085c <USBD_StdEPReq>:
{
 801085c:	b530      	push	{r4, r5, lr}
 801085e:	460c      	mov	r4, r1
  ep_addr = LOBYTE(req->wIndex);
 8010860:	888a      	ldrh	r2, [r1, #4]
{
 8010862:	b083      	sub	sp, #12
 8010864:	4605      	mov	r5, r0
  ep_addr = LOBYTE(req->wIndex);
 8010866:	7823      	ldrb	r3, [r4, #0]
 8010868:	b2d1      	uxtb	r1, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801086a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801086e:	2b20      	cmp	r3, #32
 8010870:	d01e      	beq.n	80108b0 <USBD_StdEPReq+0x54>
 8010872:	2b40      	cmp	r3, #64	; 0x40
 8010874:	d01c      	beq.n	80108b0 <USBD_StdEPReq+0x54>
 8010876:	b36b      	cbz	r3, 80108d4 <USBD_StdEPReq+0x78>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010878:	2180      	movs	r1, #128	; 0x80
 801087a:	4628      	mov	r0, r5
 801087c:	f000 fbca 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010880:	2100      	movs	r1, #0
 8010882:	4628      	mov	r0, r5
 8010884:	f000 fbc6 	bl	8011014 <USBD_LL_StallEP>
}
 8010888:	2000      	movs	r0, #0
 801088a:	b003      	add	sp, #12
 801088c:	bd30      	pop	{r4, r5, pc}
          switch (pdev->dev_state)
 801088e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8010892:	2b02      	cmp	r3, #2
 8010894:	b2da      	uxtb	r2, r3
 8010896:	d059      	beq.n	801094c <USBD_StdEPReq+0xf0>
 8010898:	2a03      	cmp	r2, #3
 801089a:	d1ed      	bne.n	8010878 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 801089c:	8863      	ldrh	r3, [r4, #2]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d1f2      	bne.n	8010888 <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 80108a2:	064b      	lsls	r3, r1, #25
 80108a4:	d17f      	bne.n	80109a6 <USBD_StdEPReq+0x14a>
                (void)USBD_CtlSendStatus(pdev);
 80108a6:	4628      	mov	r0, r5
 80108a8:	9101      	str	r1, [sp, #4]
 80108aa:	f000 f8f7 	bl	8010a9c <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80108ae:	9901      	ldr	r1, [sp, #4]
 80108b0:	4628      	mov	r0, r5
 80108b2:	f7ff fdb3 	bl	801041c <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80108b6:	2800      	cmp	r0, #0
 80108b8:	d1e6      	bne.n	8010888 <USBD_StdEPReq+0x2c>
                  if (pdev->pClass[idx]->Setup != NULL)
 80108ba:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
                  pdev->classId = idx;
 80108be:	f8c5 02d4 	str.w	r0, [r5, #724]	; 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 80108c2:	689b      	ldr	r3, [r3, #8]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d0df      	beq.n	8010888 <USBD_StdEPReq+0x2c>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80108c8:	4621      	mov	r1, r4
 80108ca:	4628      	mov	r0, r5
}
 80108cc:	b003      	add	sp, #12
 80108ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80108d2:	4718      	bx	r3
      switch (req->bRequest)
 80108d4:	7863      	ldrb	r3, [r4, #1]
 80108d6:	2b01      	cmp	r3, #1
 80108d8:	d0d9      	beq.n	801088e <USBD_StdEPReq+0x32>
 80108da:	2b03      	cmp	r3, #3
 80108dc:	d024      	beq.n	8010928 <USBD_StdEPReq+0xcc>
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d1ca      	bne.n	8010878 <USBD_StdEPReq+0x1c>
          switch (pdev->dev_state)
 80108e2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80108e6:	2b02      	cmp	r3, #2
 80108e8:	b2d8      	uxtb	r0, r3
 80108ea:	d038      	beq.n	801095e <USBD_StdEPReq+0x102>
 80108ec:	2803      	cmp	r0, #3
 80108ee:	d1c3      	bne.n	8010878 <USBD_StdEPReq+0x1c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80108f0:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 80108f4:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80108f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80108fa:	eb05 0383 	add.w	r3, r5, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 80108fe:	d43f      	bmi.n	8010980 <USBD_StdEPReq+0x124>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010900:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 8010904:	2b00      	cmp	r3, #0
 8010906:	d0b7      	beq.n	8010878 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010908:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 801090c:	2414      	movs	r4, #20
 801090e:	fb04 5403 	mla	r4, r4, r3, r5
 8010912:	f504 74aa 	add.w	r4, r4, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010916:	2b00      	cmp	r3, #0
 8010918:	d13e      	bne.n	8010998 <USBD_StdEPReq+0x13c>
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801091a:	2202      	movs	r2, #2
 801091c:	4621      	mov	r1, r4
 801091e:	4628      	mov	r0, r5
                pep->status = 0x0000U;
 8010920:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010922:	f000 f88b 	bl	8010a3c <USBD_CtlSendData>
              break;
 8010926:	e7af      	b.n	8010888 <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 8010928:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801092c:	2b02      	cmp	r3, #2
 801092e:	b2da      	uxtb	r2, r3
 8010930:	d00c      	beq.n	801094c <USBD_StdEPReq+0xf0>
 8010932:	2a03      	cmp	r2, #3
 8010934:	d1a0      	bne.n	8010878 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010936:	8863      	ldrh	r3, [r4, #2]
 8010938:	b923      	cbnz	r3, 8010944 <USBD_StdEPReq+0xe8>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801093a:	0648      	lsls	r0, r1, #25
 801093c:	d002      	beq.n	8010944 <USBD_StdEPReq+0xe8>
 801093e:	88e3      	ldrh	r3, [r4, #6]
 8010940:	2b00      	cmp	r3, #0
 8010942:	d035      	beq.n	80109b0 <USBD_StdEPReq+0x154>
              (void)USBD_CtlSendStatus(pdev);
 8010944:	4628      	mov	r0, r5
 8010946:	f000 f8a9 	bl	8010a9c <USBD_CtlSendStatus>
              break;
 801094a:	e79d      	b.n	8010888 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801094c:	064a      	lsls	r2, r1, #25
 801094e:	d093      	beq.n	8010878 <USBD_StdEPReq+0x1c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010950:	f000 fb60 	bl	8011014 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010954:	2180      	movs	r1, #128	; 0x80
 8010956:	4628      	mov	r0, r5
 8010958:	f000 fb5c 	bl	8011014 <USBD_LL_StallEP>
 801095c:	e794      	b.n	8010888 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801095e:	0648      	lsls	r0, r1, #25
 8010960:	d18a      	bne.n	8010878 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010962:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 8010964:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010968:	f04f 0202 	mov.w	r2, #2
 801096c:	4628      	mov	r0, r5
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801096e:	bf4c      	ite	mi
 8010970:	f105 0114 	addmi.w	r1, r5, #20
 8010974:	f505 71aa 	addpl.w	r1, r5, #340	; 0x154
              pep->status = 0x0000U;
 8010978:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801097a:	f000 f85f 	bl	8010a3c <USBD_CtlSendData>
              break;
 801097e:	e783      	b.n	8010888 <USBD_StdEPReq+0x2c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010980:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8010982:	2b00      	cmp	r3, #0
 8010984:	f43f af78 	beq.w	8010878 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010988:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 801098c:	1c5c      	adds	r4, r3, #1
 801098e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8010992:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8010996:	e7be      	b.n	8010916 <USBD_StdEPReq+0xba>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010998:	4628      	mov	r0, r5
 801099a:	f000 fb57 	bl	801104c <USBD_LL_IsStallEP>
 801099e:	1e03      	subs	r3, r0, #0
 80109a0:	bf18      	it	ne
 80109a2:	2301      	movne	r3, #1
 80109a4:	e7b9      	b.n	801091a <USBD_StdEPReq+0xbe>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80109a6:	9101      	str	r1, [sp, #4]
 80109a8:	f000 fb42 	bl	8011030 <USBD_LL_ClearStallEP>
 80109ac:	9901      	ldr	r1, [sp, #4]
 80109ae:	e77a      	b.n	80108a6 <USBD_StdEPReq+0x4a>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80109b0:	4628      	mov	r0, r5
 80109b2:	f000 fb2f 	bl	8011014 <USBD_LL_StallEP>
 80109b6:	e7c5      	b.n	8010944 <USBD_StdEPReq+0xe8>

080109b8 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 80109b8:	780b      	ldrb	r3, [r1, #0]
 80109ba:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 80109bc:	784b      	ldrb	r3, [r1, #1]
 80109be:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pbuff);
 80109c0:	884b      	ldrh	r3, [r1, #2]
 80109c2:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pbuff);
 80109c4:	888b      	ldrh	r3, [r1, #4]
 80109c6:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pbuff);
 80109c8:	88cb      	ldrh	r3, [r1, #6]
 80109ca:	80c3      	strh	r3, [r0, #6]
}
 80109cc:	4770      	bx	lr
 80109ce:	bf00      	nop

080109d0 <USBD_CtlError>:
{
 80109d0:	b510      	push	{r4, lr}
 80109d2:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80109d4:	2180      	movs	r1, #128	; 0x80
 80109d6:	f000 fb1d 	bl	8011014 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80109da:	2100      	movs	r1, #0
 80109dc:	4620      	mov	r0, r4
}
 80109de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 80109e2:	f000 bb17 	b.w	8011014 <USBD_LL_StallEP>
 80109e6:	bf00      	nop

080109e8 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 80109e8:	b318      	cbz	r0, 8010a32 <USBD_GetString+0x4a>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80109ea:	7803      	ldrb	r3, [r0, #0]
{
 80109ec:	b430      	push	{r4, r5}
  while (*pbuff != (uint8_t)'\0')
 80109ee:	b30b      	cbz	r3, 8010a34 <USBD_GetString+0x4c>
 80109f0:	4604      	mov	r4, r0
 80109f2:	f1c0 0c01 	rsb	ip, r0, #1
  {
    len++;
 80109f6:	eb04 030c 	add.w	r3, r4, ip
  while (*pbuff != (uint8_t)'\0')
 80109fa:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80109fe:	b2db      	uxtb	r3, r3
 8010a00:	2d00      	cmp	r5, #0
 8010a02:	d1f8      	bne.n	80109f6 <USBD_GetString+0xe>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010a04:	3301      	adds	r3, #1
 8010a06:	005b      	lsls	r3, r3, #1
 8010a08:	b2dc      	uxtb	r4, r3
 8010a0a:	8013      	strh	r3, [r2, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010a0c:	2303      	movs	r3, #3
  unicode[idx] = *(uint8_t *)len;
 8010a0e:	700c      	strb	r4, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010a10:	704b      	strb	r3, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 8010a12:	7804      	ldrb	r4, [r0, #0]
 8010a14:	b15c      	cbz	r4, 8010a2e <USBD_GetString+0x46>
  idx++;
 8010a16:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 8010a18:	2500      	movs	r5, #0
    idx++;
 8010a1a:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 8010a1c:	54cc      	strb	r4, [r1, r3]
    idx++;
 8010a1e:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 8010a20:	b2d2      	uxtb	r2, r2
    idx++;
 8010a22:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 8010a24:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 8010a26:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8010a2a:	2c00      	cmp	r4, #0
 8010a2c:	d1f5      	bne.n	8010a1a <USBD_GetString+0x32>
}
 8010a2e:	bc30      	pop	{r4, r5}
 8010a30:	4770      	bx	lr
 8010a32:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 8010a34:	2402      	movs	r4, #2
 8010a36:	4623      	mov	r3, r4
 8010a38:	e7e7      	b.n	8010a0a <USBD_GetString+0x22>
 8010a3a:	bf00      	nop

08010a3c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010a3c:	b510      	push	{r4, lr}
 8010a3e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010a40:	2402      	movs	r4, #2
{
 8010a42:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010a44:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010a46:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 8010a4a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010a4e:	f000 fb1f 	bl	8011090 <USBD_LL_Transmit>

  return USBD_OK;
}
 8010a52:	2000      	movs	r0, #0
 8010a54:	bd10      	pop	{r4, pc}
 8010a56:	bf00      	nop

08010a58 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010a58:	468c      	mov	ip, r1
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010a5a:	2100      	movs	r1, #0
{
 8010a5c:	b508      	push	{r3, lr}
 8010a5e:	4613      	mov	r3, r2
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010a60:	4662      	mov	r2, ip
 8010a62:	f000 fb15 	bl	8011090 <USBD_LL_Transmit>

  return USBD_OK;
}
 8010a66:	2000      	movs	r0, #0
 8010a68:	bd08      	pop	{r3, pc}
 8010a6a:	bf00      	nop

08010a6c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010a6c:	b510      	push	{r4, lr}
 8010a6e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010a70:	2403      	movs	r4, #3
{
 8010a72:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010a74:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010a76:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 8010a7a:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010a7e:	f000 fb15 	bl	80110ac <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010a82:	2000      	movs	r0, #0
 8010a84:	bd10      	pop	{r4, pc}
 8010a86:	bf00      	nop

08010a88 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010a88:	468c      	mov	ip, r1
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010a8a:	2100      	movs	r1, #0
{
 8010a8c:	b508      	push	{r3, lr}
 8010a8e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010a90:	4662      	mov	r2, ip
 8010a92:	f000 fb0b 	bl	80110ac <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010a96:	2000      	movs	r0, #0
 8010a98:	bd08      	pop	{r3, pc}
 8010a9a:	bf00      	nop

08010a9c <USBD_CtlSendStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010a9c:	2300      	movs	r3, #0
{
 8010a9e:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010aa0:	2404      	movs	r4, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010aa2:	461a      	mov	r2, r3
 8010aa4:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010aa6:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010aaa:	f000 faf1 	bl	8011090 <USBD_LL_Transmit>

  return USBD_OK;
}
 8010aae:	2000      	movs	r0, #0
 8010ab0:	bd10      	pop	{r4, pc}
 8010ab2:	bf00      	nop

08010ab4 <USBD_CtlReceiveStatus>:
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010ab4:	2300      	movs	r3, #0
{
 8010ab6:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010ab8:	2405      	movs	r4, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010aba:	461a      	mov	r2, r3
 8010abc:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010abe:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010ac2:	f000 faf3 	bl	80110ac <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8010ac6:	2000      	movs	r0, #0
 8010ac8:	bd10      	pop	{r4, pc}
 8010aca:	bf00      	nop

08010acc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010acc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010ace:	2200      	movs	r2, #0
 8010ad0:	4919      	ldr	r1, [pc, #100]	; (8010b38 <MX_USB_DEVICE_Init+0x6c>)
 8010ad2:	481a      	ldr	r0, [pc, #104]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010ad4:	f7ff faf4 	bl	80100c0 <USBD_Init>
 8010ad8:	b988      	cbnz	r0, 8010afe <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010ada:	4919      	ldr	r1, [pc, #100]	; (8010b40 <MX_USB_DEVICE_Init+0x74>)
 8010adc:	4817      	ldr	r0, [pc, #92]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010ade:	f7ff fb03 	bl	80100e8 <USBD_RegisterClass>
 8010ae2:	b9a0      	cbnz	r0, 8010b0e <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010ae4:	4917      	ldr	r1, [pc, #92]	; (8010b44 <MX_USB_DEVICE_Init+0x78>)
 8010ae6:	4815      	ldr	r0, [pc, #84]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010ae8:	f7ff fa8a 	bl	8010000 <USBD_CDC_RegisterInterface>
 8010aec:	b9b8      	cbnz	r0, 8010b1e <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010aee:	4813      	ldr	r0, [pc, #76]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010af0:	f7ff fb16 	bl	8010120 <USBD_Start>
 8010af4:	b9d0      	cbnz	r0, 8010b2c <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010af6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 8010afa:	f7fa bd8d 	b.w	800b618 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 8010afe:	f7f4 fd19 	bl	8005534 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010b02:	490f      	ldr	r1, [pc, #60]	; (8010b40 <MX_USB_DEVICE_Init+0x74>)
 8010b04:	480d      	ldr	r0, [pc, #52]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010b06:	f7ff faef 	bl	80100e8 <USBD_RegisterClass>
 8010b0a:	2800      	cmp	r0, #0
 8010b0c:	d0ea      	beq.n	8010ae4 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8010b0e:	f7f4 fd11 	bl	8005534 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010b12:	490c      	ldr	r1, [pc, #48]	; (8010b44 <MX_USB_DEVICE_Init+0x78>)
 8010b14:	4809      	ldr	r0, [pc, #36]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010b16:	f7ff fa73 	bl	8010000 <USBD_CDC_RegisterInterface>
 8010b1a:	2800      	cmp	r0, #0
 8010b1c:	d0e7      	beq.n	8010aee <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8010b1e:	f7f4 fd09 	bl	8005534 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010b22:	4806      	ldr	r0, [pc, #24]	; (8010b3c <MX_USB_DEVICE_Init+0x70>)
 8010b24:	f7ff fafc 	bl	8010120 <USBD_Start>
 8010b28:	2800      	cmp	r0, #0
 8010b2a:	d0e4      	beq.n	8010af6 <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 8010b2c:	f7f4 fd02 	bl	8005534 <Error_Handler>
}
 8010b30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 8010b34:	f7fa bd70 	b.w	800b618 <HAL_PWREx_EnableUSBVoltageDetector>
 8010b38:	240003c4 	.word	0x240003c4
 8010b3c:	2400b9a8 	.word	0x2400b9a8
 8010b40:	24000320 	.word	0x24000320
 8010b44:	240003a8 	.word	0x240003a8

08010b48 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8010b48:	2000      	movs	r0, #0
 8010b4a:	4770      	bx	lr

08010b4c <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8010b4c:	2000      	movs	r0, #0
 8010b4e:	4770      	bx	lr

08010b50 <CDC_Receive_FS>:
{
 8010b50:	b570      	push	{r4, r5, r6, lr}
 8010b52:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010b54:	4e08      	ldr	r6, [pc, #32]	; (8010b78 <CDC_Receive_FS+0x28>)
{
 8010b56:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010b58:	4630      	mov	r0, r6
 8010b5a:	4621      	mov	r1, r4
 8010b5c:	f7ff fa6a 	bl	8010034 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 8010b60:	4630      	mov	r0, r6
 8010b62:	f7ff fa8f 	bl	8010084 <USBD_CDC_ReceivePacket>
 8010b66:	682a      	ldr	r2, [r5, #0]
 8010b68:	4b04      	ldr	r3, [pc, #16]	; (8010b7c <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 8010b6a:	4621      	mov	r1, r4
 8010b6c:	4804      	ldr	r0, [pc, #16]	; (8010b80 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 8010b6e:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 8010b70:	f001 fa07 	bl	8011f82 <memcpy>
}
 8010b74:	2000      	movs	r0, #0
 8010b76:	bd70      	pop	{r4, r5, r6, pc}
 8010b78:	2400b9a8 	.word	0x2400b9a8
 8010b7c:	2400628c 	.word	0x2400628c
 8010b80:	24006294 	.word	0x24006294

08010b84 <CDC_Init_FS>:
{
 8010b84:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010b86:	4c06      	ldr	r4, [pc, #24]	; (8010ba0 <CDC_Init_FS+0x1c>)
 8010b88:	2200      	movs	r2, #0
 8010b8a:	4906      	ldr	r1, [pc, #24]	; (8010ba4 <CDC_Init_FS+0x20>)
 8010b8c:	4620      	mov	r0, r4
 8010b8e:	f7ff fa43 	bl	8010018 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010b92:	4905      	ldr	r1, [pc, #20]	; (8010ba8 <CDC_Init_FS+0x24>)
 8010b94:	4620      	mov	r0, r4
 8010b96:	f7ff fa4d 	bl	8010034 <USBD_CDC_SetRxBuffer>
}
 8010b9a:	2000      	movs	r0, #0
 8010b9c:	bd10      	pop	{r4, pc}
 8010b9e:	bf00      	nop
 8010ba0:	2400b9a8 	.word	0x2400b9a8
 8010ba4:	2400c484 	.word	0x2400c484
 8010ba8:	2400bc84 	.word	0x2400bc84

08010bac <CDC_Control_FS>:
  switch(cmd)
 8010bac:	2820      	cmp	r0, #32
 8010bae:	d00a      	beq.n	8010bc6 <CDC_Control_FS+0x1a>
 8010bb0:	2821      	cmp	r0, #33	; 0x21
 8010bb2:	d106      	bne.n	8010bc2 <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8010bb4:	4b09      	ldr	r3, [pc, #36]	; (8010bdc <CDC_Control_FS+0x30>)
 8010bb6:	6818      	ldr	r0, [r3, #0]
 8010bb8:	889a      	ldrh	r2, [r3, #4]
 8010bba:	799b      	ldrb	r3, [r3, #6]
 8010bbc:	6008      	str	r0, [r1, #0]
 8010bbe:	808a      	strh	r2, [r1, #4]
 8010bc0:	718b      	strb	r3, [r1, #6]
}
 8010bc2:	2000      	movs	r0, #0
 8010bc4:	4770      	bx	lr
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8010bc6:	4b05      	ldr	r3, [pc, #20]	; (8010bdc <CDC_Control_FS+0x30>)
 8010bc8:	6808      	ldr	r0, [r1, #0]
 8010bca:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8010bce:	798a      	ldrb	r2, [r1, #6]
 8010bd0:	6018      	str	r0, [r3, #0]
}
 8010bd2:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8010bd4:	f8a3 c004 	strh.w	ip, [r3, #4]
 8010bd8:	719a      	strb	r2, [r3, #6]
}
 8010bda:	4770      	bx	lr
 8010bdc:	240003bc 	.word	0x240003bc

08010be0 <CDC_Transmit_FS>:
{
 8010be0:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010be2:	4c09      	ldr	r4, [pc, #36]	; (8010c08 <CDC_Transmit_FS+0x28>)
 8010be4:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 8010be8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010bec:	b10b      	cbz	r3, 8010bf2 <CDC_Transmit_FS+0x12>
}
 8010bee:	2001      	movs	r0, #1
 8010bf0:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010bf2:	460a      	mov	r2, r1
 8010bf4:	4601      	mov	r1, r0
 8010bf6:	4620      	mov	r0, r4
 8010bf8:	f7ff fa0e 	bl	8010018 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010bfc:	4620      	mov	r0, r4
}
 8010bfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010c02:	f7ff ba23 	b.w	801004c <USBD_CDC_TransmitPacket>
 8010c06:	bf00      	nop
 8010c08:	2400b9a8 	.word	0x2400b9a8

08010c0c <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010c0c:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8010c0e:	4801      	ldr	r0, [pc, #4]	; (8010c14 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8010c10:	800b      	strh	r3, [r1, #0]
}
 8010c12:	4770      	bx	lr
 8010c14:	240003e4 	.word	0x240003e4

08010c18 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010c18:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8010c1a:	4801      	ldr	r0, [pc, #4]	; (8010c20 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8010c1c:	800b      	strh	r3, [r1, #0]
}
 8010c1e:	4770      	bx	lr
 8010c20:	240003f8 	.word	0x240003f8

08010c24 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c24:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010c26:	4c04      	ldr	r4, [pc, #16]	; (8010c38 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8010c28:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010c2a:	4804      	ldr	r0, [pc, #16]	; (8010c3c <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8010c2c:	4621      	mov	r1, r4
 8010c2e:	f7ff fedb 	bl	80109e8 <USBD_GetString>
  return USBD_StrDesc;
}
 8010c32:	4620      	mov	r0, r4
 8010c34:	bd10      	pop	{r4, pc}
 8010c36:	bf00      	nop
 8010c38:	2400cc84 	.word	0x2400cc84
 8010c3c:	080183e8 	.word	0x080183e8

08010c40 <USBD_FS_ProductStrDescriptor>:
{
 8010c40:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010c42:	4c04      	ldr	r4, [pc, #16]	; (8010c54 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8010c44:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010c46:	4804      	ldr	r0, [pc, #16]	; (8010c58 <USBD_FS_ProductStrDescriptor+0x18>)
 8010c48:	4621      	mov	r1, r4
 8010c4a:	f7ff fecd 	bl	80109e8 <USBD_GetString>
}
 8010c4e:	4620      	mov	r0, r4
 8010c50:	bd10      	pop	{r4, pc}
 8010c52:	bf00      	nop
 8010c54:	2400cc84 	.word	0x2400cc84
 8010c58:	080183fc 	.word	0x080183fc

08010c5c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c5c:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010c5e:	4c04      	ldr	r4, [pc, #16]	; (8010c70 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8010c60:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010c62:	4804      	ldr	r0, [pc, #16]	; (8010c74 <USBD_FS_ConfigStrDescriptor+0x18>)
 8010c64:	4621      	mov	r1, r4
 8010c66:	f7ff febf 	bl	80109e8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8010c6a:	4620      	mov	r0, r4
 8010c6c:	bd10      	pop	{r4, pc}
 8010c6e:	bf00      	nop
 8010c70:	2400cc84 	.word	0x2400cc84
 8010c74:	08018414 	.word	0x08018414

08010c78 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c78:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010c7a:	4c04      	ldr	r4, [pc, #16]	; (8010c8c <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8010c7c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010c7e:	4804      	ldr	r0, [pc, #16]	; (8010c90 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8010c80:	4621      	mov	r1, r4
 8010c82:	f7ff feb1 	bl	80109e8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8010c86:	4620      	mov	r0, r4
 8010c88:	bd10      	pop	{r4, pc}
 8010c8a:	bf00      	nop
 8010c8c:	2400cc84 	.word	0x2400cc84
 8010c90:	08018420 	.word	0x08018420

08010c94 <USBD_FS_SerialStrDescriptor>:
{
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010c94:	4a46      	ldr	r2, [pc, #280]	; (8010db0 <USBD_FS_SerialStrDescriptor+0x11c>)
  *length = USB_SIZ_STRING_SERIAL;
 8010c96:	f04f 0c1a 	mov.w	ip, #26
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010c9a:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;

  deviceserial0 += deviceserial2;
 8010c9e:	f8d2 0808 	ldr.w	r0, [r2, #2056]	; 0x808
  *length = USB_SIZ_STRING_SERIAL;
 8010ca2:	f8a1 c000 	strh.w	ip, [r1]

  if (deviceserial0 != 0)
 8010ca6:	181b      	adds	r3, r3, r0
 8010ca8:	d101      	bne.n	8010cae <USBD_FS_SerialStrDescriptor+0x1a>
}
 8010caa:	4842      	ldr	r0, [pc, #264]	; (8010db4 <USBD_FS_SerialStrDescriptor+0x120>)
 8010cac:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 8010cae:	0f18      	lsrs	r0, r3, #28
 8010cb0:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010cb4:	f8d2 1804 	ldr.w	r1, [r2, #2052]	; 0x804
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8010cb8:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010cbc:	4a3d      	ldr	r2, [pc, #244]	; (8010db4 <USBD_FS_SerialStrDescriptor+0x120>)
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010cbe:	bf2c      	ite	cs
 8010cc0:	3037      	addcs	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010cc2:	3030      	addcc	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 8010cc4:	f882 c003 	strb.w	ip, [r2, #3]
 8010cc8:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010ccc:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 8010cce:	f3c3 6003 	ubfx	r0, r3, #24, #4
    pbuf[2 * idx + 1] = 0;
 8010cd2:	f882 c005 	strb.w	ip, [r2, #5]
 8010cd6:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 8010cda:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 8010cdc:	f882 c007 	strb.w	ip, [r2, #7]
 8010ce0:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010ce4:	bf8c      	ite	hi
 8010ce6:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010ce8:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 8010cea:	f882 c009 	strb.w	ip, [r2, #9]
 8010cee:	f04f 0c00 	mov.w	ip, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010cf2:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 8010cf4:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 8010cf8:	f882 c00b 	strb.w	ip, [r2, #11]
 8010cfc:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 8010d00:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 8010d02:	f882 c00d 	strb.w	ip, [r2, #13]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d06:	bf8c      	ite	hi
 8010d08:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d0a:	3030      	addls	r0, #48	; 0x30
 8010d0c:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 8010d0e:	f3c3 4003 	ubfx	r0, r3, #16, #4
 8010d12:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d14:	bf8c      	ite	hi
 8010d16:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d18:	3030      	addls	r0, #48	; 0x30
 8010d1a:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 8010d1c:	f3c3 3003 	ubfx	r0, r3, #12, #4
 8010d20:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d22:	bf8c      	ite	hi
 8010d24:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d26:	3030      	addls	r0, #48	; 0x30
 8010d28:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 8010d2a:	f3c3 2003 	ubfx	r0, r3, #8, #4
 8010d2e:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d30:	bf8c      	ite	hi
 8010d32:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d34:	3030      	addls	r0, #48	; 0x30
 8010d36:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 8010d38:	f3c3 1003 	ubfx	r0, r3, #4, #4
 8010d3c:	f003 030f 	and.w	r3, r3, #15
 8010d40:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d42:	bf8c      	ite	hi
 8010d44:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d46:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 8010d48:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d4a:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 8010d4c:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d50:	bf94      	ite	ls
 8010d52:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d54:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 8010d56:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 8010d5a:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d5c:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 8010d5e:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 8010d62:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d66:	bf2c      	ite	cs
 8010d68:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d6a:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 8010d6c:	7450      	strb	r0, [r2, #17]
 8010d6e:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d70:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 8010d72:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 8010d76:	74d0      	strb	r0, [r2, #19]
 8010d78:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 8010d7a:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 8010d7c:	7550      	strb	r0, [r2, #21]
 8010d7e:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d82:	bf8c      	ite	hi
 8010d84:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d86:	3330      	addls	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 8010d88:	75d0      	strb	r0, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d8a:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 8010d8c:	f3c1 5303 	ubfx	r3, r1, #20, #4
}
 8010d90:	4808      	ldr	r0, [pc, #32]	; (8010db4 <USBD_FS_SerialStrDescriptor+0x120>)
    if (((value >> 28)) < 0xA)
 8010d92:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010d94:	bf8c      	ite	hi
 8010d96:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8010d98:	3330      	addls	r3, #48	; 0x30
 8010d9a:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 8010d9c:	f3c1 4303 	ubfx	r3, r1, #16, #4
 8010da0:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8010da2:	bf94      	ite	ls
 8010da4:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010da6:	3337      	addhi	r3, #55	; 0x37
 8010da8:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 8010daa:	2300      	movs	r3, #0
 8010dac:	7653      	strb	r3, [r2, #25]
}
 8010dae:	4770      	bx	lr
 8010db0:	1ff1e000 	.word	0x1ff1e000
 8010db4:	240003fc 	.word	0x240003fc

08010db8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010db8:	b510      	push	{r4, lr}
 8010dba:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010dbc:	2100      	movs	r1, #0
{
 8010dbe:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010dc0:	22c0      	movs	r2, #192	; 0xc0
 8010dc2:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010dc4:	9106      	str	r1, [sp, #24]
 8010dc6:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8010dca:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010dce:	f000 ffe4 	bl	8011d9a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8010dd2:	4b27      	ldr	r3, [pc, #156]	; (8010e70 <HAL_PCD_MspInit+0xb8>)
 8010dd4:	6822      	ldr	r2, [r4, #0]
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	d001      	beq.n	8010dde <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010dda:	b038      	add	sp, #224	; 0xe0
 8010ddc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010dde:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010e60 <HAL_PCD_MspInit+0xa8>
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8010de2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010de6:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010de8:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8010dec:	932a      	str	r3, [sp, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010dee:	f7fb fb75 	bl	800c4dc <HAL_RCCEx_PeriphCLKConfig>
 8010df2:	bb90      	cbnz	r0, 8010e5a <HAL_PCD_MspInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010df4:	4c1f      	ldr	r4, [pc, #124]	; (8010e74 <HAL_PCD_MspInit+0xbc>)
    HAL_PWREx_EnableUSBVoltageDetector();
 8010df6:	f7fa fc0f 	bl	800b618 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8010dfa:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010dfc:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010dfe:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e02:	481d      	ldr	r0, [pc, #116]	; (8010e78 <HAL_PCD_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e04:	f043 0301 	orr.w	r3, r3, #1
 8010e08:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8010e0c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8010e10:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010e12:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e14:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010e18:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010e68 <HAL_PCD_MspInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e1c:	9300      	str	r3, [sp, #0]
 8010e1e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010e20:	2300      	movs	r3, #0
 8010e22:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010e26:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e2a:	f7f9 fa19 	bl	800a260 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010e2e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8010e32:	2200      	movs	r2, #0
 8010e34:	2101      	movs	r1, #1
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010e36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8010e3a:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010e3c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8010e40:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8010e44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010e48:	9301      	str	r3, [sp, #4]
 8010e4a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8010e4c:	f7f7 fcf0 	bl	8008830 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010e50:	2065      	movs	r0, #101	; 0x65
 8010e52:	f7f7 fd2b 	bl	80088ac <HAL_NVIC_EnableIRQ>
}
 8010e56:	b038      	add	sp, #224	; 0xe0
 8010e58:	bd10      	pop	{r4, pc}
      Error_Handler();
 8010e5a:	f7f4 fb6b 	bl	8005534 <Error_Handler>
 8010e5e:	e7c9      	b.n	8010df4 <HAL_PCD_MspInit+0x3c>
 8010e60:	00040000 	.word	0x00040000
 8010e64:	00000000 	.word	0x00000000
 8010e68:	00001800 	.word	0x00001800
 8010e6c:	00000002 	.word	0x00000002
 8010e70:	40080000 	.word	0x40080000
 8010e74:	58024400 	.word	0x58024400
 8010e78:	58020000 	.word	0x58020000

08010e7c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010e7c:	f200 41c4 	addw	r1, r0, #1220	; 0x4c4
 8010e80:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010e84:	f7ff b960 	b.w	8010148 <USBD_LL_SetupStage>

08010e88 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010e88:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8010e8c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010e90:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010e94:	f8d3 2288 	ldr.w	r2, [r3, #648]	; 0x288
 8010e98:	f7ff b986 	b.w	80101a8 <USBD_LL_DataOutStage>

08010e9c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010e9c:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8010ea0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8010ea4:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010ea8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010eaa:	f7ff b9b7 	b.w	801021c <USBD_LL_DataInStage>
 8010eae:	bf00      	nop

08010eb0 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010eb0:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010eb4:	f7ff ba60 	b.w	8010378 <USBD_LL_SOF>

08010eb8 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010eb8:	6901      	ldr	r1, [r0, #16]
{
 8010eba:	b510      	push	{r4, lr}
 8010ebc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010ebe:	b111      	cbz	r1, 8010ec6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010ec0:	2902      	cmp	r1, #2
 8010ec2:	d10a      	bne.n	8010eda <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 8010ec4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010ec6:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
 8010eca:	f7ff fa35 	bl	8010338 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010ece:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
}
 8010ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010ed6:	f7ff ba01 	b.w	80102dc <USBD_LL_Reset>
    Error_Handler();
 8010eda:	f7f4 fb2b 	bl	8005534 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010ede:	2101      	movs	r1, #1
 8010ee0:	e7f1      	b.n	8010ec6 <HAL_PCD_ResetCallback+0xe>
 8010ee2:	bf00      	nop

08010ee4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ee4:	b510      	push	{r4, lr}
 8010ee6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010ee8:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010eec:	f7ff fa28 	bl	8010340 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010ef0:	6822      	ldr	r2, [r4, #0]
 8010ef2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8010ef6:	f043 0301 	orr.w	r3, r3, #1
 8010efa:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010efe:	6a23      	ldr	r3, [r4, #32]
 8010f00:	b123      	cbz	r3, 8010f0c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010f02:	4a03      	ldr	r2, [pc, #12]	; (8010f10 <HAL_PCD_SuspendCallback+0x2c>)
 8010f04:	6913      	ldr	r3, [r2, #16]
 8010f06:	f043 0306 	orr.w	r3, r3, #6
 8010f0a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010f0c:	bd10      	pop	{r4, pc}
 8010f0e:	bf00      	nop
 8010f10:	e000ed00 	.word	0xe000ed00

08010f14 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010f14:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010f18:	f7ff ba22 	b.w	8010360 <USBD_LL_Resume>

08010f1c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010f1c:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010f20:	f7ff ba50 	b.w	80103c4 <USBD_LL_IsoOUTIncomplete>

08010f24 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010f24:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010f28:	f7ff ba36 	b.w	8010398 <USBD_LL_IsoINIncomplete>

08010f2c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010f2c:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010f30:	f7ff ba5e 	b.w	80103f0 <USBD_LL_DevConnected>

08010f34 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010f34:	f8d0 0508 	ldr.w	r0, [r0, #1288]	; 0x508
 8010f38:	f7ff ba5c 	b.w	80103f4 <USBD_LL_DevDisconnected>
 8010f3c:	0000      	movs	r0, r0
	...

08010f40 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010f40:	7802      	ldrb	r2, [r0, #0]
 8010f42:	b10a      	cbz	r2, 8010f48 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 8010f44:	2000      	movs	r0, #0
 8010f46:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 8010f48:	4b19      	ldr	r3, [pc, #100]	; (8010fb0 <USBD_LL_Init+0x70>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010f4a:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010f4c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8010fa8 <USBD_LL_Init+0x68>
{
 8010f50:	b510      	push	{r4, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 8010f52:	f8c3 0508 	str.w	r0, [r3, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8010f56:	f8c0 32c8 	str.w	r3, [r0, #712]	; 0x2c8
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010f5a:	2009      	movs	r0, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010f5c:	4c15      	ldr	r4, [pc, #84]	; (8010fb4 <USBD_LL_Init+0x74>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010f5e:	6058      	str	r0, [r3, #4]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010f60:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010f62:	601c      	str	r4, [r3, #0]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010f64:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010f66:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010f68:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010f6a:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010f6e:	e9c3 2103 	strd	r2, r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010f72:	e9c3 2207 	strd	r2, r2, [r3, #28]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010f76:	f7f9 fb2f 	bl	800a5d8 <HAL_PCD_Init>
 8010f7a:	b978      	cbnz	r0, 8010f9c <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010f7c:	2180      	movs	r1, #128	; 0x80
 8010f7e:	480c      	ldr	r0, [pc, #48]	; (8010fb0 <USBD_LL_Init+0x70>)
 8010f80:	f7fa fb06 	bl	800b590 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010f84:	2240      	movs	r2, #64	; 0x40
 8010f86:	2100      	movs	r1, #0
 8010f88:	4809      	ldr	r0, [pc, #36]	; (8010fb0 <USBD_LL_Init+0x70>)
 8010f8a:	f7fa fadb 	bl	800b544 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010f8e:	2280      	movs	r2, #128	; 0x80
 8010f90:	2101      	movs	r1, #1
 8010f92:	4807      	ldr	r0, [pc, #28]	; (8010fb0 <USBD_LL_Init+0x70>)
 8010f94:	f7fa fad6 	bl	800b544 <HAL_PCDEx_SetTxFiFo>
}
 8010f98:	2000      	movs	r0, #0
 8010f9a:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8010f9c:	f7f4 faca 	bl	8005534 <Error_Handler>
 8010fa0:	e7ec      	b.n	8010f7c <USBD_LL_Init+0x3c>
 8010fa2:	bf00      	nop
 8010fa4:	f3af 8000 	nop.w
	...
 8010fb0:	2400ce88 	.word	0x2400ce88
 8010fb4:	40080000 	.word	0x40080000

08010fb8 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 8010fb8:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010fbc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8010fbe:	f7f9 fba1 	bl	800a704 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8010fc2:	2803      	cmp	r0, #3
 8010fc4:	d802      	bhi.n	8010fcc <USBD_LL_Start+0x14>
 8010fc6:	4b02      	ldr	r3, [pc, #8]	; (8010fd0 <USBD_LL_Start+0x18>)
 8010fc8:	5c18      	ldrb	r0, [r3, r0]
}
 8010fca:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 8010fcc:	2003      	movs	r0, #3
}
 8010fce:	bd08      	pop	{r3, pc}
 8010fd0:	08018430 	.word	0x08018430

08010fd4 <USBD_LL_OpenEP>:
{
 8010fd4:	4694      	mov	ip, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010fd6:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010fda:	461a      	mov	r2, r3
 8010fdc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010fde:	4663      	mov	r3, ip
 8010fe0:	f7fa f96e 	bl	800b2c0 <HAL_PCD_EP_Open>
  switch (hal_status)
 8010fe4:	2803      	cmp	r0, #3
 8010fe6:	d802      	bhi.n	8010fee <USBD_LL_OpenEP+0x1a>
 8010fe8:	4b02      	ldr	r3, [pc, #8]	; (8010ff4 <USBD_LL_OpenEP+0x20>)
 8010fea:	5c18      	ldrb	r0, [r3, r0]
}
 8010fec:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010fee:	2003      	movs	r0, #3
}
 8010ff0:	bd08      	pop	{r3, pc}
 8010ff2:	bf00      	nop
 8010ff4:	08018430 	.word	0x08018430

08010ff8 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010ff8:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8010ffc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010ffe:	f7fa f99d 	bl	800b33c <HAL_PCD_EP_Close>
  switch (hal_status)
 8011002:	2803      	cmp	r0, #3
 8011004:	d802      	bhi.n	801100c <USBD_LL_CloseEP+0x14>
 8011006:	4b02      	ldr	r3, [pc, #8]	; (8011010 <USBD_LL_CloseEP+0x18>)
 8011008:	5c18      	ldrb	r0, [r3, r0]
}
 801100a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801100c:	2003      	movs	r0, #3
}
 801100e:	bd08      	pop	{r3, pc}
 8011010:	08018430 	.word	0x08018430

08011014 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011014:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8011018:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801101a:	f7fa fa13 	bl	800b444 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 801101e:	2803      	cmp	r0, #3
 8011020:	d802      	bhi.n	8011028 <USBD_LL_StallEP+0x14>
 8011022:	4b02      	ldr	r3, [pc, #8]	; (801102c <USBD_LL_StallEP+0x18>)
 8011024:	5c18      	ldrb	r0, [r3, r0]
}
 8011026:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011028:	2003      	movs	r0, #3
}
 801102a:	bd08      	pop	{r3, pc}
 801102c:	08018430 	.word	0x08018430

08011030 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011030:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8011034:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011036:	f7fa fa49 	bl	800b4cc <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 801103a:	2803      	cmp	r0, #3
 801103c:	d802      	bhi.n	8011044 <USBD_LL_ClearStallEP+0x14>
 801103e:	4b02      	ldr	r3, [pc, #8]	; (8011048 <USBD_LL_ClearStallEP+0x18>)
 8011040:	5c18      	ldrb	r0, [r3, r0]
}
 8011042:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011044:	2003      	movs	r0, #3
}
 8011046:	bd08      	pop	{r3, pc}
 8011048:	08018430 	.word	0x08018430

0801104c <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 801104c:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801104e:	f8d0 32c8 	ldr.w	r3, [r0, #712]	; 0x2c8
  if((ep_addr & 0x80) == 0x80)
 8011052:	d406      	bmi.n	8011062 <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011054:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8011058:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801105c:	f893 027e 	ldrb.w	r0, [r3, #638]	; 0x27e
}
 8011060:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011062:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8011066:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801106a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801106e:	f893 003e 	ldrb.w	r0, [r3, #62]	; 0x3e
 8011072:	4770      	bx	lr

08011074 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011074:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8011078:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801107a:	f7fa f90b 	bl	800b294 <HAL_PCD_SetAddress>
  switch (hal_status)
 801107e:	2803      	cmp	r0, #3
 8011080:	d802      	bhi.n	8011088 <USBD_LL_SetUSBAddress+0x14>
 8011082:	4b02      	ldr	r3, [pc, #8]	; (801108c <USBD_LL_SetUSBAddress+0x18>)
 8011084:	5c18      	ldrb	r0, [r3, r0]
}
 8011086:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011088:	2003      	movs	r0, #3
}
 801108a:	bd08      	pop	{r3, pc}
 801108c:	08018430 	.word	0x08018430

08011090 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011090:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 8011094:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011096:	f7fa f9b3 	bl	800b400 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 801109a:	2803      	cmp	r0, #3
 801109c:	d802      	bhi.n	80110a4 <USBD_LL_Transmit+0x14>
 801109e:	4b02      	ldr	r3, [pc, #8]	; (80110a8 <USBD_LL_Transmit+0x18>)
 80110a0:	5c18      	ldrb	r0, [r3, r0]
}
 80110a2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80110a4:	2003      	movs	r0, #3
}
 80110a6:	bd08      	pop	{r3, pc}
 80110a8:	08018430 	.word	0x08018430

080110ac <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80110ac:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
{
 80110b0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80110b2:	f7fa f979 	bl	800b3a8 <HAL_PCD_EP_Receive>
  switch (hal_status)
 80110b6:	2803      	cmp	r0, #3
 80110b8:	d802      	bhi.n	80110c0 <USBD_LL_PrepareReceive+0x14>
 80110ba:	4b02      	ldr	r3, [pc, #8]	; (80110c4 <USBD_LL_PrepareReceive+0x18>)
 80110bc:	5c18      	ldrb	r0, [r3, r0]
}
 80110be:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80110c0:	2003      	movs	r0, #3
}
 80110c2:	bd08      	pop	{r3, pc}
 80110c4:	08018430 	.word	0x08018430

080110c8 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80110c8:	f8d0 02c8 	ldr.w	r0, [r0, #712]	; 0x2c8
 80110cc:	f7fa b98e 	b.w	800b3ec <HAL_PCD_EP_GetRxCount>

080110d0 <USBD_static_malloc>:
}
 80110d0:	4800      	ldr	r0, [pc, #0]	; (80110d4 <USBD_static_malloc+0x4>)
 80110d2:	4770      	bx	lr
 80110d4:	2400d394 	.word	0x2400d394

080110d8 <USBD_static_free>:
}
 80110d8:	4770      	bx	lr
 80110da:	bf00      	nop

080110dc <__assert_func>:
 80110dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80110de:	4614      	mov	r4, r2
 80110e0:	461a      	mov	r2, r3
 80110e2:	4b09      	ldr	r3, [pc, #36]	; (8011108 <__assert_func+0x2c>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	4605      	mov	r5, r0
 80110e8:	68d8      	ldr	r0, [r3, #12]
 80110ea:	b14c      	cbz	r4, 8011100 <__assert_func+0x24>
 80110ec:	4b07      	ldr	r3, [pc, #28]	; (801110c <__assert_func+0x30>)
 80110ee:	9100      	str	r1, [sp, #0]
 80110f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80110f4:	4906      	ldr	r1, [pc, #24]	; (8011110 <__assert_func+0x34>)
 80110f6:	462b      	mov	r3, r5
 80110f8:	f000 fdbc 	bl	8011c74 <fiprintf>
 80110fc:	f000 ff4f 	bl	8011f9e <abort>
 8011100:	4b04      	ldr	r3, [pc, #16]	; (8011114 <__assert_func+0x38>)
 8011102:	461c      	mov	r4, r3
 8011104:	e7f3      	b.n	80110ee <__assert_func+0x12>
 8011106:	bf00      	nop
 8011108:	24000470 	.word	0x24000470
 801110c:	08018434 	.word	0x08018434
 8011110:	08018441 	.word	0x08018441
 8011114:	0801846f 	.word	0x0801846f

08011118 <atoi>:
 8011118:	220a      	movs	r2, #10
 801111a:	2100      	movs	r1, #0
 801111c:	f000 b8c0 	b.w	80112a0 <strtol>

08011120 <rand>:
 8011120:	4b16      	ldr	r3, [pc, #88]	; (801117c <rand+0x5c>)
 8011122:	b510      	push	{r4, lr}
 8011124:	681c      	ldr	r4, [r3, #0]
 8011126:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8011128:	b9b3      	cbnz	r3, 8011158 <rand+0x38>
 801112a:	2018      	movs	r0, #24
 801112c:	f001 fd80 	bl	8012c30 <malloc>
 8011130:	4602      	mov	r2, r0
 8011132:	6320      	str	r0, [r4, #48]	; 0x30
 8011134:	b920      	cbnz	r0, 8011140 <rand+0x20>
 8011136:	4b12      	ldr	r3, [pc, #72]	; (8011180 <rand+0x60>)
 8011138:	4812      	ldr	r0, [pc, #72]	; (8011184 <rand+0x64>)
 801113a:	2152      	movs	r1, #82	; 0x52
 801113c:	f7ff ffce 	bl	80110dc <__assert_func>
 8011140:	4911      	ldr	r1, [pc, #68]	; (8011188 <rand+0x68>)
 8011142:	4b12      	ldr	r3, [pc, #72]	; (801118c <rand+0x6c>)
 8011144:	e9c0 1300 	strd	r1, r3, [r0]
 8011148:	4b11      	ldr	r3, [pc, #68]	; (8011190 <rand+0x70>)
 801114a:	6083      	str	r3, [r0, #8]
 801114c:	230b      	movs	r3, #11
 801114e:	8183      	strh	r3, [r0, #12]
 8011150:	2100      	movs	r1, #0
 8011152:	2001      	movs	r0, #1
 8011154:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8011158:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801115a:	480e      	ldr	r0, [pc, #56]	; (8011194 <rand+0x74>)
 801115c:	690b      	ldr	r3, [r1, #16]
 801115e:	694c      	ldr	r4, [r1, #20]
 8011160:	4a0d      	ldr	r2, [pc, #52]	; (8011198 <rand+0x78>)
 8011162:	4358      	muls	r0, r3
 8011164:	fb02 0004 	mla	r0, r2, r4, r0
 8011168:	fba3 3202 	umull	r3, r2, r3, r2
 801116c:	3301      	adds	r3, #1
 801116e:	eb40 0002 	adc.w	r0, r0, r2
 8011172:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8011176:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801117a:	bd10      	pop	{r4, pc}
 801117c:	24000470 	.word	0x24000470
 8011180:	08018470 	.word	0x08018470
 8011184:	08018487 	.word	0x08018487
 8011188:	abcd330e 	.word	0xabcd330e
 801118c:	e66d1234 	.word	0xe66d1234
 8011190:	0005deec 	.word	0x0005deec
 8011194:	5851f42d 	.word	0x5851f42d
 8011198:	4c957f2d 	.word	0x4c957f2d

0801119c <_strtol_l.constprop.0>:
 801119c:	2b01      	cmp	r3, #1
 801119e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111a2:	d001      	beq.n	80111a8 <_strtol_l.constprop.0+0xc>
 80111a4:	2b24      	cmp	r3, #36	; 0x24
 80111a6:	d906      	bls.n	80111b6 <_strtol_l.constprop.0+0x1a>
 80111a8:	f000 feb6 	bl	8011f18 <__errno>
 80111ac:	2316      	movs	r3, #22
 80111ae:	6003      	str	r3, [r0, #0]
 80111b0:	2000      	movs	r0, #0
 80111b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111b6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801129c <_strtol_l.constprop.0+0x100>
 80111ba:	460d      	mov	r5, r1
 80111bc:	462e      	mov	r6, r5
 80111be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80111c2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80111c6:	f017 0708 	ands.w	r7, r7, #8
 80111ca:	d1f7      	bne.n	80111bc <_strtol_l.constprop.0+0x20>
 80111cc:	2c2d      	cmp	r4, #45	; 0x2d
 80111ce:	d132      	bne.n	8011236 <_strtol_l.constprop.0+0x9a>
 80111d0:	782c      	ldrb	r4, [r5, #0]
 80111d2:	2701      	movs	r7, #1
 80111d4:	1cb5      	adds	r5, r6, #2
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d05b      	beq.n	8011292 <_strtol_l.constprop.0+0xf6>
 80111da:	2b10      	cmp	r3, #16
 80111dc:	d109      	bne.n	80111f2 <_strtol_l.constprop.0+0x56>
 80111de:	2c30      	cmp	r4, #48	; 0x30
 80111e0:	d107      	bne.n	80111f2 <_strtol_l.constprop.0+0x56>
 80111e2:	782c      	ldrb	r4, [r5, #0]
 80111e4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80111e8:	2c58      	cmp	r4, #88	; 0x58
 80111ea:	d14d      	bne.n	8011288 <_strtol_l.constprop.0+0xec>
 80111ec:	786c      	ldrb	r4, [r5, #1]
 80111ee:	2310      	movs	r3, #16
 80111f0:	3502      	adds	r5, #2
 80111f2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80111f6:	f108 38ff 	add.w	r8, r8, #4294967295
 80111fa:	f04f 0e00 	mov.w	lr, #0
 80111fe:	fbb8 f9f3 	udiv	r9, r8, r3
 8011202:	4676      	mov	r6, lr
 8011204:	fb03 8a19 	mls	sl, r3, r9, r8
 8011208:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801120c:	f1bc 0f09 	cmp.w	ip, #9
 8011210:	d816      	bhi.n	8011240 <_strtol_l.constprop.0+0xa4>
 8011212:	4664      	mov	r4, ip
 8011214:	42a3      	cmp	r3, r4
 8011216:	dd24      	ble.n	8011262 <_strtol_l.constprop.0+0xc6>
 8011218:	f1be 3fff 	cmp.w	lr, #4294967295
 801121c:	d008      	beq.n	8011230 <_strtol_l.constprop.0+0x94>
 801121e:	45b1      	cmp	r9, r6
 8011220:	d31c      	bcc.n	801125c <_strtol_l.constprop.0+0xc0>
 8011222:	d101      	bne.n	8011228 <_strtol_l.constprop.0+0x8c>
 8011224:	45a2      	cmp	sl, r4
 8011226:	db19      	blt.n	801125c <_strtol_l.constprop.0+0xc0>
 8011228:	fb06 4603 	mla	r6, r6, r3, r4
 801122c:	f04f 0e01 	mov.w	lr, #1
 8011230:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011234:	e7e8      	b.n	8011208 <_strtol_l.constprop.0+0x6c>
 8011236:	2c2b      	cmp	r4, #43	; 0x2b
 8011238:	bf04      	itt	eq
 801123a:	782c      	ldrbeq	r4, [r5, #0]
 801123c:	1cb5      	addeq	r5, r6, #2
 801123e:	e7ca      	b.n	80111d6 <_strtol_l.constprop.0+0x3a>
 8011240:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8011244:	f1bc 0f19 	cmp.w	ip, #25
 8011248:	d801      	bhi.n	801124e <_strtol_l.constprop.0+0xb2>
 801124a:	3c37      	subs	r4, #55	; 0x37
 801124c:	e7e2      	b.n	8011214 <_strtol_l.constprop.0+0x78>
 801124e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8011252:	f1bc 0f19 	cmp.w	ip, #25
 8011256:	d804      	bhi.n	8011262 <_strtol_l.constprop.0+0xc6>
 8011258:	3c57      	subs	r4, #87	; 0x57
 801125a:	e7db      	b.n	8011214 <_strtol_l.constprop.0+0x78>
 801125c:	f04f 3eff 	mov.w	lr, #4294967295
 8011260:	e7e6      	b.n	8011230 <_strtol_l.constprop.0+0x94>
 8011262:	f1be 3fff 	cmp.w	lr, #4294967295
 8011266:	d105      	bne.n	8011274 <_strtol_l.constprop.0+0xd8>
 8011268:	2322      	movs	r3, #34	; 0x22
 801126a:	6003      	str	r3, [r0, #0]
 801126c:	4646      	mov	r6, r8
 801126e:	b942      	cbnz	r2, 8011282 <_strtol_l.constprop.0+0xe6>
 8011270:	4630      	mov	r0, r6
 8011272:	e79e      	b.n	80111b2 <_strtol_l.constprop.0+0x16>
 8011274:	b107      	cbz	r7, 8011278 <_strtol_l.constprop.0+0xdc>
 8011276:	4276      	negs	r6, r6
 8011278:	2a00      	cmp	r2, #0
 801127a:	d0f9      	beq.n	8011270 <_strtol_l.constprop.0+0xd4>
 801127c:	f1be 0f00 	cmp.w	lr, #0
 8011280:	d000      	beq.n	8011284 <_strtol_l.constprop.0+0xe8>
 8011282:	1e69      	subs	r1, r5, #1
 8011284:	6011      	str	r1, [r2, #0]
 8011286:	e7f3      	b.n	8011270 <_strtol_l.constprop.0+0xd4>
 8011288:	2430      	movs	r4, #48	; 0x30
 801128a:	2b00      	cmp	r3, #0
 801128c:	d1b1      	bne.n	80111f2 <_strtol_l.constprop.0+0x56>
 801128e:	2308      	movs	r3, #8
 8011290:	e7af      	b.n	80111f2 <_strtol_l.constprop.0+0x56>
 8011292:	2c30      	cmp	r4, #48	; 0x30
 8011294:	d0a5      	beq.n	80111e2 <_strtol_l.constprop.0+0x46>
 8011296:	230a      	movs	r3, #10
 8011298:	e7ab      	b.n	80111f2 <_strtol_l.constprop.0+0x56>
 801129a:	bf00      	nop
 801129c:	080184e0 	.word	0x080184e0

080112a0 <strtol>:
 80112a0:	4613      	mov	r3, r2
 80112a2:	460a      	mov	r2, r1
 80112a4:	4601      	mov	r1, r0
 80112a6:	4802      	ldr	r0, [pc, #8]	; (80112b0 <strtol+0x10>)
 80112a8:	6800      	ldr	r0, [r0, #0]
 80112aa:	f7ff bf77 	b.w	801119c <_strtol_l.constprop.0>
 80112ae:	bf00      	nop
 80112b0:	24000470 	.word	0x24000470

080112b4 <__cvt>:
 80112b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112b6:	ed2d 8b02 	vpush	{d8}
 80112ba:	eeb0 8b40 	vmov.f64	d8, d0
 80112be:	b085      	sub	sp, #20
 80112c0:	4617      	mov	r7, r2
 80112c2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80112c4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80112c6:	ee18 2a90 	vmov	r2, s17
 80112ca:	f025 0520 	bic.w	r5, r5, #32
 80112ce:	2a00      	cmp	r2, #0
 80112d0:	bfb6      	itet	lt
 80112d2:	222d      	movlt	r2, #45	; 0x2d
 80112d4:	2200      	movge	r2, #0
 80112d6:	eeb1 8b40 	vneglt.f64	d8, d0
 80112da:	2d46      	cmp	r5, #70	; 0x46
 80112dc:	460c      	mov	r4, r1
 80112de:	701a      	strb	r2, [r3, #0]
 80112e0:	d004      	beq.n	80112ec <__cvt+0x38>
 80112e2:	2d45      	cmp	r5, #69	; 0x45
 80112e4:	d100      	bne.n	80112e8 <__cvt+0x34>
 80112e6:	3401      	adds	r4, #1
 80112e8:	2102      	movs	r1, #2
 80112ea:	e000      	b.n	80112ee <__cvt+0x3a>
 80112ec:	2103      	movs	r1, #3
 80112ee:	ab03      	add	r3, sp, #12
 80112f0:	9301      	str	r3, [sp, #4]
 80112f2:	ab02      	add	r3, sp, #8
 80112f4:	9300      	str	r3, [sp, #0]
 80112f6:	4622      	mov	r2, r4
 80112f8:	4633      	mov	r3, r6
 80112fa:	eeb0 0b48 	vmov.f64	d0, d8
 80112fe:	f000 fedf 	bl	80120c0 <_dtoa_r>
 8011302:	2d47      	cmp	r5, #71	; 0x47
 8011304:	d101      	bne.n	801130a <__cvt+0x56>
 8011306:	07fb      	lsls	r3, r7, #31
 8011308:	d51a      	bpl.n	8011340 <__cvt+0x8c>
 801130a:	2d46      	cmp	r5, #70	; 0x46
 801130c:	eb00 0204 	add.w	r2, r0, r4
 8011310:	d10c      	bne.n	801132c <__cvt+0x78>
 8011312:	7803      	ldrb	r3, [r0, #0]
 8011314:	2b30      	cmp	r3, #48	; 0x30
 8011316:	d107      	bne.n	8011328 <__cvt+0x74>
 8011318:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801131c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011320:	bf1c      	itt	ne
 8011322:	f1c4 0401 	rsbne	r4, r4, #1
 8011326:	6034      	strne	r4, [r6, #0]
 8011328:	6833      	ldr	r3, [r6, #0]
 801132a:	441a      	add	r2, r3
 801132c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011334:	bf08      	it	eq
 8011336:	9203      	streq	r2, [sp, #12]
 8011338:	2130      	movs	r1, #48	; 0x30
 801133a:	9b03      	ldr	r3, [sp, #12]
 801133c:	4293      	cmp	r3, r2
 801133e:	d307      	bcc.n	8011350 <__cvt+0x9c>
 8011340:	9b03      	ldr	r3, [sp, #12]
 8011342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011344:	1a1b      	subs	r3, r3, r0
 8011346:	6013      	str	r3, [r2, #0]
 8011348:	b005      	add	sp, #20
 801134a:	ecbd 8b02 	vpop	{d8}
 801134e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011350:	1c5c      	adds	r4, r3, #1
 8011352:	9403      	str	r4, [sp, #12]
 8011354:	7019      	strb	r1, [r3, #0]
 8011356:	e7f0      	b.n	801133a <__cvt+0x86>

08011358 <__exponent>:
 8011358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801135a:	4603      	mov	r3, r0
 801135c:	2900      	cmp	r1, #0
 801135e:	bfb8      	it	lt
 8011360:	4249      	neglt	r1, r1
 8011362:	f803 2b02 	strb.w	r2, [r3], #2
 8011366:	bfb4      	ite	lt
 8011368:	222d      	movlt	r2, #45	; 0x2d
 801136a:	222b      	movge	r2, #43	; 0x2b
 801136c:	2909      	cmp	r1, #9
 801136e:	7042      	strb	r2, [r0, #1]
 8011370:	dd2a      	ble.n	80113c8 <__exponent+0x70>
 8011372:	f10d 0207 	add.w	r2, sp, #7
 8011376:	4617      	mov	r7, r2
 8011378:	260a      	movs	r6, #10
 801137a:	4694      	mov	ip, r2
 801137c:	fb91 f5f6 	sdiv	r5, r1, r6
 8011380:	fb06 1415 	mls	r4, r6, r5, r1
 8011384:	3430      	adds	r4, #48	; 0x30
 8011386:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801138a:	460c      	mov	r4, r1
 801138c:	2c63      	cmp	r4, #99	; 0x63
 801138e:	f102 32ff 	add.w	r2, r2, #4294967295
 8011392:	4629      	mov	r1, r5
 8011394:	dcf1      	bgt.n	801137a <__exponent+0x22>
 8011396:	3130      	adds	r1, #48	; 0x30
 8011398:	f1ac 0402 	sub.w	r4, ip, #2
 801139c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80113a0:	1c41      	adds	r1, r0, #1
 80113a2:	4622      	mov	r2, r4
 80113a4:	42ba      	cmp	r2, r7
 80113a6:	d30a      	bcc.n	80113be <__exponent+0x66>
 80113a8:	f10d 0209 	add.w	r2, sp, #9
 80113ac:	eba2 020c 	sub.w	r2, r2, ip
 80113b0:	42bc      	cmp	r4, r7
 80113b2:	bf88      	it	hi
 80113b4:	2200      	movhi	r2, #0
 80113b6:	4413      	add	r3, r2
 80113b8:	1a18      	subs	r0, r3, r0
 80113ba:	b003      	add	sp, #12
 80113bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113be:	f812 5b01 	ldrb.w	r5, [r2], #1
 80113c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80113c6:	e7ed      	b.n	80113a4 <__exponent+0x4c>
 80113c8:	2330      	movs	r3, #48	; 0x30
 80113ca:	3130      	adds	r1, #48	; 0x30
 80113cc:	7083      	strb	r3, [r0, #2]
 80113ce:	70c1      	strb	r1, [r0, #3]
 80113d0:	1d03      	adds	r3, r0, #4
 80113d2:	e7f1      	b.n	80113b8 <__exponent+0x60>
 80113d4:	0000      	movs	r0, r0
	...

080113d8 <_printf_float>:
 80113d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113dc:	b08b      	sub	sp, #44	; 0x2c
 80113de:	460c      	mov	r4, r1
 80113e0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80113e4:	4616      	mov	r6, r2
 80113e6:	461f      	mov	r7, r3
 80113e8:	4605      	mov	r5, r0
 80113ea:	f000 fd4b 	bl	8011e84 <_localeconv_r>
 80113ee:	f8d0 b000 	ldr.w	fp, [r0]
 80113f2:	4658      	mov	r0, fp
 80113f4:	f7ef f824 	bl	8000440 <strlen>
 80113f8:	2300      	movs	r3, #0
 80113fa:	9308      	str	r3, [sp, #32]
 80113fc:	f8d8 3000 	ldr.w	r3, [r8]
 8011400:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011404:	6822      	ldr	r2, [r4, #0]
 8011406:	3307      	adds	r3, #7
 8011408:	f023 0307 	bic.w	r3, r3, #7
 801140c:	f103 0108 	add.w	r1, r3, #8
 8011410:	f8c8 1000 	str.w	r1, [r8]
 8011414:	ed93 0b00 	vldr	d0, [r3]
 8011418:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8011678 <_printf_float+0x2a0>
 801141c:	eeb0 7bc0 	vabs.f64	d7, d0
 8011420:	eeb4 7b46 	vcmp.f64	d7, d6
 8011424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011428:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801142c:	4682      	mov	sl, r0
 801142e:	dd24      	ble.n	801147a <_printf_float+0xa2>
 8011430:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011438:	d502      	bpl.n	8011440 <_printf_float+0x68>
 801143a:	232d      	movs	r3, #45	; 0x2d
 801143c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011440:	498f      	ldr	r1, [pc, #572]	; (8011680 <_printf_float+0x2a8>)
 8011442:	4b90      	ldr	r3, [pc, #576]	; (8011684 <_printf_float+0x2ac>)
 8011444:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8011448:	bf94      	ite	ls
 801144a:	4688      	movls	r8, r1
 801144c:	4698      	movhi	r8, r3
 801144e:	2303      	movs	r3, #3
 8011450:	6123      	str	r3, [r4, #16]
 8011452:	f022 0204 	bic.w	r2, r2, #4
 8011456:	2300      	movs	r3, #0
 8011458:	6022      	str	r2, [r4, #0]
 801145a:	9304      	str	r3, [sp, #16]
 801145c:	9700      	str	r7, [sp, #0]
 801145e:	4633      	mov	r3, r6
 8011460:	aa09      	add	r2, sp, #36	; 0x24
 8011462:	4621      	mov	r1, r4
 8011464:	4628      	mov	r0, r5
 8011466:	f000 f9d1 	bl	801180c <_printf_common>
 801146a:	3001      	adds	r0, #1
 801146c:	f040 808a 	bne.w	8011584 <_printf_float+0x1ac>
 8011470:	f04f 30ff 	mov.w	r0, #4294967295
 8011474:	b00b      	add	sp, #44	; 0x2c
 8011476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801147a:	eeb4 0b40 	vcmp.f64	d0, d0
 801147e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011482:	d709      	bvc.n	8011498 <_printf_float+0xc0>
 8011484:	ee10 3a90 	vmov	r3, s1
 8011488:	2b00      	cmp	r3, #0
 801148a:	bfbc      	itt	lt
 801148c:	232d      	movlt	r3, #45	; 0x2d
 801148e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011492:	497d      	ldr	r1, [pc, #500]	; (8011688 <_printf_float+0x2b0>)
 8011494:	4b7d      	ldr	r3, [pc, #500]	; (801168c <_printf_float+0x2b4>)
 8011496:	e7d5      	b.n	8011444 <_printf_float+0x6c>
 8011498:	6863      	ldr	r3, [r4, #4]
 801149a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801149e:	9104      	str	r1, [sp, #16]
 80114a0:	1c59      	adds	r1, r3, #1
 80114a2:	d13c      	bne.n	801151e <_printf_float+0x146>
 80114a4:	2306      	movs	r3, #6
 80114a6:	6063      	str	r3, [r4, #4]
 80114a8:	2300      	movs	r3, #0
 80114aa:	9303      	str	r3, [sp, #12]
 80114ac:	ab08      	add	r3, sp, #32
 80114ae:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80114b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80114b6:	ab07      	add	r3, sp, #28
 80114b8:	6861      	ldr	r1, [r4, #4]
 80114ba:	9300      	str	r3, [sp, #0]
 80114bc:	6022      	str	r2, [r4, #0]
 80114be:	f10d 031b 	add.w	r3, sp, #27
 80114c2:	4628      	mov	r0, r5
 80114c4:	f7ff fef6 	bl	80112b4 <__cvt>
 80114c8:	9b04      	ldr	r3, [sp, #16]
 80114ca:	9907      	ldr	r1, [sp, #28]
 80114cc:	2b47      	cmp	r3, #71	; 0x47
 80114ce:	4680      	mov	r8, r0
 80114d0:	d108      	bne.n	80114e4 <_printf_float+0x10c>
 80114d2:	1cc8      	adds	r0, r1, #3
 80114d4:	db02      	blt.n	80114dc <_printf_float+0x104>
 80114d6:	6863      	ldr	r3, [r4, #4]
 80114d8:	4299      	cmp	r1, r3
 80114da:	dd41      	ble.n	8011560 <_printf_float+0x188>
 80114dc:	f1a9 0902 	sub.w	r9, r9, #2
 80114e0:	fa5f f989 	uxtb.w	r9, r9
 80114e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80114e8:	d820      	bhi.n	801152c <_printf_float+0x154>
 80114ea:	3901      	subs	r1, #1
 80114ec:	464a      	mov	r2, r9
 80114ee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80114f2:	9107      	str	r1, [sp, #28]
 80114f4:	f7ff ff30 	bl	8011358 <__exponent>
 80114f8:	9a08      	ldr	r2, [sp, #32]
 80114fa:	9004      	str	r0, [sp, #16]
 80114fc:	1813      	adds	r3, r2, r0
 80114fe:	2a01      	cmp	r2, #1
 8011500:	6123      	str	r3, [r4, #16]
 8011502:	dc02      	bgt.n	801150a <_printf_float+0x132>
 8011504:	6822      	ldr	r2, [r4, #0]
 8011506:	07d2      	lsls	r2, r2, #31
 8011508:	d501      	bpl.n	801150e <_printf_float+0x136>
 801150a:	3301      	adds	r3, #1
 801150c:	6123      	str	r3, [r4, #16]
 801150e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8011512:	2b00      	cmp	r3, #0
 8011514:	d0a2      	beq.n	801145c <_printf_float+0x84>
 8011516:	232d      	movs	r3, #45	; 0x2d
 8011518:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801151c:	e79e      	b.n	801145c <_printf_float+0x84>
 801151e:	9904      	ldr	r1, [sp, #16]
 8011520:	2947      	cmp	r1, #71	; 0x47
 8011522:	d1c1      	bne.n	80114a8 <_printf_float+0xd0>
 8011524:	2b00      	cmp	r3, #0
 8011526:	d1bf      	bne.n	80114a8 <_printf_float+0xd0>
 8011528:	2301      	movs	r3, #1
 801152a:	e7bc      	b.n	80114a6 <_printf_float+0xce>
 801152c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8011530:	d118      	bne.n	8011564 <_printf_float+0x18c>
 8011532:	2900      	cmp	r1, #0
 8011534:	6863      	ldr	r3, [r4, #4]
 8011536:	dd0b      	ble.n	8011550 <_printf_float+0x178>
 8011538:	6121      	str	r1, [r4, #16]
 801153a:	b913      	cbnz	r3, 8011542 <_printf_float+0x16a>
 801153c:	6822      	ldr	r2, [r4, #0]
 801153e:	07d0      	lsls	r0, r2, #31
 8011540:	d502      	bpl.n	8011548 <_printf_float+0x170>
 8011542:	3301      	adds	r3, #1
 8011544:	440b      	add	r3, r1
 8011546:	6123      	str	r3, [r4, #16]
 8011548:	2300      	movs	r3, #0
 801154a:	65a1      	str	r1, [r4, #88]	; 0x58
 801154c:	9304      	str	r3, [sp, #16]
 801154e:	e7de      	b.n	801150e <_printf_float+0x136>
 8011550:	b913      	cbnz	r3, 8011558 <_printf_float+0x180>
 8011552:	6822      	ldr	r2, [r4, #0]
 8011554:	07d2      	lsls	r2, r2, #31
 8011556:	d501      	bpl.n	801155c <_printf_float+0x184>
 8011558:	3302      	adds	r3, #2
 801155a:	e7f4      	b.n	8011546 <_printf_float+0x16e>
 801155c:	2301      	movs	r3, #1
 801155e:	e7f2      	b.n	8011546 <_printf_float+0x16e>
 8011560:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011564:	9b08      	ldr	r3, [sp, #32]
 8011566:	4299      	cmp	r1, r3
 8011568:	db05      	blt.n	8011576 <_printf_float+0x19e>
 801156a:	6823      	ldr	r3, [r4, #0]
 801156c:	6121      	str	r1, [r4, #16]
 801156e:	07d8      	lsls	r0, r3, #31
 8011570:	d5ea      	bpl.n	8011548 <_printf_float+0x170>
 8011572:	1c4b      	adds	r3, r1, #1
 8011574:	e7e7      	b.n	8011546 <_printf_float+0x16e>
 8011576:	2900      	cmp	r1, #0
 8011578:	bfd4      	ite	le
 801157a:	f1c1 0202 	rsble	r2, r1, #2
 801157e:	2201      	movgt	r2, #1
 8011580:	4413      	add	r3, r2
 8011582:	e7e0      	b.n	8011546 <_printf_float+0x16e>
 8011584:	6823      	ldr	r3, [r4, #0]
 8011586:	055a      	lsls	r2, r3, #21
 8011588:	d407      	bmi.n	801159a <_printf_float+0x1c2>
 801158a:	6923      	ldr	r3, [r4, #16]
 801158c:	4642      	mov	r2, r8
 801158e:	4631      	mov	r1, r6
 8011590:	4628      	mov	r0, r5
 8011592:	47b8      	blx	r7
 8011594:	3001      	adds	r0, #1
 8011596:	d12a      	bne.n	80115ee <_printf_float+0x216>
 8011598:	e76a      	b.n	8011470 <_printf_float+0x98>
 801159a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801159e:	f240 80e0 	bls.w	8011762 <_printf_float+0x38a>
 80115a2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80115a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80115aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80115ae:	d133      	bne.n	8011618 <_printf_float+0x240>
 80115b0:	4a37      	ldr	r2, [pc, #220]	; (8011690 <_printf_float+0x2b8>)
 80115b2:	2301      	movs	r3, #1
 80115b4:	4631      	mov	r1, r6
 80115b6:	4628      	mov	r0, r5
 80115b8:	47b8      	blx	r7
 80115ba:	3001      	adds	r0, #1
 80115bc:	f43f af58 	beq.w	8011470 <_printf_float+0x98>
 80115c0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80115c4:	429a      	cmp	r2, r3
 80115c6:	db02      	blt.n	80115ce <_printf_float+0x1f6>
 80115c8:	6823      	ldr	r3, [r4, #0]
 80115ca:	07d8      	lsls	r0, r3, #31
 80115cc:	d50f      	bpl.n	80115ee <_printf_float+0x216>
 80115ce:	4653      	mov	r3, sl
 80115d0:	465a      	mov	r2, fp
 80115d2:	4631      	mov	r1, r6
 80115d4:	4628      	mov	r0, r5
 80115d6:	47b8      	blx	r7
 80115d8:	3001      	adds	r0, #1
 80115da:	f43f af49 	beq.w	8011470 <_printf_float+0x98>
 80115de:	f04f 0800 	mov.w	r8, #0
 80115e2:	f104 091a 	add.w	r9, r4, #26
 80115e6:	9b08      	ldr	r3, [sp, #32]
 80115e8:	3b01      	subs	r3, #1
 80115ea:	4543      	cmp	r3, r8
 80115ec:	dc09      	bgt.n	8011602 <_printf_float+0x22a>
 80115ee:	6823      	ldr	r3, [r4, #0]
 80115f0:	079b      	lsls	r3, r3, #30
 80115f2:	f100 8106 	bmi.w	8011802 <_printf_float+0x42a>
 80115f6:	68e0      	ldr	r0, [r4, #12]
 80115f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115fa:	4298      	cmp	r0, r3
 80115fc:	bfb8      	it	lt
 80115fe:	4618      	movlt	r0, r3
 8011600:	e738      	b.n	8011474 <_printf_float+0x9c>
 8011602:	2301      	movs	r3, #1
 8011604:	464a      	mov	r2, r9
 8011606:	4631      	mov	r1, r6
 8011608:	4628      	mov	r0, r5
 801160a:	47b8      	blx	r7
 801160c:	3001      	adds	r0, #1
 801160e:	f43f af2f 	beq.w	8011470 <_printf_float+0x98>
 8011612:	f108 0801 	add.w	r8, r8, #1
 8011616:	e7e6      	b.n	80115e6 <_printf_float+0x20e>
 8011618:	9b07      	ldr	r3, [sp, #28]
 801161a:	2b00      	cmp	r3, #0
 801161c:	dc3a      	bgt.n	8011694 <_printf_float+0x2bc>
 801161e:	4a1c      	ldr	r2, [pc, #112]	; (8011690 <_printf_float+0x2b8>)
 8011620:	2301      	movs	r3, #1
 8011622:	4631      	mov	r1, r6
 8011624:	4628      	mov	r0, r5
 8011626:	47b8      	blx	r7
 8011628:	3001      	adds	r0, #1
 801162a:	f43f af21 	beq.w	8011470 <_printf_float+0x98>
 801162e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8011632:	4313      	orrs	r3, r2
 8011634:	d102      	bne.n	801163c <_printf_float+0x264>
 8011636:	6823      	ldr	r3, [r4, #0]
 8011638:	07d9      	lsls	r1, r3, #31
 801163a:	d5d8      	bpl.n	80115ee <_printf_float+0x216>
 801163c:	4653      	mov	r3, sl
 801163e:	465a      	mov	r2, fp
 8011640:	4631      	mov	r1, r6
 8011642:	4628      	mov	r0, r5
 8011644:	47b8      	blx	r7
 8011646:	3001      	adds	r0, #1
 8011648:	f43f af12 	beq.w	8011470 <_printf_float+0x98>
 801164c:	f04f 0900 	mov.w	r9, #0
 8011650:	f104 0a1a 	add.w	sl, r4, #26
 8011654:	9b07      	ldr	r3, [sp, #28]
 8011656:	425b      	negs	r3, r3
 8011658:	454b      	cmp	r3, r9
 801165a:	dc01      	bgt.n	8011660 <_printf_float+0x288>
 801165c:	9b08      	ldr	r3, [sp, #32]
 801165e:	e795      	b.n	801158c <_printf_float+0x1b4>
 8011660:	2301      	movs	r3, #1
 8011662:	4652      	mov	r2, sl
 8011664:	4631      	mov	r1, r6
 8011666:	4628      	mov	r0, r5
 8011668:	47b8      	blx	r7
 801166a:	3001      	adds	r0, #1
 801166c:	f43f af00 	beq.w	8011470 <_printf_float+0x98>
 8011670:	f109 0901 	add.w	r9, r9, #1
 8011674:	e7ee      	b.n	8011654 <_printf_float+0x27c>
 8011676:	bf00      	nop
 8011678:	ffffffff 	.word	0xffffffff
 801167c:	7fefffff 	.word	0x7fefffff
 8011680:	080185e0 	.word	0x080185e0
 8011684:	080185e4 	.word	0x080185e4
 8011688:	080185e8 	.word	0x080185e8
 801168c:	080185ec 	.word	0x080185ec
 8011690:	080185f0 	.word	0x080185f0
 8011694:	9a08      	ldr	r2, [sp, #32]
 8011696:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011698:	429a      	cmp	r2, r3
 801169a:	bfa8      	it	ge
 801169c:	461a      	movge	r2, r3
 801169e:	2a00      	cmp	r2, #0
 80116a0:	4691      	mov	r9, r2
 80116a2:	dc38      	bgt.n	8011716 <_printf_float+0x33e>
 80116a4:	2300      	movs	r3, #0
 80116a6:	9305      	str	r3, [sp, #20]
 80116a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80116ac:	f104 021a 	add.w	r2, r4, #26
 80116b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80116b2:	9905      	ldr	r1, [sp, #20]
 80116b4:	9304      	str	r3, [sp, #16]
 80116b6:	eba3 0309 	sub.w	r3, r3, r9
 80116ba:	428b      	cmp	r3, r1
 80116bc:	dc33      	bgt.n	8011726 <_printf_float+0x34e>
 80116be:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80116c2:	429a      	cmp	r2, r3
 80116c4:	db3c      	blt.n	8011740 <_printf_float+0x368>
 80116c6:	6823      	ldr	r3, [r4, #0]
 80116c8:	07da      	lsls	r2, r3, #31
 80116ca:	d439      	bmi.n	8011740 <_printf_float+0x368>
 80116cc:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80116d0:	eba2 0903 	sub.w	r9, r2, r3
 80116d4:	9b04      	ldr	r3, [sp, #16]
 80116d6:	1ad2      	subs	r2, r2, r3
 80116d8:	4591      	cmp	r9, r2
 80116da:	bfa8      	it	ge
 80116dc:	4691      	movge	r9, r2
 80116de:	f1b9 0f00 	cmp.w	r9, #0
 80116e2:	dc35      	bgt.n	8011750 <_printf_float+0x378>
 80116e4:	f04f 0800 	mov.w	r8, #0
 80116e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80116ec:	f104 0a1a 	add.w	sl, r4, #26
 80116f0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80116f4:	1a9b      	subs	r3, r3, r2
 80116f6:	eba3 0309 	sub.w	r3, r3, r9
 80116fa:	4543      	cmp	r3, r8
 80116fc:	f77f af77 	ble.w	80115ee <_printf_float+0x216>
 8011700:	2301      	movs	r3, #1
 8011702:	4652      	mov	r2, sl
 8011704:	4631      	mov	r1, r6
 8011706:	4628      	mov	r0, r5
 8011708:	47b8      	blx	r7
 801170a:	3001      	adds	r0, #1
 801170c:	f43f aeb0 	beq.w	8011470 <_printf_float+0x98>
 8011710:	f108 0801 	add.w	r8, r8, #1
 8011714:	e7ec      	b.n	80116f0 <_printf_float+0x318>
 8011716:	4613      	mov	r3, r2
 8011718:	4631      	mov	r1, r6
 801171a:	4642      	mov	r2, r8
 801171c:	4628      	mov	r0, r5
 801171e:	47b8      	blx	r7
 8011720:	3001      	adds	r0, #1
 8011722:	d1bf      	bne.n	80116a4 <_printf_float+0x2cc>
 8011724:	e6a4      	b.n	8011470 <_printf_float+0x98>
 8011726:	2301      	movs	r3, #1
 8011728:	4631      	mov	r1, r6
 801172a:	4628      	mov	r0, r5
 801172c:	9204      	str	r2, [sp, #16]
 801172e:	47b8      	blx	r7
 8011730:	3001      	adds	r0, #1
 8011732:	f43f ae9d 	beq.w	8011470 <_printf_float+0x98>
 8011736:	9b05      	ldr	r3, [sp, #20]
 8011738:	9a04      	ldr	r2, [sp, #16]
 801173a:	3301      	adds	r3, #1
 801173c:	9305      	str	r3, [sp, #20]
 801173e:	e7b7      	b.n	80116b0 <_printf_float+0x2d8>
 8011740:	4653      	mov	r3, sl
 8011742:	465a      	mov	r2, fp
 8011744:	4631      	mov	r1, r6
 8011746:	4628      	mov	r0, r5
 8011748:	47b8      	blx	r7
 801174a:	3001      	adds	r0, #1
 801174c:	d1be      	bne.n	80116cc <_printf_float+0x2f4>
 801174e:	e68f      	b.n	8011470 <_printf_float+0x98>
 8011750:	9a04      	ldr	r2, [sp, #16]
 8011752:	464b      	mov	r3, r9
 8011754:	4442      	add	r2, r8
 8011756:	4631      	mov	r1, r6
 8011758:	4628      	mov	r0, r5
 801175a:	47b8      	blx	r7
 801175c:	3001      	adds	r0, #1
 801175e:	d1c1      	bne.n	80116e4 <_printf_float+0x30c>
 8011760:	e686      	b.n	8011470 <_printf_float+0x98>
 8011762:	9a08      	ldr	r2, [sp, #32]
 8011764:	2a01      	cmp	r2, #1
 8011766:	dc01      	bgt.n	801176c <_printf_float+0x394>
 8011768:	07db      	lsls	r3, r3, #31
 801176a:	d537      	bpl.n	80117dc <_printf_float+0x404>
 801176c:	2301      	movs	r3, #1
 801176e:	4642      	mov	r2, r8
 8011770:	4631      	mov	r1, r6
 8011772:	4628      	mov	r0, r5
 8011774:	47b8      	blx	r7
 8011776:	3001      	adds	r0, #1
 8011778:	f43f ae7a 	beq.w	8011470 <_printf_float+0x98>
 801177c:	4653      	mov	r3, sl
 801177e:	465a      	mov	r2, fp
 8011780:	4631      	mov	r1, r6
 8011782:	4628      	mov	r0, r5
 8011784:	47b8      	blx	r7
 8011786:	3001      	adds	r0, #1
 8011788:	f43f ae72 	beq.w	8011470 <_printf_float+0x98>
 801178c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011790:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011798:	9b08      	ldr	r3, [sp, #32]
 801179a:	d01a      	beq.n	80117d2 <_printf_float+0x3fa>
 801179c:	3b01      	subs	r3, #1
 801179e:	f108 0201 	add.w	r2, r8, #1
 80117a2:	4631      	mov	r1, r6
 80117a4:	4628      	mov	r0, r5
 80117a6:	47b8      	blx	r7
 80117a8:	3001      	adds	r0, #1
 80117aa:	d10e      	bne.n	80117ca <_printf_float+0x3f2>
 80117ac:	e660      	b.n	8011470 <_printf_float+0x98>
 80117ae:	2301      	movs	r3, #1
 80117b0:	464a      	mov	r2, r9
 80117b2:	4631      	mov	r1, r6
 80117b4:	4628      	mov	r0, r5
 80117b6:	47b8      	blx	r7
 80117b8:	3001      	adds	r0, #1
 80117ba:	f43f ae59 	beq.w	8011470 <_printf_float+0x98>
 80117be:	f108 0801 	add.w	r8, r8, #1
 80117c2:	9b08      	ldr	r3, [sp, #32]
 80117c4:	3b01      	subs	r3, #1
 80117c6:	4543      	cmp	r3, r8
 80117c8:	dcf1      	bgt.n	80117ae <_printf_float+0x3d6>
 80117ca:	9b04      	ldr	r3, [sp, #16]
 80117cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80117d0:	e6dd      	b.n	801158e <_printf_float+0x1b6>
 80117d2:	f04f 0800 	mov.w	r8, #0
 80117d6:	f104 091a 	add.w	r9, r4, #26
 80117da:	e7f2      	b.n	80117c2 <_printf_float+0x3ea>
 80117dc:	2301      	movs	r3, #1
 80117de:	4642      	mov	r2, r8
 80117e0:	e7df      	b.n	80117a2 <_printf_float+0x3ca>
 80117e2:	2301      	movs	r3, #1
 80117e4:	464a      	mov	r2, r9
 80117e6:	4631      	mov	r1, r6
 80117e8:	4628      	mov	r0, r5
 80117ea:	47b8      	blx	r7
 80117ec:	3001      	adds	r0, #1
 80117ee:	f43f ae3f 	beq.w	8011470 <_printf_float+0x98>
 80117f2:	f108 0801 	add.w	r8, r8, #1
 80117f6:	68e3      	ldr	r3, [r4, #12]
 80117f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80117fa:	1a5b      	subs	r3, r3, r1
 80117fc:	4543      	cmp	r3, r8
 80117fe:	dcf0      	bgt.n	80117e2 <_printf_float+0x40a>
 8011800:	e6f9      	b.n	80115f6 <_printf_float+0x21e>
 8011802:	f04f 0800 	mov.w	r8, #0
 8011806:	f104 0919 	add.w	r9, r4, #25
 801180a:	e7f4      	b.n	80117f6 <_printf_float+0x41e>

0801180c <_printf_common>:
 801180c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011810:	4616      	mov	r6, r2
 8011812:	4699      	mov	r9, r3
 8011814:	688a      	ldr	r2, [r1, #8]
 8011816:	690b      	ldr	r3, [r1, #16]
 8011818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801181c:	4293      	cmp	r3, r2
 801181e:	bfb8      	it	lt
 8011820:	4613      	movlt	r3, r2
 8011822:	6033      	str	r3, [r6, #0]
 8011824:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011828:	4607      	mov	r7, r0
 801182a:	460c      	mov	r4, r1
 801182c:	b10a      	cbz	r2, 8011832 <_printf_common+0x26>
 801182e:	3301      	adds	r3, #1
 8011830:	6033      	str	r3, [r6, #0]
 8011832:	6823      	ldr	r3, [r4, #0]
 8011834:	0699      	lsls	r1, r3, #26
 8011836:	bf42      	ittt	mi
 8011838:	6833      	ldrmi	r3, [r6, #0]
 801183a:	3302      	addmi	r3, #2
 801183c:	6033      	strmi	r3, [r6, #0]
 801183e:	6825      	ldr	r5, [r4, #0]
 8011840:	f015 0506 	ands.w	r5, r5, #6
 8011844:	d106      	bne.n	8011854 <_printf_common+0x48>
 8011846:	f104 0a19 	add.w	sl, r4, #25
 801184a:	68e3      	ldr	r3, [r4, #12]
 801184c:	6832      	ldr	r2, [r6, #0]
 801184e:	1a9b      	subs	r3, r3, r2
 8011850:	42ab      	cmp	r3, r5
 8011852:	dc26      	bgt.n	80118a2 <_printf_common+0x96>
 8011854:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011858:	1e13      	subs	r3, r2, #0
 801185a:	6822      	ldr	r2, [r4, #0]
 801185c:	bf18      	it	ne
 801185e:	2301      	movne	r3, #1
 8011860:	0692      	lsls	r2, r2, #26
 8011862:	d42b      	bmi.n	80118bc <_printf_common+0xb0>
 8011864:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011868:	4649      	mov	r1, r9
 801186a:	4638      	mov	r0, r7
 801186c:	47c0      	blx	r8
 801186e:	3001      	adds	r0, #1
 8011870:	d01e      	beq.n	80118b0 <_printf_common+0xa4>
 8011872:	6823      	ldr	r3, [r4, #0]
 8011874:	6922      	ldr	r2, [r4, #16]
 8011876:	f003 0306 	and.w	r3, r3, #6
 801187a:	2b04      	cmp	r3, #4
 801187c:	bf02      	ittt	eq
 801187e:	68e5      	ldreq	r5, [r4, #12]
 8011880:	6833      	ldreq	r3, [r6, #0]
 8011882:	1aed      	subeq	r5, r5, r3
 8011884:	68a3      	ldr	r3, [r4, #8]
 8011886:	bf0c      	ite	eq
 8011888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801188c:	2500      	movne	r5, #0
 801188e:	4293      	cmp	r3, r2
 8011890:	bfc4      	itt	gt
 8011892:	1a9b      	subgt	r3, r3, r2
 8011894:	18ed      	addgt	r5, r5, r3
 8011896:	2600      	movs	r6, #0
 8011898:	341a      	adds	r4, #26
 801189a:	42b5      	cmp	r5, r6
 801189c:	d11a      	bne.n	80118d4 <_printf_common+0xc8>
 801189e:	2000      	movs	r0, #0
 80118a0:	e008      	b.n	80118b4 <_printf_common+0xa8>
 80118a2:	2301      	movs	r3, #1
 80118a4:	4652      	mov	r2, sl
 80118a6:	4649      	mov	r1, r9
 80118a8:	4638      	mov	r0, r7
 80118aa:	47c0      	blx	r8
 80118ac:	3001      	adds	r0, #1
 80118ae:	d103      	bne.n	80118b8 <_printf_common+0xac>
 80118b0:	f04f 30ff 	mov.w	r0, #4294967295
 80118b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118b8:	3501      	adds	r5, #1
 80118ba:	e7c6      	b.n	801184a <_printf_common+0x3e>
 80118bc:	18e1      	adds	r1, r4, r3
 80118be:	1c5a      	adds	r2, r3, #1
 80118c0:	2030      	movs	r0, #48	; 0x30
 80118c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80118c6:	4422      	add	r2, r4
 80118c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80118cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80118d0:	3302      	adds	r3, #2
 80118d2:	e7c7      	b.n	8011864 <_printf_common+0x58>
 80118d4:	2301      	movs	r3, #1
 80118d6:	4622      	mov	r2, r4
 80118d8:	4649      	mov	r1, r9
 80118da:	4638      	mov	r0, r7
 80118dc:	47c0      	blx	r8
 80118de:	3001      	adds	r0, #1
 80118e0:	d0e6      	beq.n	80118b0 <_printf_common+0xa4>
 80118e2:	3601      	adds	r6, #1
 80118e4:	e7d9      	b.n	801189a <_printf_common+0x8e>
	...

080118e8 <_printf_i>:
 80118e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80118ec:	7e0f      	ldrb	r7, [r1, #24]
 80118ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80118f0:	2f78      	cmp	r7, #120	; 0x78
 80118f2:	4691      	mov	r9, r2
 80118f4:	4680      	mov	r8, r0
 80118f6:	460c      	mov	r4, r1
 80118f8:	469a      	mov	sl, r3
 80118fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80118fe:	d807      	bhi.n	8011910 <_printf_i+0x28>
 8011900:	2f62      	cmp	r7, #98	; 0x62
 8011902:	d80a      	bhi.n	801191a <_printf_i+0x32>
 8011904:	2f00      	cmp	r7, #0
 8011906:	f000 80d4 	beq.w	8011ab2 <_printf_i+0x1ca>
 801190a:	2f58      	cmp	r7, #88	; 0x58
 801190c:	f000 80c0 	beq.w	8011a90 <_printf_i+0x1a8>
 8011910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011914:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011918:	e03a      	b.n	8011990 <_printf_i+0xa8>
 801191a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801191e:	2b15      	cmp	r3, #21
 8011920:	d8f6      	bhi.n	8011910 <_printf_i+0x28>
 8011922:	a101      	add	r1, pc, #4	; (adr r1, 8011928 <_printf_i+0x40>)
 8011924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011928:	08011981 	.word	0x08011981
 801192c:	08011995 	.word	0x08011995
 8011930:	08011911 	.word	0x08011911
 8011934:	08011911 	.word	0x08011911
 8011938:	08011911 	.word	0x08011911
 801193c:	08011911 	.word	0x08011911
 8011940:	08011995 	.word	0x08011995
 8011944:	08011911 	.word	0x08011911
 8011948:	08011911 	.word	0x08011911
 801194c:	08011911 	.word	0x08011911
 8011950:	08011911 	.word	0x08011911
 8011954:	08011a99 	.word	0x08011a99
 8011958:	080119c1 	.word	0x080119c1
 801195c:	08011a53 	.word	0x08011a53
 8011960:	08011911 	.word	0x08011911
 8011964:	08011911 	.word	0x08011911
 8011968:	08011abb 	.word	0x08011abb
 801196c:	08011911 	.word	0x08011911
 8011970:	080119c1 	.word	0x080119c1
 8011974:	08011911 	.word	0x08011911
 8011978:	08011911 	.word	0x08011911
 801197c:	08011a5b 	.word	0x08011a5b
 8011980:	682b      	ldr	r3, [r5, #0]
 8011982:	1d1a      	adds	r2, r3, #4
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	602a      	str	r2, [r5, #0]
 8011988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801198c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011990:	2301      	movs	r3, #1
 8011992:	e09f      	b.n	8011ad4 <_printf_i+0x1ec>
 8011994:	6820      	ldr	r0, [r4, #0]
 8011996:	682b      	ldr	r3, [r5, #0]
 8011998:	0607      	lsls	r7, r0, #24
 801199a:	f103 0104 	add.w	r1, r3, #4
 801199e:	6029      	str	r1, [r5, #0]
 80119a0:	d501      	bpl.n	80119a6 <_printf_i+0xbe>
 80119a2:	681e      	ldr	r6, [r3, #0]
 80119a4:	e003      	b.n	80119ae <_printf_i+0xc6>
 80119a6:	0646      	lsls	r6, r0, #25
 80119a8:	d5fb      	bpl.n	80119a2 <_printf_i+0xba>
 80119aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80119ae:	2e00      	cmp	r6, #0
 80119b0:	da03      	bge.n	80119ba <_printf_i+0xd2>
 80119b2:	232d      	movs	r3, #45	; 0x2d
 80119b4:	4276      	negs	r6, r6
 80119b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80119ba:	485a      	ldr	r0, [pc, #360]	; (8011b24 <_printf_i+0x23c>)
 80119bc:	230a      	movs	r3, #10
 80119be:	e012      	b.n	80119e6 <_printf_i+0xfe>
 80119c0:	682b      	ldr	r3, [r5, #0]
 80119c2:	6820      	ldr	r0, [r4, #0]
 80119c4:	1d19      	adds	r1, r3, #4
 80119c6:	6029      	str	r1, [r5, #0]
 80119c8:	0605      	lsls	r5, r0, #24
 80119ca:	d501      	bpl.n	80119d0 <_printf_i+0xe8>
 80119cc:	681e      	ldr	r6, [r3, #0]
 80119ce:	e002      	b.n	80119d6 <_printf_i+0xee>
 80119d0:	0641      	lsls	r1, r0, #25
 80119d2:	d5fb      	bpl.n	80119cc <_printf_i+0xe4>
 80119d4:	881e      	ldrh	r6, [r3, #0]
 80119d6:	4853      	ldr	r0, [pc, #332]	; (8011b24 <_printf_i+0x23c>)
 80119d8:	2f6f      	cmp	r7, #111	; 0x6f
 80119da:	bf0c      	ite	eq
 80119dc:	2308      	moveq	r3, #8
 80119de:	230a      	movne	r3, #10
 80119e0:	2100      	movs	r1, #0
 80119e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80119e6:	6865      	ldr	r5, [r4, #4]
 80119e8:	60a5      	str	r5, [r4, #8]
 80119ea:	2d00      	cmp	r5, #0
 80119ec:	bfa2      	ittt	ge
 80119ee:	6821      	ldrge	r1, [r4, #0]
 80119f0:	f021 0104 	bicge.w	r1, r1, #4
 80119f4:	6021      	strge	r1, [r4, #0]
 80119f6:	b90e      	cbnz	r6, 80119fc <_printf_i+0x114>
 80119f8:	2d00      	cmp	r5, #0
 80119fa:	d04b      	beq.n	8011a94 <_printf_i+0x1ac>
 80119fc:	4615      	mov	r5, r2
 80119fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8011a02:	fb03 6711 	mls	r7, r3, r1, r6
 8011a06:	5dc7      	ldrb	r7, [r0, r7]
 8011a08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011a0c:	4637      	mov	r7, r6
 8011a0e:	42bb      	cmp	r3, r7
 8011a10:	460e      	mov	r6, r1
 8011a12:	d9f4      	bls.n	80119fe <_printf_i+0x116>
 8011a14:	2b08      	cmp	r3, #8
 8011a16:	d10b      	bne.n	8011a30 <_printf_i+0x148>
 8011a18:	6823      	ldr	r3, [r4, #0]
 8011a1a:	07de      	lsls	r6, r3, #31
 8011a1c:	d508      	bpl.n	8011a30 <_printf_i+0x148>
 8011a1e:	6923      	ldr	r3, [r4, #16]
 8011a20:	6861      	ldr	r1, [r4, #4]
 8011a22:	4299      	cmp	r1, r3
 8011a24:	bfde      	ittt	le
 8011a26:	2330      	movle	r3, #48	; 0x30
 8011a28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011a2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011a30:	1b52      	subs	r2, r2, r5
 8011a32:	6122      	str	r2, [r4, #16]
 8011a34:	f8cd a000 	str.w	sl, [sp]
 8011a38:	464b      	mov	r3, r9
 8011a3a:	aa03      	add	r2, sp, #12
 8011a3c:	4621      	mov	r1, r4
 8011a3e:	4640      	mov	r0, r8
 8011a40:	f7ff fee4 	bl	801180c <_printf_common>
 8011a44:	3001      	adds	r0, #1
 8011a46:	d14a      	bne.n	8011ade <_printf_i+0x1f6>
 8011a48:	f04f 30ff 	mov.w	r0, #4294967295
 8011a4c:	b004      	add	sp, #16
 8011a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a52:	6823      	ldr	r3, [r4, #0]
 8011a54:	f043 0320 	orr.w	r3, r3, #32
 8011a58:	6023      	str	r3, [r4, #0]
 8011a5a:	4833      	ldr	r0, [pc, #204]	; (8011b28 <_printf_i+0x240>)
 8011a5c:	2778      	movs	r7, #120	; 0x78
 8011a5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011a62:	6823      	ldr	r3, [r4, #0]
 8011a64:	6829      	ldr	r1, [r5, #0]
 8011a66:	061f      	lsls	r7, r3, #24
 8011a68:	f851 6b04 	ldr.w	r6, [r1], #4
 8011a6c:	d402      	bmi.n	8011a74 <_printf_i+0x18c>
 8011a6e:	065f      	lsls	r7, r3, #25
 8011a70:	bf48      	it	mi
 8011a72:	b2b6      	uxthmi	r6, r6
 8011a74:	07df      	lsls	r7, r3, #31
 8011a76:	bf48      	it	mi
 8011a78:	f043 0320 	orrmi.w	r3, r3, #32
 8011a7c:	6029      	str	r1, [r5, #0]
 8011a7e:	bf48      	it	mi
 8011a80:	6023      	strmi	r3, [r4, #0]
 8011a82:	b91e      	cbnz	r6, 8011a8c <_printf_i+0x1a4>
 8011a84:	6823      	ldr	r3, [r4, #0]
 8011a86:	f023 0320 	bic.w	r3, r3, #32
 8011a8a:	6023      	str	r3, [r4, #0]
 8011a8c:	2310      	movs	r3, #16
 8011a8e:	e7a7      	b.n	80119e0 <_printf_i+0xf8>
 8011a90:	4824      	ldr	r0, [pc, #144]	; (8011b24 <_printf_i+0x23c>)
 8011a92:	e7e4      	b.n	8011a5e <_printf_i+0x176>
 8011a94:	4615      	mov	r5, r2
 8011a96:	e7bd      	b.n	8011a14 <_printf_i+0x12c>
 8011a98:	682b      	ldr	r3, [r5, #0]
 8011a9a:	6826      	ldr	r6, [r4, #0]
 8011a9c:	6961      	ldr	r1, [r4, #20]
 8011a9e:	1d18      	adds	r0, r3, #4
 8011aa0:	6028      	str	r0, [r5, #0]
 8011aa2:	0635      	lsls	r5, r6, #24
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	d501      	bpl.n	8011aac <_printf_i+0x1c4>
 8011aa8:	6019      	str	r1, [r3, #0]
 8011aaa:	e002      	b.n	8011ab2 <_printf_i+0x1ca>
 8011aac:	0670      	lsls	r0, r6, #25
 8011aae:	d5fb      	bpl.n	8011aa8 <_printf_i+0x1c0>
 8011ab0:	8019      	strh	r1, [r3, #0]
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	6123      	str	r3, [r4, #16]
 8011ab6:	4615      	mov	r5, r2
 8011ab8:	e7bc      	b.n	8011a34 <_printf_i+0x14c>
 8011aba:	682b      	ldr	r3, [r5, #0]
 8011abc:	1d1a      	adds	r2, r3, #4
 8011abe:	602a      	str	r2, [r5, #0]
 8011ac0:	681d      	ldr	r5, [r3, #0]
 8011ac2:	6862      	ldr	r2, [r4, #4]
 8011ac4:	2100      	movs	r1, #0
 8011ac6:	4628      	mov	r0, r5
 8011ac8:	f7ee fc6a 	bl	80003a0 <memchr>
 8011acc:	b108      	cbz	r0, 8011ad2 <_printf_i+0x1ea>
 8011ace:	1b40      	subs	r0, r0, r5
 8011ad0:	6060      	str	r0, [r4, #4]
 8011ad2:	6863      	ldr	r3, [r4, #4]
 8011ad4:	6123      	str	r3, [r4, #16]
 8011ad6:	2300      	movs	r3, #0
 8011ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011adc:	e7aa      	b.n	8011a34 <_printf_i+0x14c>
 8011ade:	6923      	ldr	r3, [r4, #16]
 8011ae0:	462a      	mov	r2, r5
 8011ae2:	4649      	mov	r1, r9
 8011ae4:	4640      	mov	r0, r8
 8011ae6:	47d0      	blx	sl
 8011ae8:	3001      	adds	r0, #1
 8011aea:	d0ad      	beq.n	8011a48 <_printf_i+0x160>
 8011aec:	6823      	ldr	r3, [r4, #0]
 8011aee:	079b      	lsls	r3, r3, #30
 8011af0:	d413      	bmi.n	8011b1a <_printf_i+0x232>
 8011af2:	68e0      	ldr	r0, [r4, #12]
 8011af4:	9b03      	ldr	r3, [sp, #12]
 8011af6:	4298      	cmp	r0, r3
 8011af8:	bfb8      	it	lt
 8011afa:	4618      	movlt	r0, r3
 8011afc:	e7a6      	b.n	8011a4c <_printf_i+0x164>
 8011afe:	2301      	movs	r3, #1
 8011b00:	4632      	mov	r2, r6
 8011b02:	4649      	mov	r1, r9
 8011b04:	4640      	mov	r0, r8
 8011b06:	47d0      	blx	sl
 8011b08:	3001      	adds	r0, #1
 8011b0a:	d09d      	beq.n	8011a48 <_printf_i+0x160>
 8011b0c:	3501      	adds	r5, #1
 8011b0e:	68e3      	ldr	r3, [r4, #12]
 8011b10:	9903      	ldr	r1, [sp, #12]
 8011b12:	1a5b      	subs	r3, r3, r1
 8011b14:	42ab      	cmp	r3, r5
 8011b16:	dcf2      	bgt.n	8011afe <_printf_i+0x216>
 8011b18:	e7eb      	b.n	8011af2 <_printf_i+0x20a>
 8011b1a:	2500      	movs	r5, #0
 8011b1c:	f104 0619 	add.w	r6, r4, #25
 8011b20:	e7f5      	b.n	8011b0e <_printf_i+0x226>
 8011b22:	bf00      	nop
 8011b24:	080185f2 	.word	0x080185f2
 8011b28:	08018603 	.word	0x08018603

08011b2c <std>:
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	b510      	push	{r4, lr}
 8011b30:	4604      	mov	r4, r0
 8011b32:	e9c0 3300 	strd	r3, r3, [r0]
 8011b36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b3a:	6083      	str	r3, [r0, #8]
 8011b3c:	8181      	strh	r1, [r0, #12]
 8011b3e:	6643      	str	r3, [r0, #100]	; 0x64
 8011b40:	81c2      	strh	r2, [r0, #14]
 8011b42:	6183      	str	r3, [r0, #24]
 8011b44:	4619      	mov	r1, r3
 8011b46:	2208      	movs	r2, #8
 8011b48:	305c      	adds	r0, #92	; 0x5c
 8011b4a:	f000 f926 	bl	8011d9a <memset>
 8011b4e:	4b0d      	ldr	r3, [pc, #52]	; (8011b84 <std+0x58>)
 8011b50:	6263      	str	r3, [r4, #36]	; 0x24
 8011b52:	4b0d      	ldr	r3, [pc, #52]	; (8011b88 <std+0x5c>)
 8011b54:	62a3      	str	r3, [r4, #40]	; 0x28
 8011b56:	4b0d      	ldr	r3, [pc, #52]	; (8011b8c <std+0x60>)
 8011b58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011b5a:	4b0d      	ldr	r3, [pc, #52]	; (8011b90 <std+0x64>)
 8011b5c:	6323      	str	r3, [r4, #48]	; 0x30
 8011b5e:	4b0d      	ldr	r3, [pc, #52]	; (8011b94 <std+0x68>)
 8011b60:	6224      	str	r4, [r4, #32]
 8011b62:	429c      	cmp	r4, r3
 8011b64:	d006      	beq.n	8011b74 <std+0x48>
 8011b66:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8011b6a:	4294      	cmp	r4, r2
 8011b6c:	d002      	beq.n	8011b74 <std+0x48>
 8011b6e:	33d0      	adds	r3, #208	; 0xd0
 8011b70:	429c      	cmp	r4, r3
 8011b72:	d105      	bne.n	8011b80 <std+0x54>
 8011b74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011b7c:	f000 b9f6 	b.w	8011f6c <__retarget_lock_init_recursive>
 8011b80:	bd10      	pop	{r4, pc}
 8011b82:	bf00      	nop
 8011b84:	08011d15 	.word	0x08011d15
 8011b88:	08011d37 	.word	0x08011d37
 8011b8c:	08011d6f 	.word	0x08011d6f
 8011b90:	08011d93 	.word	0x08011d93
 8011b94:	2400d5b4 	.word	0x2400d5b4

08011b98 <stdio_exit_handler>:
 8011b98:	4a02      	ldr	r2, [pc, #8]	; (8011ba4 <stdio_exit_handler+0xc>)
 8011b9a:	4903      	ldr	r1, [pc, #12]	; (8011ba8 <stdio_exit_handler+0x10>)
 8011b9c:	4803      	ldr	r0, [pc, #12]	; (8011bac <stdio_exit_handler+0x14>)
 8011b9e:	f000 b87b 	b.w	8011c98 <_fwalk_sglue>
 8011ba2:	bf00      	nop
 8011ba4:	24000418 	.word	0x24000418
 8011ba8:	08013ad5 	.word	0x08013ad5
 8011bac:	24000424 	.word	0x24000424

08011bb0 <cleanup_stdio>:
 8011bb0:	6841      	ldr	r1, [r0, #4]
 8011bb2:	4b0c      	ldr	r3, [pc, #48]	; (8011be4 <cleanup_stdio+0x34>)
 8011bb4:	4299      	cmp	r1, r3
 8011bb6:	b510      	push	{r4, lr}
 8011bb8:	4604      	mov	r4, r0
 8011bba:	d001      	beq.n	8011bc0 <cleanup_stdio+0x10>
 8011bbc:	f001 ff8a 	bl	8013ad4 <_fflush_r>
 8011bc0:	68a1      	ldr	r1, [r4, #8]
 8011bc2:	4b09      	ldr	r3, [pc, #36]	; (8011be8 <cleanup_stdio+0x38>)
 8011bc4:	4299      	cmp	r1, r3
 8011bc6:	d002      	beq.n	8011bce <cleanup_stdio+0x1e>
 8011bc8:	4620      	mov	r0, r4
 8011bca:	f001 ff83 	bl	8013ad4 <_fflush_r>
 8011bce:	68e1      	ldr	r1, [r4, #12]
 8011bd0:	4b06      	ldr	r3, [pc, #24]	; (8011bec <cleanup_stdio+0x3c>)
 8011bd2:	4299      	cmp	r1, r3
 8011bd4:	d004      	beq.n	8011be0 <cleanup_stdio+0x30>
 8011bd6:	4620      	mov	r0, r4
 8011bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011bdc:	f001 bf7a 	b.w	8013ad4 <_fflush_r>
 8011be0:	bd10      	pop	{r4, pc}
 8011be2:	bf00      	nop
 8011be4:	2400d5b4 	.word	0x2400d5b4
 8011be8:	2400d61c 	.word	0x2400d61c
 8011bec:	2400d684 	.word	0x2400d684

08011bf0 <global_stdio_init.part.0>:
 8011bf0:	b510      	push	{r4, lr}
 8011bf2:	4b0b      	ldr	r3, [pc, #44]	; (8011c20 <global_stdio_init.part.0+0x30>)
 8011bf4:	4c0b      	ldr	r4, [pc, #44]	; (8011c24 <global_stdio_init.part.0+0x34>)
 8011bf6:	4a0c      	ldr	r2, [pc, #48]	; (8011c28 <global_stdio_init.part.0+0x38>)
 8011bf8:	601a      	str	r2, [r3, #0]
 8011bfa:	4620      	mov	r0, r4
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	2104      	movs	r1, #4
 8011c00:	f7ff ff94 	bl	8011b2c <std>
 8011c04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011c08:	2201      	movs	r2, #1
 8011c0a:	2109      	movs	r1, #9
 8011c0c:	f7ff ff8e 	bl	8011b2c <std>
 8011c10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011c14:	2202      	movs	r2, #2
 8011c16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c1a:	2112      	movs	r1, #18
 8011c1c:	f7ff bf86 	b.w	8011b2c <std>
 8011c20:	2400d6ec 	.word	0x2400d6ec
 8011c24:	2400d5b4 	.word	0x2400d5b4
 8011c28:	08011b99 	.word	0x08011b99

08011c2c <__sfp_lock_acquire>:
 8011c2c:	4801      	ldr	r0, [pc, #4]	; (8011c34 <__sfp_lock_acquire+0x8>)
 8011c2e:	f000 b99e 	b.w	8011f6e <__retarget_lock_acquire_recursive>
 8011c32:	bf00      	nop
 8011c34:	2400d6f5 	.word	0x2400d6f5

08011c38 <__sfp_lock_release>:
 8011c38:	4801      	ldr	r0, [pc, #4]	; (8011c40 <__sfp_lock_release+0x8>)
 8011c3a:	f000 b999 	b.w	8011f70 <__retarget_lock_release_recursive>
 8011c3e:	bf00      	nop
 8011c40:	2400d6f5 	.word	0x2400d6f5

08011c44 <__sinit>:
 8011c44:	b510      	push	{r4, lr}
 8011c46:	4604      	mov	r4, r0
 8011c48:	f7ff fff0 	bl	8011c2c <__sfp_lock_acquire>
 8011c4c:	6a23      	ldr	r3, [r4, #32]
 8011c4e:	b11b      	cbz	r3, 8011c58 <__sinit+0x14>
 8011c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c54:	f7ff bff0 	b.w	8011c38 <__sfp_lock_release>
 8011c58:	4b04      	ldr	r3, [pc, #16]	; (8011c6c <__sinit+0x28>)
 8011c5a:	6223      	str	r3, [r4, #32]
 8011c5c:	4b04      	ldr	r3, [pc, #16]	; (8011c70 <__sinit+0x2c>)
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	d1f5      	bne.n	8011c50 <__sinit+0xc>
 8011c64:	f7ff ffc4 	bl	8011bf0 <global_stdio_init.part.0>
 8011c68:	e7f2      	b.n	8011c50 <__sinit+0xc>
 8011c6a:	bf00      	nop
 8011c6c:	08011bb1 	.word	0x08011bb1
 8011c70:	2400d6ec 	.word	0x2400d6ec

08011c74 <fiprintf>:
 8011c74:	b40e      	push	{r1, r2, r3}
 8011c76:	b503      	push	{r0, r1, lr}
 8011c78:	4601      	mov	r1, r0
 8011c7a:	ab03      	add	r3, sp, #12
 8011c7c:	4805      	ldr	r0, [pc, #20]	; (8011c94 <fiprintf+0x20>)
 8011c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c82:	6800      	ldr	r0, [r0, #0]
 8011c84:	9301      	str	r3, [sp, #4]
 8011c86:	f001 fd85 	bl	8013794 <_vfiprintf_r>
 8011c8a:	b002      	add	sp, #8
 8011c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c90:	b003      	add	sp, #12
 8011c92:	4770      	bx	lr
 8011c94:	24000470 	.word	0x24000470

08011c98 <_fwalk_sglue>:
 8011c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c9c:	4607      	mov	r7, r0
 8011c9e:	4688      	mov	r8, r1
 8011ca0:	4614      	mov	r4, r2
 8011ca2:	2600      	movs	r6, #0
 8011ca4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011ca8:	f1b9 0901 	subs.w	r9, r9, #1
 8011cac:	d505      	bpl.n	8011cba <_fwalk_sglue+0x22>
 8011cae:	6824      	ldr	r4, [r4, #0]
 8011cb0:	2c00      	cmp	r4, #0
 8011cb2:	d1f7      	bne.n	8011ca4 <_fwalk_sglue+0xc>
 8011cb4:	4630      	mov	r0, r6
 8011cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cba:	89ab      	ldrh	r3, [r5, #12]
 8011cbc:	2b01      	cmp	r3, #1
 8011cbe:	d907      	bls.n	8011cd0 <_fwalk_sglue+0x38>
 8011cc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011cc4:	3301      	adds	r3, #1
 8011cc6:	d003      	beq.n	8011cd0 <_fwalk_sglue+0x38>
 8011cc8:	4629      	mov	r1, r5
 8011cca:	4638      	mov	r0, r7
 8011ccc:	47c0      	blx	r8
 8011cce:	4306      	orrs	r6, r0
 8011cd0:	3568      	adds	r5, #104	; 0x68
 8011cd2:	e7e9      	b.n	8011ca8 <_fwalk_sglue+0x10>

08011cd4 <siprintf>:
 8011cd4:	b40e      	push	{r1, r2, r3}
 8011cd6:	b500      	push	{lr}
 8011cd8:	b09c      	sub	sp, #112	; 0x70
 8011cda:	ab1d      	add	r3, sp, #116	; 0x74
 8011cdc:	9002      	str	r0, [sp, #8]
 8011cde:	9006      	str	r0, [sp, #24]
 8011ce0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011ce4:	4809      	ldr	r0, [pc, #36]	; (8011d0c <siprintf+0x38>)
 8011ce6:	9107      	str	r1, [sp, #28]
 8011ce8:	9104      	str	r1, [sp, #16]
 8011cea:	4909      	ldr	r1, [pc, #36]	; (8011d10 <siprintf+0x3c>)
 8011cec:	f853 2b04 	ldr.w	r2, [r3], #4
 8011cf0:	9105      	str	r1, [sp, #20]
 8011cf2:	6800      	ldr	r0, [r0, #0]
 8011cf4:	9301      	str	r3, [sp, #4]
 8011cf6:	a902      	add	r1, sp, #8
 8011cf8:	f001 fc24 	bl	8013544 <_svfiprintf_r>
 8011cfc:	9b02      	ldr	r3, [sp, #8]
 8011cfe:	2200      	movs	r2, #0
 8011d00:	701a      	strb	r2, [r3, #0]
 8011d02:	b01c      	add	sp, #112	; 0x70
 8011d04:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d08:	b003      	add	sp, #12
 8011d0a:	4770      	bx	lr
 8011d0c:	24000470 	.word	0x24000470
 8011d10:	ffff0208 	.word	0xffff0208

08011d14 <__sread>:
 8011d14:	b510      	push	{r4, lr}
 8011d16:	460c      	mov	r4, r1
 8011d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d1c:	f000 f8d8 	bl	8011ed0 <_read_r>
 8011d20:	2800      	cmp	r0, #0
 8011d22:	bfab      	itete	ge
 8011d24:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011d26:	89a3      	ldrhlt	r3, [r4, #12]
 8011d28:	181b      	addge	r3, r3, r0
 8011d2a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011d2e:	bfac      	ite	ge
 8011d30:	6563      	strge	r3, [r4, #84]	; 0x54
 8011d32:	81a3      	strhlt	r3, [r4, #12]
 8011d34:	bd10      	pop	{r4, pc}

08011d36 <__swrite>:
 8011d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d3a:	461f      	mov	r7, r3
 8011d3c:	898b      	ldrh	r3, [r1, #12]
 8011d3e:	05db      	lsls	r3, r3, #23
 8011d40:	4605      	mov	r5, r0
 8011d42:	460c      	mov	r4, r1
 8011d44:	4616      	mov	r6, r2
 8011d46:	d505      	bpl.n	8011d54 <__swrite+0x1e>
 8011d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d4c:	2302      	movs	r3, #2
 8011d4e:	2200      	movs	r2, #0
 8011d50:	f000 f8ac 	bl	8011eac <_lseek_r>
 8011d54:	89a3      	ldrh	r3, [r4, #12]
 8011d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d5a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011d5e:	81a3      	strh	r3, [r4, #12]
 8011d60:	4632      	mov	r2, r6
 8011d62:	463b      	mov	r3, r7
 8011d64:	4628      	mov	r0, r5
 8011d66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d6a:	f000 b8c3 	b.w	8011ef4 <_write_r>

08011d6e <__sseek>:
 8011d6e:	b510      	push	{r4, lr}
 8011d70:	460c      	mov	r4, r1
 8011d72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d76:	f000 f899 	bl	8011eac <_lseek_r>
 8011d7a:	1c43      	adds	r3, r0, #1
 8011d7c:	89a3      	ldrh	r3, [r4, #12]
 8011d7e:	bf15      	itete	ne
 8011d80:	6560      	strne	r0, [r4, #84]	; 0x54
 8011d82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011d86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011d8a:	81a3      	strheq	r3, [r4, #12]
 8011d8c:	bf18      	it	ne
 8011d8e:	81a3      	strhne	r3, [r4, #12]
 8011d90:	bd10      	pop	{r4, pc}

08011d92 <__sclose>:
 8011d92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d96:	f000 b879 	b.w	8011e8c <_close_r>

08011d9a <memset>:
 8011d9a:	4402      	add	r2, r0
 8011d9c:	4603      	mov	r3, r0
 8011d9e:	4293      	cmp	r3, r2
 8011da0:	d100      	bne.n	8011da4 <memset+0xa>
 8011da2:	4770      	bx	lr
 8011da4:	f803 1b01 	strb.w	r1, [r3], #1
 8011da8:	e7f9      	b.n	8011d9e <memset+0x4>

08011daa <strcspn>:
 8011daa:	b570      	push	{r4, r5, r6, lr}
 8011dac:	4603      	mov	r3, r0
 8011dae:	461e      	mov	r6, r3
 8011db0:	f813 4b01 	ldrb.w	r4, [r3], #1
 8011db4:	b144      	cbz	r4, 8011dc8 <strcspn+0x1e>
 8011db6:	1e4a      	subs	r2, r1, #1
 8011db8:	e001      	b.n	8011dbe <strcspn+0x14>
 8011dba:	42a5      	cmp	r5, r4
 8011dbc:	d004      	beq.n	8011dc8 <strcspn+0x1e>
 8011dbe:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8011dc2:	2d00      	cmp	r5, #0
 8011dc4:	d1f9      	bne.n	8011dba <strcspn+0x10>
 8011dc6:	e7f2      	b.n	8011dae <strcspn+0x4>
 8011dc8:	1a30      	subs	r0, r6, r0
 8011dca:	bd70      	pop	{r4, r5, r6, pc}

08011dcc <strtok>:
 8011dcc:	4b16      	ldr	r3, [pc, #88]	; (8011e28 <strtok+0x5c>)
 8011dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011dd0:	681e      	ldr	r6, [r3, #0]
 8011dd2:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8011dd4:	4605      	mov	r5, r0
 8011dd6:	b9fc      	cbnz	r4, 8011e18 <strtok+0x4c>
 8011dd8:	2050      	movs	r0, #80	; 0x50
 8011dda:	9101      	str	r1, [sp, #4]
 8011ddc:	f000 ff28 	bl	8012c30 <malloc>
 8011de0:	9901      	ldr	r1, [sp, #4]
 8011de2:	6470      	str	r0, [r6, #68]	; 0x44
 8011de4:	4602      	mov	r2, r0
 8011de6:	b920      	cbnz	r0, 8011df2 <strtok+0x26>
 8011de8:	4b10      	ldr	r3, [pc, #64]	; (8011e2c <strtok+0x60>)
 8011dea:	4811      	ldr	r0, [pc, #68]	; (8011e30 <strtok+0x64>)
 8011dec:	215b      	movs	r1, #91	; 0x5b
 8011dee:	f7ff f975 	bl	80110dc <__assert_func>
 8011df2:	e9c0 4400 	strd	r4, r4, [r0]
 8011df6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8011dfa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8011dfe:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8011e02:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8011e06:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8011e0a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8011e0e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8011e12:	6184      	str	r4, [r0, #24]
 8011e14:	7704      	strb	r4, [r0, #28]
 8011e16:	6244      	str	r4, [r0, #36]	; 0x24
 8011e18:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8011e1a:	2301      	movs	r3, #1
 8011e1c:	4628      	mov	r0, r5
 8011e1e:	b002      	add	sp, #8
 8011e20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011e24:	f000 b806 	b.w	8011e34 <__strtok_r>
 8011e28:	24000470 	.word	0x24000470
 8011e2c:	08018470 	.word	0x08018470
 8011e30:	08018614 	.word	0x08018614

08011e34 <__strtok_r>:
 8011e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e36:	b908      	cbnz	r0, 8011e3c <__strtok_r+0x8>
 8011e38:	6810      	ldr	r0, [r2, #0]
 8011e3a:	b188      	cbz	r0, 8011e60 <__strtok_r+0x2c>
 8011e3c:	4604      	mov	r4, r0
 8011e3e:	4620      	mov	r0, r4
 8011e40:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011e44:	460f      	mov	r7, r1
 8011e46:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011e4a:	b91e      	cbnz	r6, 8011e54 <__strtok_r+0x20>
 8011e4c:	b965      	cbnz	r5, 8011e68 <__strtok_r+0x34>
 8011e4e:	6015      	str	r5, [r2, #0]
 8011e50:	4628      	mov	r0, r5
 8011e52:	e005      	b.n	8011e60 <__strtok_r+0x2c>
 8011e54:	42b5      	cmp	r5, r6
 8011e56:	d1f6      	bne.n	8011e46 <__strtok_r+0x12>
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d1f0      	bne.n	8011e3e <__strtok_r+0xa>
 8011e5c:	6014      	str	r4, [r2, #0]
 8011e5e:	7003      	strb	r3, [r0, #0]
 8011e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e62:	461c      	mov	r4, r3
 8011e64:	e00c      	b.n	8011e80 <__strtok_r+0x4c>
 8011e66:	b915      	cbnz	r5, 8011e6e <__strtok_r+0x3a>
 8011e68:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011e6c:	460e      	mov	r6, r1
 8011e6e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011e72:	42ab      	cmp	r3, r5
 8011e74:	d1f7      	bne.n	8011e66 <__strtok_r+0x32>
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d0f3      	beq.n	8011e62 <__strtok_r+0x2e>
 8011e7a:	2300      	movs	r3, #0
 8011e7c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8011e80:	6014      	str	r4, [r2, #0]
 8011e82:	e7ed      	b.n	8011e60 <__strtok_r+0x2c>

08011e84 <_localeconv_r>:
 8011e84:	4800      	ldr	r0, [pc, #0]	; (8011e88 <_localeconv_r+0x4>)
 8011e86:	4770      	bx	lr
 8011e88:	24000564 	.word	0x24000564

08011e8c <_close_r>:
 8011e8c:	b538      	push	{r3, r4, r5, lr}
 8011e8e:	4d06      	ldr	r5, [pc, #24]	; (8011ea8 <_close_r+0x1c>)
 8011e90:	2300      	movs	r3, #0
 8011e92:	4604      	mov	r4, r0
 8011e94:	4608      	mov	r0, r1
 8011e96:	602b      	str	r3, [r5, #0]
 8011e98:	f7f4 fffa 	bl	8006e90 <_close>
 8011e9c:	1c43      	adds	r3, r0, #1
 8011e9e:	d102      	bne.n	8011ea6 <_close_r+0x1a>
 8011ea0:	682b      	ldr	r3, [r5, #0]
 8011ea2:	b103      	cbz	r3, 8011ea6 <_close_r+0x1a>
 8011ea4:	6023      	str	r3, [r4, #0]
 8011ea6:	bd38      	pop	{r3, r4, r5, pc}
 8011ea8:	2400d6f0 	.word	0x2400d6f0

08011eac <_lseek_r>:
 8011eac:	b538      	push	{r3, r4, r5, lr}
 8011eae:	4d07      	ldr	r5, [pc, #28]	; (8011ecc <_lseek_r+0x20>)
 8011eb0:	4604      	mov	r4, r0
 8011eb2:	4608      	mov	r0, r1
 8011eb4:	4611      	mov	r1, r2
 8011eb6:	2200      	movs	r2, #0
 8011eb8:	602a      	str	r2, [r5, #0]
 8011eba:	461a      	mov	r2, r3
 8011ebc:	f7f4 fff4 	bl	8006ea8 <_lseek>
 8011ec0:	1c43      	adds	r3, r0, #1
 8011ec2:	d102      	bne.n	8011eca <_lseek_r+0x1e>
 8011ec4:	682b      	ldr	r3, [r5, #0]
 8011ec6:	b103      	cbz	r3, 8011eca <_lseek_r+0x1e>
 8011ec8:	6023      	str	r3, [r4, #0]
 8011eca:	bd38      	pop	{r3, r4, r5, pc}
 8011ecc:	2400d6f0 	.word	0x2400d6f0

08011ed0 <_read_r>:
 8011ed0:	b538      	push	{r3, r4, r5, lr}
 8011ed2:	4d07      	ldr	r5, [pc, #28]	; (8011ef0 <_read_r+0x20>)
 8011ed4:	4604      	mov	r4, r0
 8011ed6:	4608      	mov	r0, r1
 8011ed8:	4611      	mov	r1, r2
 8011eda:	2200      	movs	r2, #0
 8011edc:	602a      	str	r2, [r5, #0]
 8011ede:	461a      	mov	r2, r3
 8011ee0:	f7f4 ffba 	bl	8006e58 <_read>
 8011ee4:	1c43      	adds	r3, r0, #1
 8011ee6:	d102      	bne.n	8011eee <_read_r+0x1e>
 8011ee8:	682b      	ldr	r3, [r5, #0]
 8011eea:	b103      	cbz	r3, 8011eee <_read_r+0x1e>
 8011eec:	6023      	str	r3, [r4, #0]
 8011eee:	bd38      	pop	{r3, r4, r5, pc}
 8011ef0:	2400d6f0 	.word	0x2400d6f0

08011ef4 <_write_r>:
 8011ef4:	b538      	push	{r3, r4, r5, lr}
 8011ef6:	4d07      	ldr	r5, [pc, #28]	; (8011f14 <_write_r+0x20>)
 8011ef8:	4604      	mov	r4, r0
 8011efa:	4608      	mov	r0, r1
 8011efc:	4611      	mov	r1, r2
 8011efe:	2200      	movs	r2, #0
 8011f00:	602a      	str	r2, [r5, #0]
 8011f02:	461a      	mov	r2, r3
 8011f04:	f7f4 ffb6 	bl	8006e74 <_write>
 8011f08:	1c43      	adds	r3, r0, #1
 8011f0a:	d102      	bne.n	8011f12 <_write_r+0x1e>
 8011f0c:	682b      	ldr	r3, [r5, #0]
 8011f0e:	b103      	cbz	r3, 8011f12 <_write_r+0x1e>
 8011f10:	6023      	str	r3, [r4, #0]
 8011f12:	bd38      	pop	{r3, r4, r5, pc}
 8011f14:	2400d6f0 	.word	0x2400d6f0

08011f18 <__errno>:
 8011f18:	4b01      	ldr	r3, [pc, #4]	; (8011f20 <__errno+0x8>)
 8011f1a:	6818      	ldr	r0, [r3, #0]
 8011f1c:	4770      	bx	lr
 8011f1e:	bf00      	nop
 8011f20:	24000470 	.word	0x24000470

08011f24 <__libc_init_array>:
 8011f24:	b570      	push	{r4, r5, r6, lr}
 8011f26:	4d0d      	ldr	r5, [pc, #52]	; (8011f5c <__libc_init_array+0x38>)
 8011f28:	4c0d      	ldr	r4, [pc, #52]	; (8011f60 <__libc_init_array+0x3c>)
 8011f2a:	1b64      	subs	r4, r4, r5
 8011f2c:	10a4      	asrs	r4, r4, #2
 8011f2e:	2600      	movs	r6, #0
 8011f30:	42a6      	cmp	r6, r4
 8011f32:	d109      	bne.n	8011f48 <__libc_init_array+0x24>
 8011f34:	4d0b      	ldr	r5, [pc, #44]	; (8011f64 <__libc_init_array+0x40>)
 8011f36:	4c0c      	ldr	r4, [pc, #48]	; (8011f68 <__libc_init_array+0x44>)
 8011f38:	f003 f90a 	bl	8015150 <_init>
 8011f3c:	1b64      	subs	r4, r4, r5
 8011f3e:	10a4      	asrs	r4, r4, #2
 8011f40:	2600      	movs	r6, #0
 8011f42:	42a6      	cmp	r6, r4
 8011f44:	d105      	bne.n	8011f52 <__libc_init_array+0x2e>
 8011f46:	bd70      	pop	{r4, r5, r6, pc}
 8011f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f4c:	4798      	blx	r3
 8011f4e:	3601      	adds	r6, #1
 8011f50:	e7ee      	b.n	8011f30 <__libc_init_array+0xc>
 8011f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8011f56:	4798      	blx	r3
 8011f58:	3601      	adds	r6, #1
 8011f5a:	e7f2      	b.n	8011f42 <__libc_init_array+0x1e>
 8011f5c:	08019b38 	.word	0x08019b38
 8011f60:	08019b38 	.word	0x08019b38
 8011f64:	08019b38 	.word	0x08019b38
 8011f68:	08019b3c 	.word	0x08019b3c

08011f6c <__retarget_lock_init_recursive>:
 8011f6c:	4770      	bx	lr

08011f6e <__retarget_lock_acquire_recursive>:
 8011f6e:	4770      	bx	lr

08011f70 <__retarget_lock_release_recursive>:
 8011f70:	4770      	bx	lr

08011f72 <strcpy>:
 8011f72:	4603      	mov	r3, r0
 8011f74:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011f78:	f803 2b01 	strb.w	r2, [r3], #1
 8011f7c:	2a00      	cmp	r2, #0
 8011f7e:	d1f9      	bne.n	8011f74 <strcpy+0x2>
 8011f80:	4770      	bx	lr

08011f82 <memcpy>:
 8011f82:	440a      	add	r2, r1
 8011f84:	4291      	cmp	r1, r2
 8011f86:	f100 33ff 	add.w	r3, r0, #4294967295
 8011f8a:	d100      	bne.n	8011f8e <memcpy+0xc>
 8011f8c:	4770      	bx	lr
 8011f8e:	b510      	push	{r4, lr}
 8011f90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011f98:	4291      	cmp	r1, r2
 8011f9a:	d1f9      	bne.n	8011f90 <memcpy+0xe>
 8011f9c:	bd10      	pop	{r4, pc}

08011f9e <abort>:
 8011f9e:	b508      	push	{r3, lr}
 8011fa0:	2006      	movs	r0, #6
 8011fa2:	f001 fe97 	bl	8013cd4 <raise>
 8011fa6:	2001      	movs	r0, #1
 8011fa8:	f7f4 ff50 	bl	8006e4c <_exit>

08011fac <quorem>:
 8011fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fb0:	6903      	ldr	r3, [r0, #16]
 8011fb2:	690c      	ldr	r4, [r1, #16]
 8011fb4:	42a3      	cmp	r3, r4
 8011fb6:	4607      	mov	r7, r0
 8011fb8:	db7e      	blt.n	80120b8 <quorem+0x10c>
 8011fba:	3c01      	subs	r4, #1
 8011fbc:	f101 0814 	add.w	r8, r1, #20
 8011fc0:	f100 0514 	add.w	r5, r0, #20
 8011fc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011fc8:	9301      	str	r3, [sp, #4]
 8011fca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011fce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	429a      	cmp	r2, r3
 8011fd6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011fda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011fde:	fbb2 f6f3 	udiv	r6, r2, r3
 8011fe2:	d331      	bcc.n	8012048 <quorem+0x9c>
 8011fe4:	f04f 0e00 	mov.w	lr, #0
 8011fe8:	4640      	mov	r0, r8
 8011fea:	46ac      	mov	ip, r5
 8011fec:	46f2      	mov	sl, lr
 8011fee:	f850 2b04 	ldr.w	r2, [r0], #4
 8011ff2:	b293      	uxth	r3, r2
 8011ff4:	fb06 e303 	mla	r3, r6, r3, lr
 8011ff8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011ffc:	0c1a      	lsrs	r2, r3, #16
 8011ffe:	b29b      	uxth	r3, r3
 8012000:	ebaa 0303 	sub.w	r3, sl, r3
 8012004:	f8dc a000 	ldr.w	sl, [ip]
 8012008:	fa13 f38a 	uxtah	r3, r3, sl
 801200c:	fb06 220e 	mla	r2, r6, lr, r2
 8012010:	9300      	str	r3, [sp, #0]
 8012012:	9b00      	ldr	r3, [sp, #0]
 8012014:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012018:	b292      	uxth	r2, r2
 801201a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801201e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012022:	f8bd 3000 	ldrh.w	r3, [sp]
 8012026:	4581      	cmp	r9, r0
 8012028:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801202c:	f84c 3b04 	str.w	r3, [ip], #4
 8012030:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012034:	d2db      	bcs.n	8011fee <quorem+0x42>
 8012036:	f855 300b 	ldr.w	r3, [r5, fp]
 801203a:	b92b      	cbnz	r3, 8012048 <quorem+0x9c>
 801203c:	9b01      	ldr	r3, [sp, #4]
 801203e:	3b04      	subs	r3, #4
 8012040:	429d      	cmp	r5, r3
 8012042:	461a      	mov	r2, r3
 8012044:	d32c      	bcc.n	80120a0 <quorem+0xf4>
 8012046:	613c      	str	r4, [r7, #16]
 8012048:	4638      	mov	r0, r7
 801204a:	f001 f921 	bl	8013290 <__mcmp>
 801204e:	2800      	cmp	r0, #0
 8012050:	db22      	blt.n	8012098 <quorem+0xec>
 8012052:	3601      	adds	r6, #1
 8012054:	4629      	mov	r1, r5
 8012056:	2000      	movs	r0, #0
 8012058:	f858 2b04 	ldr.w	r2, [r8], #4
 801205c:	f8d1 c000 	ldr.w	ip, [r1]
 8012060:	b293      	uxth	r3, r2
 8012062:	1ac3      	subs	r3, r0, r3
 8012064:	0c12      	lsrs	r2, r2, #16
 8012066:	fa13 f38c 	uxtah	r3, r3, ip
 801206a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801206e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012072:	b29b      	uxth	r3, r3
 8012074:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012078:	45c1      	cmp	r9, r8
 801207a:	f841 3b04 	str.w	r3, [r1], #4
 801207e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012082:	d2e9      	bcs.n	8012058 <quorem+0xac>
 8012084:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012088:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801208c:	b922      	cbnz	r2, 8012098 <quorem+0xec>
 801208e:	3b04      	subs	r3, #4
 8012090:	429d      	cmp	r5, r3
 8012092:	461a      	mov	r2, r3
 8012094:	d30a      	bcc.n	80120ac <quorem+0x100>
 8012096:	613c      	str	r4, [r7, #16]
 8012098:	4630      	mov	r0, r6
 801209a:	b003      	add	sp, #12
 801209c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120a0:	6812      	ldr	r2, [r2, #0]
 80120a2:	3b04      	subs	r3, #4
 80120a4:	2a00      	cmp	r2, #0
 80120a6:	d1ce      	bne.n	8012046 <quorem+0x9a>
 80120a8:	3c01      	subs	r4, #1
 80120aa:	e7c9      	b.n	8012040 <quorem+0x94>
 80120ac:	6812      	ldr	r2, [r2, #0]
 80120ae:	3b04      	subs	r3, #4
 80120b0:	2a00      	cmp	r2, #0
 80120b2:	d1f0      	bne.n	8012096 <quorem+0xea>
 80120b4:	3c01      	subs	r4, #1
 80120b6:	e7eb      	b.n	8012090 <quorem+0xe4>
 80120b8:	2000      	movs	r0, #0
 80120ba:	e7ee      	b.n	801209a <quorem+0xee>
 80120bc:	0000      	movs	r0, r0
	...

080120c0 <_dtoa_r>:
 80120c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120c4:	ed2d 8b02 	vpush	{d8}
 80120c8:	69c5      	ldr	r5, [r0, #28]
 80120ca:	b091      	sub	sp, #68	; 0x44
 80120cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80120d0:	ec59 8b10 	vmov	r8, r9, d0
 80120d4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80120d6:	9106      	str	r1, [sp, #24]
 80120d8:	4606      	mov	r6, r0
 80120da:	9208      	str	r2, [sp, #32]
 80120dc:	930c      	str	r3, [sp, #48]	; 0x30
 80120de:	b975      	cbnz	r5, 80120fe <_dtoa_r+0x3e>
 80120e0:	2010      	movs	r0, #16
 80120e2:	f000 fda5 	bl	8012c30 <malloc>
 80120e6:	4602      	mov	r2, r0
 80120e8:	61f0      	str	r0, [r6, #28]
 80120ea:	b920      	cbnz	r0, 80120f6 <_dtoa_r+0x36>
 80120ec:	4ba6      	ldr	r3, [pc, #664]	; (8012388 <_dtoa_r+0x2c8>)
 80120ee:	21ef      	movs	r1, #239	; 0xef
 80120f0:	48a6      	ldr	r0, [pc, #664]	; (801238c <_dtoa_r+0x2cc>)
 80120f2:	f7fe fff3 	bl	80110dc <__assert_func>
 80120f6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80120fa:	6005      	str	r5, [r0, #0]
 80120fc:	60c5      	str	r5, [r0, #12]
 80120fe:	69f3      	ldr	r3, [r6, #28]
 8012100:	6819      	ldr	r1, [r3, #0]
 8012102:	b151      	cbz	r1, 801211a <_dtoa_r+0x5a>
 8012104:	685a      	ldr	r2, [r3, #4]
 8012106:	604a      	str	r2, [r1, #4]
 8012108:	2301      	movs	r3, #1
 801210a:	4093      	lsls	r3, r2
 801210c:	608b      	str	r3, [r1, #8]
 801210e:	4630      	mov	r0, r6
 8012110:	f000 fe82 	bl	8012e18 <_Bfree>
 8012114:	69f3      	ldr	r3, [r6, #28]
 8012116:	2200      	movs	r2, #0
 8012118:	601a      	str	r2, [r3, #0]
 801211a:	f1b9 0300 	subs.w	r3, r9, #0
 801211e:	bfbb      	ittet	lt
 8012120:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012124:	9303      	strlt	r3, [sp, #12]
 8012126:	2300      	movge	r3, #0
 8012128:	2201      	movlt	r2, #1
 801212a:	bfac      	ite	ge
 801212c:	6023      	strge	r3, [r4, #0]
 801212e:	6022      	strlt	r2, [r4, #0]
 8012130:	4b97      	ldr	r3, [pc, #604]	; (8012390 <_dtoa_r+0x2d0>)
 8012132:	9c03      	ldr	r4, [sp, #12]
 8012134:	43a3      	bics	r3, r4
 8012136:	d11c      	bne.n	8012172 <_dtoa_r+0xb2>
 8012138:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801213a:	f242 730f 	movw	r3, #9999	; 0x270f
 801213e:	6013      	str	r3, [r2, #0]
 8012140:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8012144:	ea53 0308 	orrs.w	r3, r3, r8
 8012148:	f000 84fb 	beq.w	8012b42 <_dtoa_r+0xa82>
 801214c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801214e:	b963      	cbnz	r3, 801216a <_dtoa_r+0xaa>
 8012150:	4b90      	ldr	r3, [pc, #576]	; (8012394 <_dtoa_r+0x2d4>)
 8012152:	e020      	b.n	8012196 <_dtoa_r+0xd6>
 8012154:	4b90      	ldr	r3, [pc, #576]	; (8012398 <_dtoa_r+0x2d8>)
 8012156:	9301      	str	r3, [sp, #4]
 8012158:	3308      	adds	r3, #8
 801215a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801215c:	6013      	str	r3, [r2, #0]
 801215e:	9801      	ldr	r0, [sp, #4]
 8012160:	b011      	add	sp, #68	; 0x44
 8012162:	ecbd 8b02 	vpop	{d8}
 8012166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801216a:	4b8a      	ldr	r3, [pc, #552]	; (8012394 <_dtoa_r+0x2d4>)
 801216c:	9301      	str	r3, [sp, #4]
 801216e:	3303      	adds	r3, #3
 8012170:	e7f3      	b.n	801215a <_dtoa_r+0x9a>
 8012172:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012176:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801217e:	d10c      	bne.n	801219a <_dtoa_r+0xda>
 8012180:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012182:	2301      	movs	r3, #1
 8012184:	6013      	str	r3, [r2, #0]
 8012186:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012188:	2b00      	cmp	r3, #0
 801218a:	f000 84d7 	beq.w	8012b3c <_dtoa_r+0xa7c>
 801218e:	4b83      	ldr	r3, [pc, #524]	; (801239c <_dtoa_r+0x2dc>)
 8012190:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012192:	6013      	str	r3, [r2, #0]
 8012194:	3b01      	subs	r3, #1
 8012196:	9301      	str	r3, [sp, #4]
 8012198:	e7e1      	b.n	801215e <_dtoa_r+0x9e>
 801219a:	aa0e      	add	r2, sp, #56	; 0x38
 801219c:	a90f      	add	r1, sp, #60	; 0x3c
 801219e:	4630      	mov	r0, r6
 80121a0:	eeb0 0b48 	vmov.f64	d0, d8
 80121a4:	f001 f91a 	bl	80133dc <__d2b>
 80121a8:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80121ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80121ae:	4605      	mov	r5, r0
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d046      	beq.n	8012242 <_dtoa_r+0x182>
 80121b4:	eeb0 7b48 	vmov.f64	d7, d8
 80121b8:	ee18 1a90 	vmov	r1, s17
 80121bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80121c0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80121c4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80121c8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80121cc:	2000      	movs	r0, #0
 80121ce:	ee07 1a90 	vmov	s15, r1
 80121d2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 80121d6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8012370 <_dtoa_r+0x2b0>
 80121da:	ee37 7b46 	vsub.f64	d7, d7, d6
 80121de:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8012378 <_dtoa_r+0x2b8>
 80121e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80121e6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8012380 <_dtoa_r+0x2c0>
 80121ea:	ee07 3a90 	vmov	s15, r3
 80121ee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80121f2:	eeb0 7b46 	vmov.f64	d7, d6
 80121f6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80121fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80121fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012202:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012206:	ee16 ba90 	vmov	fp, s13
 801220a:	9009      	str	r0, [sp, #36]	; 0x24
 801220c:	d508      	bpl.n	8012220 <_dtoa_r+0x160>
 801220e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012212:	eeb4 6b47 	vcmp.f64	d6, d7
 8012216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801221a:	bf18      	it	ne
 801221c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8012220:	f1bb 0f16 	cmp.w	fp, #22
 8012224:	d82b      	bhi.n	801227e <_dtoa_r+0x1be>
 8012226:	495e      	ldr	r1, [pc, #376]	; (80123a0 <_dtoa_r+0x2e0>)
 8012228:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801222c:	ed91 7b00 	vldr	d7, [r1]
 8012230:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012238:	d501      	bpl.n	801223e <_dtoa_r+0x17e>
 801223a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801223e:	2100      	movs	r1, #0
 8012240:	e01e      	b.n	8012280 <_dtoa_r+0x1c0>
 8012242:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012244:	4413      	add	r3, r2
 8012246:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801224a:	2920      	cmp	r1, #32
 801224c:	bfc1      	itttt	gt
 801224e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8012252:	408c      	lslgt	r4, r1
 8012254:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8012258:	fa28 f101 	lsrgt.w	r1, r8, r1
 801225c:	bfd6      	itet	le
 801225e:	f1c1 0120 	rsble	r1, r1, #32
 8012262:	4321      	orrgt	r1, r4
 8012264:	fa08 f101 	lslle.w	r1, r8, r1
 8012268:	ee07 1a90 	vmov	s15, r1
 801226c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012270:	3b01      	subs	r3, #1
 8012272:	ee17 1a90 	vmov	r1, s15
 8012276:	2001      	movs	r0, #1
 8012278:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801227c:	e7a7      	b.n	80121ce <_dtoa_r+0x10e>
 801227e:	2101      	movs	r1, #1
 8012280:	1ad2      	subs	r2, r2, r3
 8012282:	1e53      	subs	r3, r2, #1
 8012284:	9305      	str	r3, [sp, #20]
 8012286:	bf45      	ittet	mi
 8012288:	f1c2 0301 	rsbmi	r3, r2, #1
 801228c:	9304      	strmi	r3, [sp, #16]
 801228e:	2300      	movpl	r3, #0
 8012290:	2300      	movmi	r3, #0
 8012292:	bf4c      	ite	mi
 8012294:	9305      	strmi	r3, [sp, #20]
 8012296:	9304      	strpl	r3, [sp, #16]
 8012298:	f1bb 0f00 	cmp.w	fp, #0
 801229c:	910b      	str	r1, [sp, #44]	; 0x2c
 801229e:	db18      	blt.n	80122d2 <_dtoa_r+0x212>
 80122a0:	9b05      	ldr	r3, [sp, #20]
 80122a2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80122a6:	445b      	add	r3, fp
 80122a8:	9305      	str	r3, [sp, #20]
 80122aa:	2300      	movs	r3, #0
 80122ac:	9a06      	ldr	r2, [sp, #24]
 80122ae:	2a09      	cmp	r2, #9
 80122b0:	d848      	bhi.n	8012344 <_dtoa_r+0x284>
 80122b2:	2a05      	cmp	r2, #5
 80122b4:	bfc4      	itt	gt
 80122b6:	3a04      	subgt	r2, #4
 80122b8:	9206      	strgt	r2, [sp, #24]
 80122ba:	9a06      	ldr	r2, [sp, #24]
 80122bc:	f1a2 0202 	sub.w	r2, r2, #2
 80122c0:	bfcc      	ite	gt
 80122c2:	2400      	movgt	r4, #0
 80122c4:	2401      	movle	r4, #1
 80122c6:	2a03      	cmp	r2, #3
 80122c8:	d847      	bhi.n	801235a <_dtoa_r+0x29a>
 80122ca:	e8df f002 	tbb	[pc, r2]
 80122ce:	2d0b      	.short	0x2d0b
 80122d0:	392b      	.short	0x392b
 80122d2:	9b04      	ldr	r3, [sp, #16]
 80122d4:	2200      	movs	r2, #0
 80122d6:	eba3 030b 	sub.w	r3, r3, fp
 80122da:	9304      	str	r3, [sp, #16]
 80122dc:	920a      	str	r2, [sp, #40]	; 0x28
 80122de:	f1cb 0300 	rsb	r3, fp, #0
 80122e2:	e7e3      	b.n	80122ac <_dtoa_r+0x1ec>
 80122e4:	2200      	movs	r2, #0
 80122e6:	9207      	str	r2, [sp, #28]
 80122e8:	9a08      	ldr	r2, [sp, #32]
 80122ea:	2a00      	cmp	r2, #0
 80122ec:	dc38      	bgt.n	8012360 <_dtoa_r+0x2a0>
 80122ee:	f04f 0a01 	mov.w	sl, #1
 80122f2:	46d1      	mov	r9, sl
 80122f4:	4652      	mov	r2, sl
 80122f6:	f8cd a020 	str.w	sl, [sp, #32]
 80122fa:	69f7      	ldr	r7, [r6, #28]
 80122fc:	2100      	movs	r1, #0
 80122fe:	2004      	movs	r0, #4
 8012300:	f100 0c14 	add.w	ip, r0, #20
 8012304:	4594      	cmp	ip, r2
 8012306:	d930      	bls.n	801236a <_dtoa_r+0x2aa>
 8012308:	6079      	str	r1, [r7, #4]
 801230a:	4630      	mov	r0, r6
 801230c:	930d      	str	r3, [sp, #52]	; 0x34
 801230e:	f000 fd43 	bl	8012d98 <_Balloc>
 8012312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012314:	9001      	str	r0, [sp, #4]
 8012316:	4602      	mov	r2, r0
 8012318:	2800      	cmp	r0, #0
 801231a:	d145      	bne.n	80123a8 <_dtoa_r+0x2e8>
 801231c:	4b21      	ldr	r3, [pc, #132]	; (80123a4 <_dtoa_r+0x2e4>)
 801231e:	f240 11af 	movw	r1, #431	; 0x1af
 8012322:	e6e5      	b.n	80120f0 <_dtoa_r+0x30>
 8012324:	2201      	movs	r2, #1
 8012326:	e7de      	b.n	80122e6 <_dtoa_r+0x226>
 8012328:	2200      	movs	r2, #0
 801232a:	9207      	str	r2, [sp, #28]
 801232c:	9a08      	ldr	r2, [sp, #32]
 801232e:	eb0b 0a02 	add.w	sl, fp, r2
 8012332:	f10a 0901 	add.w	r9, sl, #1
 8012336:	464a      	mov	r2, r9
 8012338:	2a01      	cmp	r2, #1
 801233a:	bfb8      	it	lt
 801233c:	2201      	movlt	r2, #1
 801233e:	e7dc      	b.n	80122fa <_dtoa_r+0x23a>
 8012340:	2201      	movs	r2, #1
 8012342:	e7f2      	b.n	801232a <_dtoa_r+0x26a>
 8012344:	2401      	movs	r4, #1
 8012346:	2200      	movs	r2, #0
 8012348:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801234c:	f04f 3aff 	mov.w	sl, #4294967295
 8012350:	2100      	movs	r1, #0
 8012352:	46d1      	mov	r9, sl
 8012354:	2212      	movs	r2, #18
 8012356:	9108      	str	r1, [sp, #32]
 8012358:	e7cf      	b.n	80122fa <_dtoa_r+0x23a>
 801235a:	2201      	movs	r2, #1
 801235c:	9207      	str	r2, [sp, #28]
 801235e:	e7f5      	b.n	801234c <_dtoa_r+0x28c>
 8012360:	f8dd a020 	ldr.w	sl, [sp, #32]
 8012364:	46d1      	mov	r9, sl
 8012366:	4652      	mov	r2, sl
 8012368:	e7c7      	b.n	80122fa <_dtoa_r+0x23a>
 801236a:	3101      	adds	r1, #1
 801236c:	0040      	lsls	r0, r0, #1
 801236e:	e7c7      	b.n	8012300 <_dtoa_r+0x240>
 8012370:	636f4361 	.word	0x636f4361
 8012374:	3fd287a7 	.word	0x3fd287a7
 8012378:	8b60c8b3 	.word	0x8b60c8b3
 801237c:	3fc68a28 	.word	0x3fc68a28
 8012380:	509f79fb 	.word	0x509f79fb
 8012384:	3fd34413 	.word	0x3fd34413
 8012388:	08018470 	.word	0x08018470
 801238c:	0801867b 	.word	0x0801867b
 8012390:	7ff00000 	.word	0x7ff00000
 8012394:	08018677 	.word	0x08018677
 8012398:	0801866e 	.word	0x0801866e
 801239c:	080185f1 	.word	0x080185f1
 80123a0:	08018768 	.word	0x08018768
 80123a4:	080186d3 	.word	0x080186d3
 80123a8:	69f2      	ldr	r2, [r6, #28]
 80123aa:	9901      	ldr	r1, [sp, #4]
 80123ac:	6011      	str	r1, [r2, #0]
 80123ae:	f1b9 0f0e 	cmp.w	r9, #14
 80123b2:	d86c      	bhi.n	801248e <_dtoa_r+0x3ce>
 80123b4:	2c00      	cmp	r4, #0
 80123b6:	d06a      	beq.n	801248e <_dtoa_r+0x3ce>
 80123b8:	f1bb 0f00 	cmp.w	fp, #0
 80123bc:	f340 80a0 	ble.w	8012500 <_dtoa_r+0x440>
 80123c0:	4ac1      	ldr	r2, [pc, #772]	; (80126c8 <_dtoa_r+0x608>)
 80123c2:	f00b 010f 	and.w	r1, fp, #15
 80123c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80123ca:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80123ce:	ed92 7b00 	vldr	d7, [r2]
 80123d2:	ea4f 122b 	mov.w	r2, fp, asr #4
 80123d6:	f000 8087 	beq.w	80124e8 <_dtoa_r+0x428>
 80123da:	49bc      	ldr	r1, [pc, #752]	; (80126cc <_dtoa_r+0x60c>)
 80123dc:	ed91 6b08 	vldr	d6, [r1, #32]
 80123e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80123e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80123e8:	f002 020f 	and.w	r2, r2, #15
 80123ec:	2103      	movs	r1, #3
 80123ee:	48b7      	ldr	r0, [pc, #732]	; (80126cc <_dtoa_r+0x60c>)
 80123f0:	2a00      	cmp	r2, #0
 80123f2:	d17b      	bne.n	80124ec <_dtoa_r+0x42c>
 80123f4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80123f8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80123fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012400:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012402:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012406:	2a00      	cmp	r2, #0
 8012408:	f000 80a0 	beq.w	801254c <_dtoa_r+0x48c>
 801240c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012410:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012418:	f140 8098 	bpl.w	801254c <_dtoa_r+0x48c>
 801241c:	f1b9 0f00 	cmp.w	r9, #0
 8012420:	f000 8094 	beq.w	801254c <_dtoa_r+0x48c>
 8012424:	f1ba 0f00 	cmp.w	sl, #0
 8012428:	dd2f      	ble.n	801248a <_dtoa_r+0x3ca>
 801242a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801242e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012432:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012436:	f10b 32ff 	add.w	r2, fp, #4294967295
 801243a:	3101      	adds	r1, #1
 801243c:	4654      	mov	r4, sl
 801243e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012442:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8012446:	ee07 1a90 	vmov	s15, r1
 801244a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801244e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012452:	ee15 7a90 	vmov	r7, s11
 8012456:	ec51 0b15 	vmov	r0, r1, d5
 801245a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801245e:	2c00      	cmp	r4, #0
 8012460:	d177      	bne.n	8012552 <_dtoa_r+0x492>
 8012462:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8012466:	ee36 6b47 	vsub.f64	d6, d6, d7
 801246a:	ec41 0b17 	vmov	d7, r0, r1
 801246e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012476:	f300 826a 	bgt.w	801294e <_dtoa_r+0x88e>
 801247a:	eeb1 7b47 	vneg.f64	d7, d7
 801247e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012486:	f100 8260 	bmi.w	801294a <_dtoa_r+0x88a>
 801248a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801248e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012490:	2a00      	cmp	r2, #0
 8012492:	f2c0 811d 	blt.w	80126d0 <_dtoa_r+0x610>
 8012496:	f1bb 0f0e 	cmp.w	fp, #14
 801249a:	f300 8119 	bgt.w	80126d0 <_dtoa_r+0x610>
 801249e:	4b8a      	ldr	r3, [pc, #552]	; (80126c8 <_dtoa_r+0x608>)
 80124a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80124a4:	ed93 6b00 	vldr	d6, [r3]
 80124a8:	9b08      	ldr	r3, [sp, #32]
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	f280 80b7 	bge.w	801261e <_dtoa_r+0x55e>
 80124b0:	f1b9 0f00 	cmp.w	r9, #0
 80124b4:	f300 80b3 	bgt.w	801261e <_dtoa_r+0x55e>
 80124b8:	f040 8246 	bne.w	8012948 <_dtoa_r+0x888>
 80124bc:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80124c0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80124c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80124c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80124cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124d0:	464c      	mov	r4, r9
 80124d2:	464f      	mov	r7, r9
 80124d4:	f280 821c 	bge.w	8012910 <_dtoa_r+0x850>
 80124d8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80124dc:	2331      	movs	r3, #49	; 0x31
 80124de:	f808 3b01 	strb.w	r3, [r8], #1
 80124e2:	f10b 0b01 	add.w	fp, fp, #1
 80124e6:	e218      	b.n	801291a <_dtoa_r+0x85a>
 80124e8:	2102      	movs	r1, #2
 80124ea:	e780      	b.n	80123ee <_dtoa_r+0x32e>
 80124ec:	07d4      	lsls	r4, r2, #31
 80124ee:	d504      	bpl.n	80124fa <_dtoa_r+0x43a>
 80124f0:	ed90 6b00 	vldr	d6, [r0]
 80124f4:	3101      	adds	r1, #1
 80124f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80124fa:	1052      	asrs	r2, r2, #1
 80124fc:	3008      	adds	r0, #8
 80124fe:	e777      	b.n	80123f0 <_dtoa_r+0x330>
 8012500:	d022      	beq.n	8012548 <_dtoa_r+0x488>
 8012502:	f1cb 0200 	rsb	r2, fp, #0
 8012506:	4970      	ldr	r1, [pc, #448]	; (80126c8 <_dtoa_r+0x608>)
 8012508:	f002 000f 	and.w	r0, r2, #15
 801250c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8012510:	ed91 7b00 	vldr	d7, [r1]
 8012514:	ee28 7b07 	vmul.f64	d7, d8, d7
 8012518:	ed8d 7b02 	vstr	d7, [sp, #8]
 801251c:	486b      	ldr	r0, [pc, #428]	; (80126cc <_dtoa_r+0x60c>)
 801251e:	1112      	asrs	r2, r2, #4
 8012520:	2400      	movs	r4, #0
 8012522:	2102      	movs	r1, #2
 8012524:	b92a      	cbnz	r2, 8012532 <_dtoa_r+0x472>
 8012526:	2c00      	cmp	r4, #0
 8012528:	f43f af6a 	beq.w	8012400 <_dtoa_r+0x340>
 801252c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012530:	e766      	b.n	8012400 <_dtoa_r+0x340>
 8012532:	07d7      	lsls	r7, r2, #31
 8012534:	d505      	bpl.n	8012542 <_dtoa_r+0x482>
 8012536:	ed90 6b00 	vldr	d6, [r0]
 801253a:	3101      	adds	r1, #1
 801253c:	2401      	movs	r4, #1
 801253e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012542:	1052      	asrs	r2, r2, #1
 8012544:	3008      	adds	r0, #8
 8012546:	e7ed      	b.n	8012524 <_dtoa_r+0x464>
 8012548:	2102      	movs	r1, #2
 801254a:	e759      	b.n	8012400 <_dtoa_r+0x340>
 801254c:	465a      	mov	r2, fp
 801254e:	464c      	mov	r4, r9
 8012550:	e775      	b.n	801243e <_dtoa_r+0x37e>
 8012552:	ec41 0b17 	vmov	d7, r0, r1
 8012556:	495c      	ldr	r1, [pc, #368]	; (80126c8 <_dtoa_r+0x608>)
 8012558:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801255c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8012560:	9901      	ldr	r1, [sp, #4]
 8012562:	440c      	add	r4, r1
 8012564:	9907      	ldr	r1, [sp, #28]
 8012566:	b351      	cbz	r1, 80125be <_dtoa_r+0x4fe>
 8012568:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801256c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012570:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012574:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8012578:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801257c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012580:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012584:	ee14 1a90 	vmov	r1, s9
 8012588:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801258c:	3130      	adds	r1, #48	; 0x30
 801258e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8012592:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801259a:	f808 1b01 	strb.w	r1, [r8], #1
 801259e:	d439      	bmi.n	8012614 <_dtoa_r+0x554>
 80125a0:	ee32 5b46 	vsub.f64	d5, d2, d6
 80125a4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80125a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125ac:	d472      	bmi.n	8012694 <_dtoa_r+0x5d4>
 80125ae:	45a0      	cmp	r8, r4
 80125b0:	f43f af6b 	beq.w	801248a <_dtoa_r+0x3ca>
 80125b4:	ee27 7b03 	vmul.f64	d7, d7, d3
 80125b8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80125bc:	e7e0      	b.n	8012580 <_dtoa_r+0x4c0>
 80125be:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80125c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80125c6:	4620      	mov	r0, r4
 80125c8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80125cc:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80125d0:	ee14 1a90 	vmov	r1, s9
 80125d4:	3130      	adds	r1, #48	; 0x30
 80125d6:	f808 1b01 	strb.w	r1, [r8], #1
 80125da:	45a0      	cmp	r8, r4
 80125dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80125e0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80125e4:	d118      	bne.n	8012618 <_dtoa_r+0x558>
 80125e6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80125ea:	ee37 4b05 	vadd.f64	d4, d7, d5
 80125ee:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80125f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125f6:	dc4d      	bgt.n	8012694 <_dtoa_r+0x5d4>
 80125f8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80125fc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8012600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012604:	f57f af41 	bpl.w	801248a <_dtoa_r+0x3ca>
 8012608:	4680      	mov	r8, r0
 801260a:	3801      	subs	r0, #1
 801260c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012610:	2b30      	cmp	r3, #48	; 0x30
 8012612:	d0f9      	beq.n	8012608 <_dtoa_r+0x548>
 8012614:	4693      	mov	fp, r2
 8012616:	e02a      	b.n	801266e <_dtoa_r+0x5ae>
 8012618:	ee26 6b03 	vmul.f64	d6, d6, d3
 801261c:	e7d6      	b.n	80125cc <_dtoa_r+0x50c>
 801261e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012622:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8012626:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801262a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801262e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012632:	ee15 3a10 	vmov	r3, s10
 8012636:	3330      	adds	r3, #48	; 0x30
 8012638:	f808 3b01 	strb.w	r3, [r8], #1
 801263c:	9b01      	ldr	r3, [sp, #4]
 801263e:	eba8 0303 	sub.w	r3, r8, r3
 8012642:	4599      	cmp	r9, r3
 8012644:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8012648:	eea3 7b46 	vfms.f64	d7, d3, d6
 801264c:	d133      	bne.n	80126b6 <_dtoa_r+0x5f6>
 801264e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012652:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801265a:	dc1a      	bgt.n	8012692 <_dtoa_r+0x5d2>
 801265c:	eeb4 7b46 	vcmp.f64	d7, d6
 8012660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012664:	d103      	bne.n	801266e <_dtoa_r+0x5ae>
 8012666:	ee15 3a10 	vmov	r3, s10
 801266a:	07d9      	lsls	r1, r3, #31
 801266c:	d411      	bmi.n	8012692 <_dtoa_r+0x5d2>
 801266e:	4629      	mov	r1, r5
 8012670:	4630      	mov	r0, r6
 8012672:	f000 fbd1 	bl	8012e18 <_Bfree>
 8012676:	2300      	movs	r3, #0
 8012678:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801267a:	f888 3000 	strb.w	r3, [r8]
 801267e:	f10b 0301 	add.w	r3, fp, #1
 8012682:	6013      	str	r3, [r2, #0]
 8012684:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012686:	2b00      	cmp	r3, #0
 8012688:	f43f ad69 	beq.w	801215e <_dtoa_r+0x9e>
 801268c:	f8c3 8000 	str.w	r8, [r3]
 8012690:	e565      	b.n	801215e <_dtoa_r+0x9e>
 8012692:	465a      	mov	r2, fp
 8012694:	4643      	mov	r3, r8
 8012696:	4698      	mov	r8, r3
 8012698:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801269c:	2939      	cmp	r1, #57	; 0x39
 801269e:	d106      	bne.n	80126ae <_dtoa_r+0x5ee>
 80126a0:	9901      	ldr	r1, [sp, #4]
 80126a2:	4299      	cmp	r1, r3
 80126a4:	d1f7      	bne.n	8012696 <_dtoa_r+0x5d6>
 80126a6:	9801      	ldr	r0, [sp, #4]
 80126a8:	2130      	movs	r1, #48	; 0x30
 80126aa:	3201      	adds	r2, #1
 80126ac:	7001      	strb	r1, [r0, #0]
 80126ae:	7819      	ldrb	r1, [r3, #0]
 80126b0:	3101      	adds	r1, #1
 80126b2:	7019      	strb	r1, [r3, #0]
 80126b4:	e7ae      	b.n	8012614 <_dtoa_r+0x554>
 80126b6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80126ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80126be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126c2:	d1b2      	bne.n	801262a <_dtoa_r+0x56a>
 80126c4:	e7d3      	b.n	801266e <_dtoa_r+0x5ae>
 80126c6:	bf00      	nop
 80126c8:	08018768 	.word	0x08018768
 80126cc:	08018740 	.word	0x08018740
 80126d0:	9907      	ldr	r1, [sp, #28]
 80126d2:	2900      	cmp	r1, #0
 80126d4:	f000 80d0 	beq.w	8012878 <_dtoa_r+0x7b8>
 80126d8:	9906      	ldr	r1, [sp, #24]
 80126da:	2901      	cmp	r1, #1
 80126dc:	f300 80b4 	bgt.w	8012848 <_dtoa_r+0x788>
 80126e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80126e2:	2900      	cmp	r1, #0
 80126e4:	f000 80ac 	beq.w	8012840 <_dtoa_r+0x780>
 80126e8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80126ec:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80126f0:	461c      	mov	r4, r3
 80126f2:	9309      	str	r3, [sp, #36]	; 0x24
 80126f4:	9b04      	ldr	r3, [sp, #16]
 80126f6:	4413      	add	r3, r2
 80126f8:	9304      	str	r3, [sp, #16]
 80126fa:	9b05      	ldr	r3, [sp, #20]
 80126fc:	2101      	movs	r1, #1
 80126fe:	4413      	add	r3, r2
 8012700:	4630      	mov	r0, r6
 8012702:	9305      	str	r3, [sp, #20]
 8012704:	f000 fc3e 	bl	8012f84 <__i2b>
 8012708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801270a:	4607      	mov	r7, r0
 801270c:	f1b8 0f00 	cmp.w	r8, #0
 8012710:	d00d      	beq.n	801272e <_dtoa_r+0x66e>
 8012712:	9a05      	ldr	r2, [sp, #20]
 8012714:	2a00      	cmp	r2, #0
 8012716:	dd0a      	ble.n	801272e <_dtoa_r+0x66e>
 8012718:	4542      	cmp	r2, r8
 801271a:	9904      	ldr	r1, [sp, #16]
 801271c:	bfa8      	it	ge
 801271e:	4642      	movge	r2, r8
 8012720:	1a89      	subs	r1, r1, r2
 8012722:	9104      	str	r1, [sp, #16]
 8012724:	9905      	ldr	r1, [sp, #20]
 8012726:	eba8 0802 	sub.w	r8, r8, r2
 801272a:	1a8a      	subs	r2, r1, r2
 801272c:	9205      	str	r2, [sp, #20]
 801272e:	b303      	cbz	r3, 8012772 <_dtoa_r+0x6b2>
 8012730:	9a07      	ldr	r2, [sp, #28]
 8012732:	2a00      	cmp	r2, #0
 8012734:	f000 80a5 	beq.w	8012882 <_dtoa_r+0x7c2>
 8012738:	2c00      	cmp	r4, #0
 801273a:	dd13      	ble.n	8012764 <_dtoa_r+0x6a4>
 801273c:	4639      	mov	r1, r7
 801273e:	4622      	mov	r2, r4
 8012740:	4630      	mov	r0, r6
 8012742:	930d      	str	r3, [sp, #52]	; 0x34
 8012744:	f000 fcde 	bl	8013104 <__pow5mult>
 8012748:	462a      	mov	r2, r5
 801274a:	4601      	mov	r1, r0
 801274c:	4607      	mov	r7, r0
 801274e:	4630      	mov	r0, r6
 8012750:	f000 fc2e 	bl	8012fb0 <__multiply>
 8012754:	4629      	mov	r1, r5
 8012756:	9009      	str	r0, [sp, #36]	; 0x24
 8012758:	4630      	mov	r0, r6
 801275a:	f000 fb5d 	bl	8012e18 <_Bfree>
 801275e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012760:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012762:	4615      	mov	r5, r2
 8012764:	1b1a      	subs	r2, r3, r4
 8012766:	d004      	beq.n	8012772 <_dtoa_r+0x6b2>
 8012768:	4629      	mov	r1, r5
 801276a:	4630      	mov	r0, r6
 801276c:	f000 fcca 	bl	8013104 <__pow5mult>
 8012770:	4605      	mov	r5, r0
 8012772:	2101      	movs	r1, #1
 8012774:	4630      	mov	r0, r6
 8012776:	f000 fc05 	bl	8012f84 <__i2b>
 801277a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801277c:	2b00      	cmp	r3, #0
 801277e:	4604      	mov	r4, r0
 8012780:	f340 8081 	ble.w	8012886 <_dtoa_r+0x7c6>
 8012784:	461a      	mov	r2, r3
 8012786:	4601      	mov	r1, r0
 8012788:	4630      	mov	r0, r6
 801278a:	f000 fcbb 	bl	8013104 <__pow5mult>
 801278e:	9b06      	ldr	r3, [sp, #24]
 8012790:	2b01      	cmp	r3, #1
 8012792:	4604      	mov	r4, r0
 8012794:	dd7a      	ble.n	801288c <_dtoa_r+0x7cc>
 8012796:	2300      	movs	r3, #0
 8012798:	9309      	str	r3, [sp, #36]	; 0x24
 801279a:	6922      	ldr	r2, [r4, #16]
 801279c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80127a0:	6910      	ldr	r0, [r2, #16]
 80127a2:	f000 fba1 	bl	8012ee8 <__hi0bits>
 80127a6:	f1c0 0020 	rsb	r0, r0, #32
 80127aa:	9b05      	ldr	r3, [sp, #20]
 80127ac:	4418      	add	r0, r3
 80127ae:	f010 001f 	ands.w	r0, r0, #31
 80127b2:	f000 8093 	beq.w	80128dc <_dtoa_r+0x81c>
 80127b6:	f1c0 0220 	rsb	r2, r0, #32
 80127ba:	2a04      	cmp	r2, #4
 80127bc:	f340 8085 	ble.w	80128ca <_dtoa_r+0x80a>
 80127c0:	9b04      	ldr	r3, [sp, #16]
 80127c2:	f1c0 001c 	rsb	r0, r0, #28
 80127c6:	4403      	add	r3, r0
 80127c8:	9304      	str	r3, [sp, #16]
 80127ca:	9b05      	ldr	r3, [sp, #20]
 80127cc:	4480      	add	r8, r0
 80127ce:	4403      	add	r3, r0
 80127d0:	9305      	str	r3, [sp, #20]
 80127d2:	9b04      	ldr	r3, [sp, #16]
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	dd05      	ble.n	80127e4 <_dtoa_r+0x724>
 80127d8:	4629      	mov	r1, r5
 80127da:	461a      	mov	r2, r3
 80127dc:	4630      	mov	r0, r6
 80127de:	f000 fceb 	bl	80131b8 <__lshift>
 80127e2:	4605      	mov	r5, r0
 80127e4:	9b05      	ldr	r3, [sp, #20]
 80127e6:	2b00      	cmp	r3, #0
 80127e8:	dd05      	ble.n	80127f6 <_dtoa_r+0x736>
 80127ea:	4621      	mov	r1, r4
 80127ec:	461a      	mov	r2, r3
 80127ee:	4630      	mov	r0, r6
 80127f0:	f000 fce2 	bl	80131b8 <__lshift>
 80127f4:	4604      	mov	r4, r0
 80127f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d071      	beq.n	80128e0 <_dtoa_r+0x820>
 80127fc:	4621      	mov	r1, r4
 80127fe:	4628      	mov	r0, r5
 8012800:	f000 fd46 	bl	8013290 <__mcmp>
 8012804:	2800      	cmp	r0, #0
 8012806:	da6b      	bge.n	80128e0 <_dtoa_r+0x820>
 8012808:	2300      	movs	r3, #0
 801280a:	4629      	mov	r1, r5
 801280c:	220a      	movs	r2, #10
 801280e:	4630      	mov	r0, r6
 8012810:	f000 fb24 	bl	8012e5c <__multadd>
 8012814:	9b07      	ldr	r3, [sp, #28]
 8012816:	f10b 3bff 	add.w	fp, fp, #4294967295
 801281a:	4605      	mov	r5, r0
 801281c:	2b00      	cmp	r3, #0
 801281e:	f000 8197 	beq.w	8012b50 <_dtoa_r+0xa90>
 8012822:	4639      	mov	r1, r7
 8012824:	2300      	movs	r3, #0
 8012826:	220a      	movs	r2, #10
 8012828:	4630      	mov	r0, r6
 801282a:	f000 fb17 	bl	8012e5c <__multadd>
 801282e:	f1ba 0f00 	cmp.w	sl, #0
 8012832:	4607      	mov	r7, r0
 8012834:	f300 8093 	bgt.w	801295e <_dtoa_r+0x89e>
 8012838:	9b06      	ldr	r3, [sp, #24]
 801283a:	2b02      	cmp	r3, #2
 801283c:	dc57      	bgt.n	80128ee <_dtoa_r+0x82e>
 801283e:	e08e      	b.n	801295e <_dtoa_r+0x89e>
 8012840:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012842:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012846:	e751      	b.n	80126ec <_dtoa_r+0x62c>
 8012848:	f109 34ff 	add.w	r4, r9, #4294967295
 801284c:	42a3      	cmp	r3, r4
 801284e:	bfbf      	itttt	lt
 8012850:	1ae2      	sublt	r2, r4, r3
 8012852:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8012854:	189b      	addlt	r3, r3, r2
 8012856:	930a      	strlt	r3, [sp, #40]	; 0x28
 8012858:	bfae      	itee	ge
 801285a:	1b1c      	subge	r4, r3, r4
 801285c:	4623      	movlt	r3, r4
 801285e:	2400      	movlt	r4, #0
 8012860:	f1b9 0f00 	cmp.w	r9, #0
 8012864:	bfb5      	itete	lt
 8012866:	9a04      	ldrlt	r2, [sp, #16]
 8012868:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801286c:	eba2 0809 	sublt.w	r8, r2, r9
 8012870:	464a      	movge	r2, r9
 8012872:	bfb8      	it	lt
 8012874:	2200      	movlt	r2, #0
 8012876:	e73c      	b.n	80126f2 <_dtoa_r+0x632>
 8012878:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801287c:	9f07      	ldr	r7, [sp, #28]
 801287e:	461c      	mov	r4, r3
 8012880:	e744      	b.n	801270c <_dtoa_r+0x64c>
 8012882:	461a      	mov	r2, r3
 8012884:	e770      	b.n	8012768 <_dtoa_r+0x6a8>
 8012886:	9b06      	ldr	r3, [sp, #24]
 8012888:	2b01      	cmp	r3, #1
 801288a:	dc18      	bgt.n	80128be <_dtoa_r+0x7fe>
 801288c:	9b02      	ldr	r3, [sp, #8]
 801288e:	b9b3      	cbnz	r3, 80128be <_dtoa_r+0x7fe>
 8012890:	9b03      	ldr	r3, [sp, #12]
 8012892:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8012896:	b9a2      	cbnz	r2, 80128c2 <_dtoa_r+0x802>
 8012898:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801289c:	0d12      	lsrs	r2, r2, #20
 801289e:	0512      	lsls	r2, r2, #20
 80128a0:	b18a      	cbz	r2, 80128c6 <_dtoa_r+0x806>
 80128a2:	9b04      	ldr	r3, [sp, #16]
 80128a4:	3301      	adds	r3, #1
 80128a6:	9304      	str	r3, [sp, #16]
 80128a8:	9b05      	ldr	r3, [sp, #20]
 80128aa:	3301      	adds	r3, #1
 80128ac:	9305      	str	r3, [sp, #20]
 80128ae:	2301      	movs	r3, #1
 80128b0:	9309      	str	r3, [sp, #36]	; 0x24
 80128b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	f47f af70 	bne.w	801279a <_dtoa_r+0x6da>
 80128ba:	2001      	movs	r0, #1
 80128bc:	e775      	b.n	80127aa <_dtoa_r+0x6ea>
 80128be:	2300      	movs	r3, #0
 80128c0:	e7f6      	b.n	80128b0 <_dtoa_r+0x7f0>
 80128c2:	9b02      	ldr	r3, [sp, #8]
 80128c4:	e7f4      	b.n	80128b0 <_dtoa_r+0x7f0>
 80128c6:	9209      	str	r2, [sp, #36]	; 0x24
 80128c8:	e7f3      	b.n	80128b2 <_dtoa_r+0x7f2>
 80128ca:	d082      	beq.n	80127d2 <_dtoa_r+0x712>
 80128cc:	9b04      	ldr	r3, [sp, #16]
 80128ce:	321c      	adds	r2, #28
 80128d0:	4413      	add	r3, r2
 80128d2:	9304      	str	r3, [sp, #16]
 80128d4:	9b05      	ldr	r3, [sp, #20]
 80128d6:	4490      	add	r8, r2
 80128d8:	4413      	add	r3, r2
 80128da:	e779      	b.n	80127d0 <_dtoa_r+0x710>
 80128dc:	4602      	mov	r2, r0
 80128de:	e7f5      	b.n	80128cc <_dtoa_r+0x80c>
 80128e0:	f1b9 0f00 	cmp.w	r9, #0
 80128e4:	dc36      	bgt.n	8012954 <_dtoa_r+0x894>
 80128e6:	9b06      	ldr	r3, [sp, #24]
 80128e8:	2b02      	cmp	r3, #2
 80128ea:	dd33      	ble.n	8012954 <_dtoa_r+0x894>
 80128ec:	46ca      	mov	sl, r9
 80128ee:	f1ba 0f00 	cmp.w	sl, #0
 80128f2:	d10d      	bne.n	8012910 <_dtoa_r+0x850>
 80128f4:	4621      	mov	r1, r4
 80128f6:	4653      	mov	r3, sl
 80128f8:	2205      	movs	r2, #5
 80128fa:	4630      	mov	r0, r6
 80128fc:	f000 faae 	bl	8012e5c <__multadd>
 8012900:	4601      	mov	r1, r0
 8012902:	4604      	mov	r4, r0
 8012904:	4628      	mov	r0, r5
 8012906:	f000 fcc3 	bl	8013290 <__mcmp>
 801290a:	2800      	cmp	r0, #0
 801290c:	f73f ade4 	bgt.w	80124d8 <_dtoa_r+0x418>
 8012910:	9b08      	ldr	r3, [sp, #32]
 8012912:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012916:	ea6f 0b03 	mvn.w	fp, r3
 801291a:	f04f 0900 	mov.w	r9, #0
 801291e:	4621      	mov	r1, r4
 8012920:	4630      	mov	r0, r6
 8012922:	f000 fa79 	bl	8012e18 <_Bfree>
 8012926:	2f00      	cmp	r7, #0
 8012928:	f43f aea1 	beq.w	801266e <_dtoa_r+0x5ae>
 801292c:	f1b9 0f00 	cmp.w	r9, #0
 8012930:	d005      	beq.n	801293e <_dtoa_r+0x87e>
 8012932:	45b9      	cmp	r9, r7
 8012934:	d003      	beq.n	801293e <_dtoa_r+0x87e>
 8012936:	4649      	mov	r1, r9
 8012938:	4630      	mov	r0, r6
 801293a:	f000 fa6d 	bl	8012e18 <_Bfree>
 801293e:	4639      	mov	r1, r7
 8012940:	4630      	mov	r0, r6
 8012942:	f000 fa69 	bl	8012e18 <_Bfree>
 8012946:	e692      	b.n	801266e <_dtoa_r+0x5ae>
 8012948:	2400      	movs	r4, #0
 801294a:	4627      	mov	r7, r4
 801294c:	e7e0      	b.n	8012910 <_dtoa_r+0x850>
 801294e:	4693      	mov	fp, r2
 8012950:	4627      	mov	r7, r4
 8012952:	e5c1      	b.n	80124d8 <_dtoa_r+0x418>
 8012954:	9b07      	ldr	r3, [sp, #28]
 8012956:	46ca      	mov	sl, r9
 8012958:	2b00      	cmp	r3, #0
 801295a:	f000 8100 	beq.w	8012b5e <_dtoa_r+0xa9e>
 801295e:	f1b8 0f00 	cmp.w	r8, #0
 8012962:	dd05      	ble.n	8012970 <_dtoa_r+0x8b0>
 8012964:	4639      	mov	r1, r7
 8012966:	4642      	mov	r2, r8
 8012968:	4630      	mov	r0, r6
 801296a:	f000 fc25 	bl	80131b8 <__lshift>
 801296e:	4607      	mov	r7, r0
 8012970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012972:	2b00      	cmp	r3, #0
 8012974:	d05d      	beq.n	8012a32 <_dtoa_r+0x972>
 8012976:	6879      	ldr	r1, [r7, #4]
 8012978:	4630      	mov	r0, r6
 801297a:	f000 fa0d 	bl	8012d98 <_Balloc>
 801297e:	4680      	mov	r8, r0
 8012980:	b928      	cbnz	r0, 801298e <_dtoa_r+0x8ce>
 8012982:	4b82      	ldr	r3, [pc, #520]	; (8012b8c <_dtoa_r+0xacc>)
 8012984:	4602      	mov	r2, r0
 8012986:	f240 21ef 	movw	r1, #751	; 0x2ef
 801298a:	f7ff bbb1 	b.w	80120f0 <_dtoa_r+0x30>
 801298e:	693a      	ldr	r2, [r7, #16]
 8012990:	3202      	adds	r2, #2
 8012992:	0092      	lsls	r2, r2, #2
 8012994:	f107 010c 	add.w	r1, r7, #12
 8012998:	300c      	adds	r0, #12
 801299a:	f7ff faf2 	bl	8011f82 <memcpy>
 801299e:	2201      	movs	r2, #1
 80129a0:	4641      	mov	r1, r8
 80129a2:	4630      	mov	r0, r6
 80129a4:	f000 fc08 	bl	80131b8 <__lshift>
 80129a8:	9b01      	ldr	r3, [sp, #4]
 80129aa:	3301      	adds	r3, #1
 80129ac:	9304      	str	r3, [sp, #16]
 80129ae:	9b01      	ldr	r3, [sp, #4]
 80129b0:	4453      	add	r3, sl
 80129b2:	9308      	str	r3, [sp, #32]
 80129b4:	9b02      	ldr	r3, [sp, #8]
 80129b6:	f003 0301 	and.w	r3, r3, #1
 80129ba:	46b9      	mov	r9, r7
 80129bc:	9307      	str	r3, [sp, #28]
 80129be:	4607      	mov	r7, r0
 80129c0:	9b04      	ldr	r3, [sp, #16]
 80129c2:	4621      	mov	r1, r4
 80129c4:	3b01      	subs	r3, #1
 80129c6:	4628      	mov	r0, r5
 80129c8:	9302      	str	r3, [sp, #8]
 80129ca:	f7ff faef 	bl	8011fac <quorem>
 80129ce:	4603      	mov	r3, r0
 80129d0:	3330      	adds	r3, #48	; 0x30
 80129d2:	9005      	str	r0, [sp, #20]
 80129d4:	4649      	mov	r1, r9
 80129d6:	4628      	mov	r0, r5
 80129d8:	9309      	str	r3, [sp, #36]	; 0x24
 80129da:	f000 fc59 	bl	8013290 <__mcmp>
 80129de:	463a      	mov	r2, r7
 80129e0:	4682      	mov	sl, r0
 80129e2:	4621      	mov	r1, r4
 80129e4:	4630      	mov	r0, r6
 80129e6:	f000 fc6f 	bl	80132c8 <__mdiff>
 80129ea:	68c2      	ldr	r2, [r0, #12]
 80129ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129ee:	4680      	mov	r8, r0
 80129f0:	bb0a      	cbnz	r2, 8012a36 <_dtoa_r+0x976>
 80129f2:	4601      	mov	r1, r0
 80129f4:	4628      	mov	r0, r5
 80129f6:	f000 fc4b 	bl	8013290 <__mcmp>
 80129fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80129fc:	4602      	mov	r2, r0
 80129fe:	4641      	mov	r1, r8
 8012a00:	4630      	mov	r0, r6
 8012a02:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8012a06:	f000 fa07 	bl	8012e18 <_Bfree>
 8012a0a:	9b06      	ldr	r3, [sp, #24]
 8012a0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a0e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8012a12:	ea43 0102 	orr.w	r1, r3, r2
 8012a16:	9b07      	ldr	r3, [sp, #28]
 8012a18:	4319      	orrs	r1, r3
 8012a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a1c:	d10d      	bne.n	8012a3a <_dtoa_r+0x97a>
 8012a1e:	2b39      	cmp	r3, #57	; 0x39
 8012a20:	d029      	beq.n	8012a76 <_dtoa_r+0x9b6>
 8012a22:	f1ba 0f00 	cmp.w	sl, #0
 8012a26:	dd01      	ble.n	8012a2c <_dtoa_r+0x96c>
 8012a28:	9b05      	ldr	r3, [sp, #20]
 8012a2a:	3331      	adds	r3, #49	; 0x31
 8012a2c:	9a02      	ldr	r2, [sp, #8]
 8012a2e:	7013      	strb	r3, [r2, #0]
 8012a30:	e775      	b.n	801291e <_dtoa_r+0x85e>
 8012a32:	4638      	mov	r0, r7
 8012a34:	e7b8      	b.n	80129a8 <_dtoa_r+0x8e8>
 8012a36:	2201      	movs	r2, #1
 8012a38:	e7e1      	b.n	80129fe <_dtoa_r+0x93e>
 8012a3a:	f1ba 0f00 	cmp.w	sl, #0
 8012a3e:	db06      	blt.n	8012a4e <_dtoa_r+0x98e>
 8012a40:	9906      	ldr	r1, [sp, #24]
 8012a42:	ea41 0a0a 	orr.w	sl, r1, sl
 8012a46:	9907      	ldr	r1, [sp, #28]
 8012a48:	ea5a 0a01 	orrs.w	sl, sl, r1
 8012a4c:	d120      	bne.n	8012a90 <_dtoa_r+0x9d0>
 8012a4e:	2a00      	cmp	r2, #0
 8012a50:	ddec      	ble.n	8012a2c <_dtoa_r+0x96c>
 8012a52:	4629      	mov	r1, r5
 8012a54:	2201      	movs	r2, #1
 8012a56:	4630      	mov	r0, r6
 8012a58:	9304      	str	r3, [sp, #16]
 8012a5a:	f000 fbad 	bl	80131b8 <__lshift>
 8012a5e:	4621      	mov	r1, r4
 8012a60:	4605      	mov	r5, r0
 8012a62:	f000 fc15 	bl	8013290 <__mcmp>
 8012a66:	2800      	cmp	r0, #0
 8012a68:	9b04      	ldr	r3, [sp, #16]
 8012a6a:	dc02      	bgt.n	8012a72 <_dtoa_r+0x9b2>
 8012a6c:	d1de      	bne.n	8012a2c <_dtoa_r+0x96c>
 8012a6e:	07da      	lsls	r2, r3, #31
 8012a70:	d5dc      	bpl.n	8012a2c <_dtoa_r+0x96c>
 8012a72:	2b39      	cmp	r3, #57	; 0x39
 8012a74:	d1d8      	bne.n	8012a28 <_dtoa_r+0x968>
 8012a76:	9a02      	ldr	r2, [sp, #8]
 8012a78:	2339      	movs	r3, #57	; 0x39
 8012a7a:	7013      	strb	r3, [r2, #0]
 8012a7c:	4643      	mov	r3, r8
 8012a7e:	4698      	mov	r8, r3
 8012a80:	3b01      	subs	r3, #1
 8012a82:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8012a86:	2a39      	cmp	r2, #57	; 0x39
 8012a88:	d051      	beq.n	8012b2e <_dtoa_r+0xa6e>
 8012a8a:	3201      	adds	r2, #1
 8012a8c:	701a      	strb	r2, [r3, #0]
 8012a8e:	e746      	b.n	801291e <_dtoa_r+0x85e>
 8012a90:	2a00      	cmp	r2, #0
 8012a92:	dd03      	ble.n	8012a9c <_dtoa_r+0x9dc>
 8012a94:	2b39      	cmp	r3, #57	; 0x39
 8012a96:	d0ee      	beq.n	8012a76 <_dtoa_r+0x9b6>
 8012a98:	3301      	adds	r3, #1
 8012a9a:	e7c7      	b.n	8012a2c <_dtoa_r+0x96c>
 8012a9c:	9a04      	ldr	r2, [sp, #16]
 8012a9e:	9908      	ldr	r1, [sp, #32]
 8012aa0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012aa4:	428a      	cmp	r2, r1
 8012aa6:	d02b      	beq.n	8012b00 <_dtoa_r+0xa40>
 8012aa8:	4629      	mov	r1, r5
 8012aaa:	2300      	movs	r3, #0
 8012aac:	220a      	movs	r2, #10
 8012aae:	4630      	mov	r0, r6
 8012ab0:	f000 f9d4 	bl	8012e5c <__multadd>
 8012ab4:	45b9      	cmp	r9, r7
 8012ab6:	4605      	mov	r5, r0
 8012ab8:	f04f 0300 	mov.w	r3, #0
 8012abc:	f04f 020a 	mov.w	r2, #10
 8012ac0:	4649      	mov	r1, r9
 8012ac2:	4630      	mov	r0, r6
 8012ac4:	d107      	bne.n	8012ad6 <_dtoa_r+0xa16>
 8012ac6:	f000 f9c9 	bl	8012e5c <__multadd>
 8012aca:	4681      	mov	r9, r0
 8012acc:	4607      	mov	r7, r0
 8012ace:	9b04      	ldr	r3, [sp, #16]
 8012ad0:	3301      	adds	r3, #1
 8012ad2:	9304      	str	r3, [sp, #16]
 8012ad4:	e774      	b.n	80129c0 <_dtoa_r+0x900>
 8012ad6:	f000 f9c1 	bl	8012e5c <__multadd>
 8012ada:	4639      	mov	r1, r7
 8012adc:	4681      	mov	r9, r0
 8012ade:	2300      	movs	r3, #0
 8012ae0:	220a      	movs	r2, #10
 8012ae2:	4630      	mov	r0, r6
 8012ae4:	f000 f9ba 	bl	8012e5c <__multadd>
 8012ae8:	4607      	mov	r7, r0
 8012aea:	e7f0      	b.n	8012ace <_dtoa_r+0xa0e>
 8012aec:	f1ba 0f00 	cmp.w	sl, #0
 8012af0:	9a01      	ldr	r2, [sp, #4]
 8012af2:	bfcc      	ite	gt
 8012af4:	46d0      	movgt	r8, sl
 8012af6:	f04f 0801 	movle.w	r8, #1
 8012afa:	4490      	add	r8, r2
 8012afc:	f04f 0900 	mov.w	r9, #0
 8012b00:	4629      	mov	r1, r5
 8012b02:	2201      	movs	r2, #1
 8012b04:	4630      	mov	r0, r6
 8012b06:	9302      	str	r3, [sp, #8]
 8012b08:	f000 fb56 	bl	80131b8 <__lshift>
 8012b0c:	4621      	mov	r1, r4
 8012b0e:	4605      	mov	r5, r0
 8012b10:	f000 fbbe 	bl	8013290 <__mcmp>
 8012b14:	2800      	cmp	r0, #0
 8012b16:	dcb1      	bgt.n	8012a7c <_dtoa_r+0x9bc>
 8012b18:	d102      	bne.n	8012b20 <_dtoa_r+0xa60>
 8012b1a:	9b02      	ldr	r3, [sp, #8]
 8012b1c:	07db      	lsls	r3, r3, #31
 8012b1e:	d4ad      	bmi.n	8012a7c <_dtoa_r+0x9bc>
 8012b20:	4643      	mov	r3, r8
 8012b22:	4698      	mov	r8, r3
 8012b24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b28:	2a30      	cmp	r2, #48	; 0x30
 8012b2a:	d0fa      	beq.n	8012b22 <_dtoa_r+0xa62>
 8012b2c:	e6f7      	b.n	801291e <_dtoa_r+0x85e>
 8012b2e:	9a01      	ldr	r2, [sp, #4]
 8012b30:	429a      	cmp	r2, r3
 8012b32:	d1a4      	bne.n	8012a7e <_dtoa_r+0x9be>
 8012b34:	f10b 0b01 	add.w	fp, fp, #1
 8012b38:	2331      	movs	r3, #49	; 0x31
 8012b3a:	e778      	b.n	8012a2e <_dtoa_r+0x96e>
 8012b3c:	4b14      	ldr	r3, [pc, #80]	; (8012b90 <_dtoa_r+0xad0>)
 8012b3e:	f7ff bb2a 	b.w	8012196 <_dtoa_r+0xd6>
 8012b42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	f47f ab05 	bne.w	8012154 <_dtoa_r+0x94>
 8012b4a:	4b12      	ldr	r3, [pc, #72]	; (8012b94 <_dtoa_r+0xad4>)
 8012b4c:	f7ff bb23 	b.w	8012196 <_dtoa_r+0xd6>
 8012b50:	f1ba 0f00 	cmp.w	sl, #0
 8012b54:	dc03      	bgt.n	8012b5e <_dtoa_r+0xa9e>
 8012b56:	9b06      	ldr	r3, [sp, #24]
 8012b58:	2b02      	cmp	r3, #2
 8012b5a:	f73f aec8 	bgt.w	80128ee <_dtoa_r+0x82e>
 8012b5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012b62:	4621      	mov	r1, r4
 8012b64:	4628      	mov	r0, r5
 8012b66:	f7ff fa21 	bl	8011fac <quorem>
 8012b6a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012b6e:	f808 3b01 	strb.w	r3, [r8], #1
 8012b72:	9a01      	ldr	r2, [sp, #4]
 8012b74:	eba8 0202 	sub.w	r2, r8, r2
 8012b78:	4592      	cmp	sl, r2
 8012b7a:	ddb7      	ble.n	8012aec <_dtoa_r+0xa2c>
 8012b7c:	4629      	mov	r1, r5
 8012b7e:	2300      	movs	r3, #0
 8012b80:	220a      	movs	r2, #10
 8012b82:	4630      	mov	r0, r6
 8012b84:	f000 f96a 	bl	8012e5c <__multadd>
 8012b88:	4605      	mov	r5, r0
 8012b8a:	e7ea      	b.n	8012b62 <_dtoa_r+0xaa2>
 8012b8c:	080186d3 	.word	0x080186d3
 8012b90:	080185f0 	.word	0x080185f0
 8012b94:	0801866e 	.word	0x0801866e

08012b98 <_free_r>:
 8012b98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012b9a:	2900      	cmp	r1, #0
 8012b9c:	d044      	beq.n	8012c28 <_free_r+0x90>
 8012b9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012ba2:	9001      	str	r0, [sp, #4]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	f1a1 0404 	sub.w	r4, r1, #4
 8012baa:	bfb8      	it	lt
 8012bac:	18e4      	addlt	r4, r4, r3
 8012bae:	f000 f8e7 	bl	8012d80 <__malloc_lock>
 8012bb2:	4a1e      	ldr	r2, [pc, #120]	; (8012c2c <_free_r+0x94>)
 8012bb4:	9801      	ldr	r0, [sp, #4]
 8012bb6:	6813      	ldr	r3, [r2, #0]
 8012bb8:	b933      	cbnz	r3, 8012bc8 <_free_r+0x30>
 8012bba:	6063      	str	r3, [r4, #4]
 8012bbc:	6014      	str	r4, [r2, #0]
 8012bbe:	b003      	add	sp, #12
 8012bc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012bc4:	f000 b8e2 	b.w	8012d8c <__malloc_unlock>
 8012bc8:	42a3      	cmp	r3, r4
 8012bca:	d908      	bls.n	8012bde <_free_r+0x46>
 8012bcc:	6825      	ldr	r5, [r4, #0]
 8012bce:	1961      	adds	r1, r4, r5
 8012bd0:	428b      	cmp	r3, r1
 8012bd2:	bf01      	itttt	eq
 8012bd4:	6819      	ldreq	r1, [r3, #0]
 8012bd6:	685b      	ldreq	r3, [r3, #4]
 8012bd8:	1949      	addeq	r1, r1, r5
 8012bda:	6021      	streq	r1, [r4, #0]
 8012bdc:	e7ed      	b.n	8012bba <_free_r+0x22>
 8012bde:	461a      	mov	r2, r3
 8012be0:	685b      	ldr	r3, [r3, #4]
 8012be2:	b10b      	cbz	r3, 8012be8 <_free_r+0x50>
 8012be4:	42a3      	cmp	r3, r4
 8012be6:	d9fa      	bls.n	8012bde <_free_r+0x46>
 8012be8:	6811      	ldr	r1, [r2, #0]
 8012bea:	1855      	adds	r5, r2, r1
 8012bec:	42a5      	cmp	r5, r4
 8012bee:	d10b      	bne.n	8012c08 <_free_r+0x70>
 8012bf0:	6824      	ldr	r4, [r4, #0]
 8012bf2:	4421      	add	r1, r4
 8012bf4:	1854      	adds	r4, r2, r1
 8012bf6:	42a3      	cmp	r3, r4
 8012bf8:	6011      	str	r1, [r2, #0]
 8012bfa:	d1e0      	bne.n	8012bbe <_free_r+0x26>
 8012bfc:	681c      	ldr	r4, [r3, #0]
 8012bfe:	685b      	ldr	r3, [r3, #4]
 8012c00:	6053      	str	r3, [r2, #4]
 8012c02:	440c      	add	r4, r1
 8012c04:	6014      	str	r4, [r2, #0]
 8012c06:	e7da      	b.n	8012bbe <_free_r+0x26>
 8012c08:	d902      	bls.n	8012c10 <_free_r+0x78>
 8012c0a:	230c      	movs	r3, #12
 8012c0c:	6003      	str	r3, [r0, #0]
 8012c0e:	e7d6      	b.n	8012bbe <_free_r+0x26>
 8012c10:	6825      	ldr	r5, [r4, #0]
 8012c12:	1961      	adds	r1, r4, r5
 8012c14:	428b      	cmp	r3, r1
 8012c16:	bf04      	itt	eq
 8012c18:	6819      	ldreq	r1, [r3, #0]
 8012c1a:	685b      	ldreq	r3, [r3, #4]
 8012c1c:	6063      	str	r3, [r4, #4]
 8012c1e:	bf04      	itt	eq
 8012c20:	1949      	addeq	r1, r1, r5
 8012c22:	6021      	streq	r1, [r4, #0]
 8012c24:	6054      	str	r4, [r2, #4]
 8012c26:	e7ca      	b.n	8012bbe <_free_r+0x26>
 8012c28:	b003      	add	sp, #12
 8012c2a:	bd30      	pop	{r4, r5, pc}
 8012c2c:	2400d6f8 	.word	0x2400d6f8

08012c30 <malloc>:
 8012c30:	4b02      	ldr	r3, [pc, #8]	; (8012c3c <malloc+0xc>)
 8012c32:	4601      	mov	r1, r0
 8012c34:	6818      	ldr	r0, [r3, #0]
 8012c36:	f000 b823 	b.w	8012c80 <_malloc_r>
 8012c3a:	bf00      	nop
 8012c3c:	24000470 	.word	0x24000470

08012c40 <sbrk_aligned>:
 8012c40:	b570      	push	{r4, r5, r6, lr}
 8012c42:	4e0e      	ldr	r6, [pc, #56]	; (8012c7c <sbrk_aligned+0x3c>)
 8012c44:	460c      	mov	r4, r1
 8012c46:	6831      	ldr	r1, [r6, #0]
 8012c48:	4605      	mov	r5, r0
 8012c4a:	b911      	cbnz	r1, 8012c52 <sbrk_aligned+0x12>
 8012c4c:	f001 f85e 	bl	8013d0c <_sbrk_r>
 8012c50:	6030      	str	r0, [r6, #0]
 8012c52:	4621      	mov	r1, r4
 8012c54:	4628      	mov	r0, r5
 8012c56:	f001 f859 	bl	8013d0c <_sbrk_r>
 8012c5a:	1c43      	adds	r3, r0, #1
 8012c5c:	d00a      	beq.n	8012c74 <sbrk_aligned+0x34>
 8012c5e:	1cc4      	adds	r4, r0, #3
 8012c60:	f024 0403 	bic.w	r4, r4, #3
 8012c64:	42a0      	cmp	r0, r4
 8012c66:	d007      	beq.n	8012c78 <sbrk_aligned+0x38>
 8012c68:	1a21      	subs	r1, r4, r0
 8012c6a:	4628      	mov	r0, r5
 8012c6c:	f001 f84e 	bl	8013d0c <_sbrk_r>
 8012c70:	3001      	adds	r0, #1
 8012c72:	d101      	bne.n	8012c78 <sbrk_aligned+0x38>
 8012c74:	f04f 34ff 	mov.w	r4, #4294967295
 8012c78:	4620      	mov	r0, r4
 8012c7a:	bd70      	pop	{r4, r5, r6, pc}
 8012c7c:	2400d6fc 	.word	0x2400d6fc

08012c80 <_malloc_r>:
 8012c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c84:	1ccd      	adds	r5, r1, #3
 8012c86:	f025 0503 	bic.w	r5, r5, #3
 8012c8a:	3508      	adds	r5, #8
 8012c8c:	2d0c      	cmp	r5, #12
 8012c8e:	bf38      	it	cc
 8012c90:	250c      	movcc	r5, #12
 8012c92:	2d00      	cmp	r5, #0
 8012c94:	4607      	mov	r7, r0
 8012c96:	db01      	blt.n	8012c9c <_malloc_r+0x1c>
 8012c98:	42a9      	cmp	r1, r5
 8012c9a:	d905      	bls.n	8012ca8 <_malloc_r+0x28>
 8012c9c:	230c      	movs	r3, #12
 8012c9e:	603b      	str	r3, [r7, #0]
 8012ca0:	2600      	movs	r6, #0
 8012ca2:	4630      	mov	r0, r6
 8012ca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ca8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8012d7c <_malloc_r+0xfc>
 8012cac:	f000 f868 	bl	8012d80 <__malloc_lock>
 8012cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8012cb4:	461c      	mov	r4, r3
 8012cb6:	bb5c      	cbnz	r4, 8012d10 <_malloc_r+0x90>
 8012cb8:	4629      	mov	r1, r5
 8012cba:	4638      	mov	r0, r7
 8012cbc:	f7ff ffc0 	bl	8012c40 <sbrk_aligned>
 8012cc0:	1c43      	adds	r3, r0, #1
 8012cc2:	4604      	mov	r4, r0
 8012cc4:	d155      	bne.n	8012d72 <_malloc_r+0xf2>
 8012cc6:	f8d8 4000 	ldr.w	r4, [r8]
 8012cca:	4626      	mov	r6, r4
 8012ccc:	2e00      	cmp	r6, #0
 8012cce:	d145      	bne.n	8012d5c <_malloc_r+0xdc>
 8012cd0:	2c00      	cmp	r4, #0
 8012cd2:	d048      	beq.n	8012d66 <_malloc_r+0xe6>
 8012cd4:	6823      	ldr	r3, [r4, #0]
 8012cd6:	4631      	mov	r1, r6
 8012cd8:	4638      	mov	r0, r7
 8012cda:	eb04 0903 	add.w	r9, r4, r3
 8012cde:	f001 f815 	bl	8013d0c <_sbrk_r>
 8012ce2:	4581      	cmp	r9, r0
 8012ce4:	d13f      	bne.n	8012d66 <_malloc_r+0xe6>
 8012ce6:	6821      	ldr	r1, [r4, #0]
 8012ce8:	1a6d      	subs	r5, r5, r1
 8012cea:	4629      	mov	r1, r5
 8012cec:	4638      	mov	r0, r7
 8012cee:	f7ff ffa7 	bl	8012c40 <sbrk_aligned>
 8012cf2:	3001      	adds	r0, #1
 8012cf4:	d037      	beq.n	8012d66 <_malloc_r+0xe6>
 8012cf6:	6823      	ldr	r3, [r4, #0]
 8012cf8:	442b      	add	r3, r5
 8012cfa:	6023      	str	r3, [r4, #0]
 8012cfc:	f8d8 3000 	ldr.w	r3, [r8]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d038      	beq.n	8012d76 <_malloc_r+0xf6>
 8012d04:	685a      	ldr	r2, [r3, #4]
 8012d06:	42a2      	cmp	r2, r4
 8012d08:	d12b      	bne.n	8012d62 <_malloc_r+0xe2>
 8012d0a:	2200      	movs	r2, #0
 8012d0c:	605a      	str	r2, [r3, #4]
 8012d0e:	e00f      	b.n	8012d30 <_malloc_r+0xb0>
 8012d10:	6822      	ldr	r2, [r4, #0]
 8012d12:	1b52      	subs	r2, r2, r5
 8012d14:	d41f      	bmi.n	8012d56 <_malloc_r+0xd6>
 8012d16:	2a0b      	cmp	r2, #11
 8012d18:	d917      	bls.n	8012d4a <_malloc_r+0xca>
 8012d1a:	1961      	adds	r1, r4, r5
 8012d1c:	42a3      	cmp	r3, r4
 8012d1e:	6025      	str	r5, [r4, #0]
 8012d20:	bf18      	it	ne
 8012d22:	6059      	strne	r1, [r3, #4]
 8012d24:	6863      	ldr	r3, [r4, #4]
 8012d26:	bf08      	it	eq
 8012d28:	f8c8 1000 	streq.w	r1, [r8]
 8012d2c:	5162      	str	r2, [r4, r5]
 8012d2e:	604b      	str	r3, [r1, #4]
 8012d30:	4638      	mov	r0, r7
 8012d32:	f104 060b 	add.w	r6, r4, #11
 8012d36:	f000 f829 	bl	8012d8c <__malloc_unlock>
 8012d3a:	f026 0607 	bic.w	r6, r6, #7
 8012d3e:	1d23      	adds	r3, r4, #4
 8012d40:	1af2      	subs	r2, r6, r3
 8012d42:	d0ae      	beq.n	8012ca2 <_malloc_r+0x22>
 8012d44:	1b9b      	subs	r3, r3, r6
 8012d46:	50a3      	str	r3, [r4, r2]
 8012d48:	e7ab      	b.n	8012ca2 <_malloc_r+0x22>
 8012d4a:	42a3      	cmp	r3, r4
 8012d4c:	6862      	ldr	r2, [r4, #4]
 8012d4e:	d1dd      	bne.n	8012d0c <_malloc_r+0x8c>
 8012d50:	f8c8 2000 	str.w	r2, [r8]
 8012d54:	e7ec      	b.n	8012d30 <_malloc_r+0xb0>
 8012d56:	4623      	mov	r3, r4
 8012d58:	6864      	ldr	r4, [r4, #4]
 8012d5a:	e7ac      	b.n	8012cb6 <_malloc_r+0x36>
 8012d5c:	4634      	mov	r4, r6
 8012d5e:	6876      	ldr	r6, [r6, #4]
 8012d60:	e7b4      	b.n	8012ccc <_malloc_r+0x4c>
 8012d62:	4613      	mov	r3, r2
 8012d64:	e7cc      	b.n	8012d00 <_malloc_r+0x80>
 8012d66:	230c      	movs	r3, #12
 8012d68:	603b      	str	r3, [r7, #0]
 8012d6a:	4638      	mov	r0, r7
 8012d6c:	f000 f80e 	bl	8012d8c <__malloc_unlock>
 8012d70:	e797      	b.n	8012ca2 <_malloc_r+0x22>
 8012d72:	6025      	str	r5, [r4, #0]
 8012d74:	e7dc      	b.n	8012d30 <_malloc_r+0xb0>
 8012d76:	605b      	str	r3, [r3, #4]
 8012d78:	deff      	udf	#255	; 0xff
 8012d7a:	bf00      	nop
 8012d7c:	2400d6f8 	.word	0x2400d6f8

08012d80 <__malloc_lock>:
 8012d80:	4801      	ldr	r0, [pc, #4]	; (8012d88 <__malloc_lock+0x8>)
 8012d82:	f7ff b8f4 	b.w	8011f6e <__retarget_lock_acquire_recursive>
 8012d86:	bf00      	nop
 8012d88:	2400d6f4 	.word	0x2400d6f4

08012d8c <__malloc_unlock>:
 8012d8c:	4801      	ldr	r0, [pc, #4]	; (8012d94 <__malloc_unlock+0x8>)
 8012d8e:	f7ff b8ef 	b.w	8011f70 <__retarget_lock_release_recursive>
 8012d92:	bf00      	nop
 8012d94:	2400d6f4 	.word	0x2400d6f4

08012d98 <_Balloc>:
 8012d98:	b570      	push	{r4, r5, r6, lr}
 8012d9a:	69c6      	ldr	r6, [r0, #28]
 8012d9c:	4604      	mov	r4, r0
 8012d9e:	460d      	mov	r5, r1
 8012da0:	b976      	cbnz	r6, 8012dc0 <_Balloc+0x28>
 8012da2:	2010      	movs	r0, #16
 8012da4:	f7ff ff44 	bl	8012c30 <malloc>
 8012da8:	4602      	mov	r2, r0
 8012daa:	61e0      	str	r0, [r4, #28]
 8012dac:	b920      	cbnz	r0, 8012db8 <_Balloc+0x20>
 8012dae:	4b18      	ldr	r3, [pc, #96]	; (8012e10 <_Balloc+0x78>)
 8012db0:	4818      	ldr	r0, [pc, #96]	; (8012e14 <_Balloc+0x7c>)
 8012db2:	216b      	movs	r1, #107	; 0x6b
 8012db4:	f7fe f992 	bl	80110dc <__assert_func>
 8012db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012dbc:	6006      	str	r6, [r0, #0]
 8012dbe:	60c6      	str	r6, [r0, #12]
 8012dc0:	69e6      	ldr	r6, [r4, #28]
 8012dc2:	68f3      	ldr	r3, [r6, #12]
 8012dc4:	b183      	cbz	r3, 8012de8 <_Balloc+0x50>
 8012dc6:	69e3      	ldr	r3, [r4, #28]
 8012dc8:	68db      	ldr	r3, [r3, #12]
 8012dca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012dce:	b9b8      	cbnz	r0, 8012e00 <_Balloc+0x68>
 8012dd0:	2101      	movs	r1, #1
 8012dd2:	fa01 f605 	lsl.w	r6, r1, r5
 8012dd6:	1d72      	adds	r2, r6, #5
 8012dd8:	0092      	lsls	r2, r2, #2
 8012dda:	4620      	mov	r0, r4
 8012ddc:	f000 ffa6 	bl	8013d2c <_calloc_r>
 8012de0:	b160      	cbz	r0, 8012dfc <_Balloc+0x64>
 8012de2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012de6:	e00e      	b.n	8012e06 <_Balloc+0x6e>
 8012de8:	2221      	movs	r2, #33	; 0x21
 8012dea:	2104      	movs	r1, #4
 8012dec:	4620      	mov	r0, r4
 8012dee:	f000 ff9d 	bl	8013d2c <_calloc_r>
 8012df2:	69e3      	ldr	r3, [r4, #28]
 8012df4:	60f0      	str	r0, [r6, #12]
 8012df6:	68db      	ldr	r3, [r3, #12]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d1e4      	bne.n	8012dc6 <_Balloc+0x2e>
 8012dfc:	2000      	movs	r0, #0
 8012dfe:	bd70      	pop	{r4, r5, r6, pc}
 8012e00:	6802      	ldr	r2, [r0, #0]
 8012e02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012e06:	2300      	movs	r3, #0
 8012e08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012e0c:	e7f7      	b.n	8012dfe <_Balloc+0x66>
 8012e0e:	bf00      	nop
 8012e10:	08018470 	.word	0x08018470
 8012e14:	080186e4 	.word	0x080186e4

08012e18 <_Bfree>:
 8012e18:	b570      	push	{r4, r5, r6, lr}
 8012e1a:	69c6      	ldr	r6, [r0, #28]
 8012e1c:	4605      	mov	r5, r0
 8012e1e:	460c      	mov	r4, r1
 8012e20:	b976      	cbnz	r6, 8012e40 <_Bfree+0x28>
 8012e22:	2010      	movs	r0, #16
 8012e24:	f7ff ff04 	bl	8012c30 <malloc>
 8012e28:	4602      	mov	r2, r0
 8012e2a:	61e8      	str	r0, [r5, #28]
 8012e2c:	b920      	cbnz	r0, 8012e38 <_Bfree+0x20>
 8012e2e:	4b09      	ldr	r3, [pc, #36]	; (8012e54 <_Bfree+0x3c>)
 8012e30:	4809      	ldr	r0, [pc, #36]	; (8012e58 <_Bfree+0x40>)
 8012e32:	218f      	movs	r1, #143	; 0x8f
 8012e34:	f7fe f952 	bl	80110dc <__assert_func>
 8012e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012e3c:	6006      	str	r6, [r0, #0]
 8012e3e:	60c6      	str	r6, [r0, #12]
 8012e40:	b13c      	cbz	r4, 8012e52 <_Bfree+0x3a>
 8012e42:	69eb      	ldr	r3, [r5, #28]
 8012e44:	6862      	ldr	r2, [r4, #4]
 8012e46:	68db      	ldr	r3, [r3, #12]
 8012e48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012e4c:	6021      	str	r1, [r4, #0]
 8012e4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012e52:	bd70      	pop	{r4, r5, r6, pc}
 8012e54:	08018470 	.word	0x08018470
 8012e58:	080186e4 	.word	0x080186e4

08012e5c <__multadd>:
 8012e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e60:	690d      	ldr	r5, [r1, #16]
 8012e62:	4607      	mov	r7, r0
 8012e64:	460c      	mov	r4, r1
 8012e66:	461e      	mov	r6, r3
 8012e68:	f101 0c14 	add.w	ip, r1, #20
 8012e6c:	2000      	movs	r0, #0
 8012e6e:	f8dc 3000 	ldr.w	r3, [ip]
 8012e72:	b299      	uxth	r1, r3
 8012e74:	fb02 6101 	mla	r1, r2, r1, r6
 8012e78:	0c1e      	lsrs	r6, r3, #16
 8012e7a:	0c0b      	lsrs	r3, r1, #16
 8012e7c:	fb02 3306 	mla	r3, r2, r6, r3
 8012e80:	b289      	uxth	r1, r1
 8012e82:	3001      	adds	r0, #1
 8012e84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012e88:	4285      	cmp	r5, r0
 8012e8a:	f84c 1b04 	str.w	r1, [ip], #4
 8012e8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012e92:	dcec      	bgt.n	8012e6e <__multadd+0x12>
 8012e94:	b30e      	cbz	r6, 8012eda <__multadd+0x7e>
 8012e96:	68a3      	ldr	r3, [r4, #8]
 8012e98:	42ab      	cmp	r3, r5
 8012e9a:	dc19      	bgt.n	8012ed0 <__multadd+0x74>
 8012e9c:	6861      	ldr	r1, [r4, #4]
 8012e9e:	4638      	mov	r0, r7
 8012ea0:	3101      	adds	r1, #1
 8012ea2:	f7ff ff79 	bl	8012d98 <_Balloc>
 8012ea6:	4680      	mov	r8, r0
 8012ea8:	b928      	cbnz	r0, 8012eb6 <__multadd+0x5a>
 8012eaa:	4602      	mov	r2, r0
 8012eac:	4b0c      	ldr	r3, [pc, #48]	; (8012ee0 <__multadd+0x84>)
 8012eae:	480d      	ldr	r0, [pc, #52]	; (8012ee4 <__multadd+0x88>)
 8012eb0:	21ba      	movs	r1, #186	; 0xba
 8012eb2:	f7fe f913 	bl	80110dc <__assert_func>
 8012eb6:	6922      	ldr	r2, [r4, #16]
 8012eb8:	3202      	adds	r2, #2
 8012eba:	f104 010c 	add.w	r1, r4, #12
 8012ebe:	0092      	lsls	r2, r2, #2
 8012ec0:	300c      	adds	r0, #12
 8012ec2:	f7ff f85e 	bl	8011f82 <memcpy>
 8012ec6:	4621      	mov	r1, r4
 8012ec8:	4638      	mov	r0, r7
 8012eca:	f7ff ffa5 	bl	8012e18 <_Bfree>
 8012ece:	4644      	mov	r4, r8
 8012ed0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012ed4:	3501      	adds	r5, #1
 8012ed6:	615e      	str	r6, [r3, #20]
 8012ed8:	6125      	str	r5, [r4, #16]
 8012eda:	4620      	mov	r0, r4
 8012edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ee0:	080186d3 	.word	0x080186d3
 8012ee4:	080186e4 	.word	0x080186e4

08012ee8 <__hi0bits>:
 8012ee8:	0c03      	lsrs	r3, r0, #16
 8012eea:	041b      	lsls	r3, r3, #16
 8012eec:	b9d3      	cbnz	r3, 8012f24 <__hi0bits+0x3c>
 8012eee:	0400      	lsls	r0, r0, #16
 8012ef0:	2310      	movs	r3, #16
 8012ef2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012ef6:	bf04      	itt	eq
 8012ef8:	0200      	lsleq	r0, r0, #8
 8012efa:	3308      	addeq	r3, #8
 8012efc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012f00:	bf04      	itt	eq
 8012f02:	0100      	lsleq	r0, r0, #4
 8012f04:	3304      	addeq	r3, #4
 8012f06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012f0a:	bf04      	itt	eq
 8012f0c:	0080      	lsleq	r0, r0, #2
 8012f0e:	3302      	addeq	r3, #2
 8012f10:	2800      	cmp	r0, #0
 8012f12:	db05      	blt.n	8012f20 <__hi0bits+0x38>
 8012f14:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012f18:	f103 0301 	add.w	r3, r3, #1
 8012f1c:	bf08      	it	eq
 8012f1e:	2320      	moveq	r3, #32
 8012f20:	4618      	mov	r0, r3
 8012f22:	4770      	bx	lr
 8012f24:	2300      	movs	r3, #0
 8012f26:	e7e4      	b.n	8012ef2 <__hi0bits+0xa>

08012f28 <__lo0bits>:
 8012f28:	6803      	ldr	r3, [r0, #0]
 8012f2a:	f013 0207 	ands.w	r2, r3, #7
 8012f2e:	d00c      	beq.n	8012f4a <__lo0bits+0x22>
 8012f30:	07d9      	lsls	r1, r3, #31
 8012f32:	d422      	bmi.n	8012f7a <__lo0bits+0x52>
 8012f34:	079a      	lsls	r2, r3, #30
 8012f36:	bf49      	itett	mi
 8012f38:	085b      	lsrmi	r3, r3, #1
 8012f3a:	089b      	lsrpl	r3, r3, #2
 8012f3c:	6003      	strmi	r3, [r0, #0]
 8012f3e:	2201      	movmi	r2, #1
 8012f40:	bf5c      	itt	pl
 8012f42:	6003      	strpl	r3, [r0, #0]
 8012f44:	2202      	movpl	r2, #2
 8012f46:	4610      	mov	r0, r2
 8012f48:	4770      	bx	lr
 8012f4a:	b299      	uxth	r1, r3
 8012f4c:	b909      	cbnz	r1, 8012f52 <__lo0bits+0x2a>
 8012f4e:	0c1b      	lsrs	r3, r3, #16
 8012f50:	2210      	movs	r2, #16
 8012f52:	b2d9      	uxtb	r1, r3
 8012f54:	b909      	cbnz	r1, 8012f5a <__lo0bits+0x32>
 8012f56:	3208      	adds	r2, #8
 8012f58:	0a1b      	lsrs	r3, r3, #8
 8012f5a:	0719      	lsls	r1, r3, #28
 8012f5c:	bf04      	itt	eq
 8012f5e:	091b      	lsreq	r3, r3, #4
 8012f60:	3204      	addeq	r2, #4
 8012f62:	0799      	lsls	r1, r3, #30
 8012f64:	bf04      	itt	eq
 8012f66:	089b      	lsreq	r3, r3, #2
 8012f68:	3202      	addeq	r2, #2
 8012f6a:	07d9      	lsls	r1, r3, #31
 8012f6c:	d403      	bmi.n	8012f76 <__lo0bits+0x4e>
 8012f6e:	085b      	lsrs	r3, r3, #1
 8012f70:	f102 0201 	add.w	r2, r2, #1
 8012f74:	d003      	beq.n	8012f7e <__lo0bits+0x56>
 8012f76:	6003      	str	r3, [r0, #0]
 8012f78:	e7e5      	b.n	8012f46 <__lo0bits+0x1e>
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	e7e3      	b.n	8012f46 <__lo0bits+0x1e>
 8012f7e:	2220      	movs	r2, #32
 8012f80:	e7e1      	b.n	8012f46 <__lo0bits+0x1e>
	...

08012f84 <__i2b>:
 8012f84:	b510      	push	{r4, lr}
 8012f86:	460c      	mov	r4, r1
 8012f88:	2101      	movs	r1, #1
 8012f8a:	f7ff ff05 	bl	8012d98 <_Balloc>
 8012f8e:	4602      	mov	r2, r0
 8012f90:	b928      	cbnz	r0, 8012f9e <__i2b+0x1a>
 8012f92:	4b05      	ldr	r3, [pc, #20]	; (8012fa8 <__i2b+0x24>)
 8012f94:	4805      	ldr	r0, [pc, #20]	; (8012fac <__i2b+0x28>)
 8012f96:	f240 1145 	movw	r1, #325	; 0x145
 8012f9a:	f7fe f89f 	bl	80110dc <__assert_func>
 8012f9e:	2301      	movs	r3, #1
 8012fa0:	6144      	str	r4, [r0, #20]
 8012fa2:	6103      	str	r3, [r0, #16]
 8012fa4:	bd10      	pop	{r4, pc}
 8012fa6:	bf00      	nop
 8012fa8:	080186d3 	.word	0x080186d3
 8012fac:	080186e4 	.word	0x080186e4

08012fb0 <__multiply>:
 8012fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fb4:	4691      	mov	r9, r2
 8012fb6:	690a      	ldr	r2, [r1, #16]
 8012fb8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012fbc:	429a      	cmp	r2, r3
 8012fbe:	bfb8      	it	lt
 8012fc0:	460b      	movlt	r3, r1
 8012fc2:	460c      	mov	r4, r1
 8012fc4:	bfbc      	itt	lt
 8012fc6:	464c      	movlt	r4, r9
 8012fc8:	4699      	movlt	r9, r3
 8012fca:	6927      	ldr	r7, [r4, #16]
 8012fcc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012fd0:	68a3      	ldr	r3, [r4, #8]
 8012fd2:	6861      	ldr	r1, [r4, #4]
 8012fd4:	eb07 060a 	add.w	r6, r7, sl
 8012fd8:	42b3      	cmp	r3, r6
 8012fda:	b085      	sub	sp, #20
 8012fdc:	bfb8      	it	lt
 8012fde:	3101      	addlt	r1, #1
 8012fe0:	f7ff feda 	bl	8012d98 <_Balloc>
 8012fe4:	b930      	cbnz	r0, 8012ff4 <__multiply+0x44>
 8012fe6:	4602      	mov	r2, r0
 8012fe8:	4b44      	ldr	r3, [pc, #272]	; (80130fc <__multiply+0x14c>)
 8012fea:	4845      	ldr	r0, [pc, #276]	; (8013100 <__multiply+0x150>)
 8012fec:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8012ff0:	f7fe f874 	bl	80110dc <__assert_func>
 8012ff4:	f100 0514 	add.w	r5, r0, #20
 8012ff8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012ffc:	462b      	mov	r3, r5
 8012ffe:	2200      	movs	r2, #0
 8013000:	4543      	cmp	r3, r8
 8013002:	d321      	bcc.n	8013048 <__multiply+0x98>
 8013004:	f104 0314 	add.w	r3, r4, #20
 8013008:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801300c:	f109 0314 	add.w	r3, r9, #20
 8013010:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013014:	9202      	str	r2, [sp, #8]
 8013016:	1b3a      	subs	r2, r7, r4
 8013018:	3a15      	subs	r2, #21
 801301a:	f022 0203 	bic.w	r2, r2, #3
 801301e:	3204      	adds	r2, #4
 8013020:	f104 0115 	add.w	r1, r4, #21
 8013024:	428f      	cmp	r7, r1
 8013026:	bf38      	it	cc
 8013028:	2204      	movcc	r2, #4
 801302a:	9201      	str	r2, [sp, #4]
 801302c:	9a02      	ldr	r2, [sp, #8]
 801302e:	9303      	str	r3, [sp, #12]
 8013030:	429a      	cmp	r2, r3
 8013032:	d80c      	bhi.n	801304e <__multiply+0x9e>
 8013034:	2e00      	cmp	r6, #0
 8013036:	dd03      	ble.n	8013040 <__multiply+0x90>
 8013038:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801303c:	2b00      	cmp	r3, #0
 801303e:	d05b      	beq.n	80130f8 <__multiply+0x148>
 8013040:	6106      	str	r6, [r0, #16]
 8013042:	b005      	add	sp, #20
 8013044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013048:	f843 2b04 	str.w	r2, [r3], #4
 801304c:	e7d8      	b.n	8013000 <__multiply+0x50>
 801304e:	f8b3 a000 	ldrh.w	sl, [r3]
 8013052:	f1ba 0f00 	cmp.w	sl, #0
 8013056:	d024      	beq.n	80130a2 <__multiply+0xf2>
 8013058:	f104 0e14 	add.w	lr, r4, #20
 801305c:	46a9      	mov	r9, r5
 801305e:	f04f 0c00 	mov.w	ip, #0
 8013062:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013066:	f8d9 1000 	ldr.w	r1, [r9]
 801306a:	fa1f fb82 	uxth.w	fp, r2
 801306e:	b289      	uxth	r1, r1
 8013070:	fb0a 110b 	mla	r1, sl, fp, r1
 8013074:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013078:	f8d9 2000 	ldr.w	r2, [r9]
 801307c:	4461      	add	r1, ip
 801307e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013082:	fb0a c20b 	mla	r2, sl, fp, ip
 8013086:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801308a:	b289      	uxth	r1, r1
 801308c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013090:	4577      	cmp	r7, lr
 8013092:	f849 1b04 	str.w	r1, [r9], #4
 8013096:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801309a:	d8e2      	bhi.n	8013062 <__multiply+0xb2>
 801309c:	9a01      	ldr	r2, [sp, #4]
 801309e:	f845 c002 	str.w	ip, [r5, r2]
 80130a2:	9a03      	ldr	r2, [sp, #12]
 80130a4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80130a8:	3304      	adds	r3, #4
 80130aa:	f1b9 0f00 	cmp.w	r9, #0
 80130ae:	d021      	beq.n	80130f4 <__multiply+0x144>
 80130b0:	6829      	ldr	r1, [r5, #0]
 80130b2:	f104 0c14 	add.w	ip, r4, #20
 80130b6:	46ae      	mov	lr, r5
 80130b8:	f04f 0a00 	mov.w	sl, #0
 80130bc:	f8bc b000 	ldrh.w	fp, [ip]
 80130c0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80130c4:	fb09 220b 	mla	r2, r9, fp, r2
 80130c8:	4452      	add	r2, sl
 80130ca:	b289      	uxth	r1, r1
 80130cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80130d0:	f84e 1b04 	str.w	r1, [lr], #4
 80130d4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80130d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80130dc:	f8be 1000 	ldrh.w	r1, [lr]
 80130e0:	fb09 110a 	mla	r1, r9, sl, r1
 80130e4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80130e8:	4567      	cmp	r7, ip
 80130ea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80130ee:	d8e5      	bhi.n	80130bc <__multiply+0x10c>
 80130f0:	9a01      	ldr	r2, [sp, #4]
 80130f2:	50a9      	str	r1, [r5, r2]
 80130f4:	3504      	adds	r5, #4
 80130f6:	e799      	b.n	801302c <__multiply+0x7c>
 80130f8:	3e01      	subs	r6, #1
 80130fa:	e79b      	b.n	8013034 <__multiply+0x84>
 80130fc:	080186d3 	.word	0x080186d3
 8013100:	080186e4 	.word	0x080186e4

08013104 <__pow5mult>:
 8013104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013108:	4615      	mov	r5, r2
 801310a:	f012 0203 	ands.w	r2, r2, #3
 801310e:	4606      	mov	r6, r0
 8013110:	460f      	mov	r7, r1
 8013112:	d007      	beq.n	8013124 <__pow5mult+0x20>
 8013114:	4c25      	ldr	r4, [pc, #148]	; (80131ac <__pow5mult+0xa8>)
 8013116:	3a01      	subs	r2, #1
 8013118:	2300      	movs	r3, #0
 801311a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801311e:	f7ff fe9d 	bl	8012e5c <__multadd>
 8013122:	4607      	mov	r7, r0
 8013124:	10ad      	asrs	r5, r5, #2
 8013126:	d03d      	beq.n	80131a4 <__pow5mult+0xa0>
 8013128:	69f4      	ldr	r4, [r6, #28]
 801312a:	b97c      	cbnz	r4, 801314c <__pow5mult+0x48>
 801312c:	2010      	movs	r0, #16
 801312e:	f7ff fd7f 	bl	8012c30 <malloc>
 8013132:	4602      	mov	r2, r0
 8013134:	61f0      	str	r0, [r6, #28]
 8013136:	b928      	cbnz	r0, 8013144 <__pow5mult+0x40>
 8013138:	4b1d      	ldr	r3, [pc, #116]	; (80131b0 <__pow5mult+0xac>)
 801313a:	481e      	ldr	r0, [pc, #120]	; (80131b4 <__pow5mult+0xb0>)
 801313c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8013140:	f7fd ffcc 	bl	80110dc <__assert_func>
 8013144:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013148:	6004      	str	r4, [r0, #0]
 801314a:	60c4      	str	r4, [r0, #12]
 801314c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8013150:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013154:	b94c      	cbnz	r4, 801316a <__pow5mult+0x66>
 8013156:	f240 2171 	movw	r1, #625	; 0x271
 801315a:	4630      	mov	r0, r6
 801315c:	f7ff ff12 	bl	8012f84 <__i2b>
 8013160:	2300      	movs	r3, #0
 8013162:	f8c8 0008 	str.w	r0, [r8, #8]
 8013166:	4604      	mov	r4, r0
 8013168:	6003      	str	r3, [r0, #0]
 801316a:	f04f 0900 	mov.w	r9, #0
 801316e:	07eb      	lsls	r3, r5, #31
 8013170:	d50a      	bpl.n	8013188 <__pow5mult+0x84>
 8013172:	4639      	mov	r1, r7
 8013174:	4622      	mov	r2, r4
 8013176:	4630      	mov	r0, r6
 8013178:	f7ff ff1a 	bl	8012fb0 <__multiply>
 801317c:	4639      	mov	r1, r7
 801317e:	4680      	mov	r8, r0
 8013180:	4630      	mov	r0, r6
 8013182:	f7ff fe49 	bl	8012e18 <_Bfree>
 8013186:	4647      	mov	r7, r8
 8013188:	106d      	asrs	r5, r5, #1
 801318a:	d00b      	beq.n	80131a4 <__pow5mult+0xa0>
 801318c:	6820      	ldr	r0, [r4, #0]
 801318e:	b938      	cbnz	r0, 80131a0 <__pow5mult+0x9c>
 8013190:	4622      	mov	r2, r4
 8013192:	4621      	mov	r1, r4
 8013194:	4630      	mov	r0, r6
 8013196:	f7ff ff0b 	bl	8012fb0 <__multiply>
 801319a:	6020      	str	r0, [r4, #0]
 801319c:	f8c0 9000 	str.w	r9, [r0]
 80131a0:	4604      	mov	r4, r0
 80131a2:	e7e4      	b.n	801316e <__pow5mult+0x6a>
 80131a4:	4638      	mov	r0, r7
 80131a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131aa:	bf00      	nop
 80131ac:	08018830 	.word	0x08018830
 80131b0:	08018470 	.word	0x08018470
 80131b4:	080186e4 	.word	0x080186e4

080131b8 <__lshift>:
 80131b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131bc:	460c      	mov	r4, r1
 80131be:	6849      	ldr	r1, [r1, #4]
 80131c0:	6923      	ldr	r3, [r4, #16]
 80131c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80131c6:	68a3      	ldr	r3, [r4, #8]
 80131c8:	4607      	mov	r7, r0
 80131ca:	4691      	mov	r9, r2
 80131cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80131d0:	f108 0601 	add.w	r6, r8, #1
 80131d4:	42b3      	cmp	r3, r6
 80131d6:	db0b      	blt.n	80131f0 <__lshift+0x38>
 80131d8:	4638      	mov	r0, r7
 80131da:	f7ff fddd 	bl	8012d98 <_Balloc>
 80131de:	4605      	mov	r5, r0
 80131e0:	b948      	cbnz	r0, 80131f6 <__lshift+0x3e>
 80131e2:	4602      	mov	r2, r0
 80131e4:	4b28      	ldr	r3, [pc, #160]	; (8013288 <__lshift+0xd0>)
 80131e6:	4829      	ldr	r0, [pc, #164]	; (801328c <__lshift+0xd4>)
 80131e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80131ec:	f7fd ff76 	bl	80110dc <__assert_func>
 80131f0:	3101      	adds	r1, #1
 80131f2:	005b      	lsls	r3, r3, #1
 80131f4:	e7ee      	b.n	80131d4 <__lshift+0x1c>
 80131f6:	2300      	movs	r3, #0
 80131f8:	f100 0114 	add.w	r1, r0, #20
 80131fc:	f100 0210 	add.w	r2, r0, #16
 8013200:	4618      	mov	r0, r3
 8013202:	4553      	cmp	r3, sl
 8013204:	db33      	blt.n	801326e <__lshift+0xb6>
 8013206:	6920      	ldr	r0, [r4, #16]
 8013208:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801320c:	f104 0314 	add.w	r3, r4, #20
 8013210:	f019 091f 	ands.w	r9, r9, #31
 8013214:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013218:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801321c:	d02b      	beq.n	8013276 <__lshift+0xbe>
 801321e:	f1c9 0e20 	rsb	lr, r9, #32
 8013222:	468a      	mov	sl, r1
 8013224:	2200      	movs	r2, #0
 8013226:	6818      	ldr	r0, [r3, #0]
 8013228:	fa00 f009 	lsl.w	r0, r0, r9
 801322c:	4310      	orrs	r0, r2
 801322e:	f84a 0b04 	str.w	r0, [sl], #4
 8013232:	f853 2b04 	ldr.w	r2, [r3], #4
 8013236:	459c      	cmp	ip, r3
 8013238:	fa22 f20e 	lsr.w	r2, r2, lr
 801323c:	d8f3      	bhi.n	8013226 <__lshift+0x6e>
 801323e:	ebac 0304 	sub.w	r3, ip, r4
 8013242:	3b15      	subs	r3, #21
 8013244:	f023 0303 	bic.w	r3, r3, #3
 8013248:	3304      	adds	r3, #4
 801324a:	f104 0015 	add.w	r0, r4, #21
 801324e:	4584      	cmp	ip, r0
 8013250:	bf38      	it	cc
 8013252:	2304      	movcc	r3, #4
 8013254:	50ca      	str	r2, [r1, r3]
 8013256:	b10a      	cbz	r2, 801325c <__lshift+0xa4>
 8013258:	f108 0602 	add.w	r6, r8, #2
 801325c:	3e01      	subs	r6, #1
 801325e:	4638      	mov	r0, r7
 8013260:	612e      	str	r6, [r5, #16]
 8013262:	4621      	mov	r1, r4
 8013264:	f7ff fdd8 	bl	8012e18 <_Bfree>
 8013268:	4628      	mov	r0, r5
 801326a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801326e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013272:	3301      	adds	r3, #1
 8013274:	e7c5      	b.n	8013202 <__lshift+0x4a>
 8013276:	3904      	subs	r1, #4
 8013278:	f853 2b04 	ldr.w	r2, [r3], #4
 801327c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013280:	459c      	cmp	ip, r3
 8013282:	d8f9      	bhi.n	8013278 <__lshift+0xc0>
 8013284:	e7ea      	b.n	801325c <__lshift+0xa4>
 8013286:	bf00      	nop
 8013288:	080186d3 	.word	0x080186d3
 801328c:	080186e4 	.word	0x080186e4

08013290 <__mcmp>:
 8013290:	b530      	push	{r4, r5, lr}
 8013292:	6902      	ldr	r2, [r0, #16]
 8013294:	690c      	ldr	r4, [r1, #16]
 8013296:	1b12      	subs	r2, r2, r4
 8013298:	d10e      	bne.n	80132b8 <__mcmp+0x28>
 801329a:	f100 0314 	add.w	r3, r0, #20
 801329e:	3114      	adds	r1, #20
 80132a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80132a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80132a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80132ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80132b0:	42a5      	cmp	r5, r4
 80132b2:	d003      	beq.n	80132bc <__mcmp+0x2c>
 80132b4:	d305      	bcc.n	80132c2 <__mcmp+0x32>
 80132b6:	2201      	movs	r2, #1
 80132b8:	4610      	mov	r0, r2
 80132ba:	bd30      	pop	{r4, r5, pc}
 80132bc:	4283      	cmp	r3, r0
 80132be:	d3f3      	bcc.n	80132a8 <__mcmp+0x18>
 80132c0:	e7fa      	b.n	80132b8 <__mcmp+0x28>
 80132c2:	f04f 32ff 	mov.w	r2, #4294967295
 80132c6:	e7f7      	b.n	80132b8 <__mcmp+0x28>

080132c8 <__mdiff>:
 80132c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132cc:	460c      	mov	r4, r1
 80132ce:	4606      	mov	r6, r0
 80132d0:	4611      	mov	r1, r2
 80132d2:	4620      	mov	r0, r4
 80132d4:	4690      	mov	r8, r2
 80132d6:	f7ff ffdb 	bl	8013290 <__mcmp>
 80132da:	1e05      	subs	r5, r0, #0
 80132dc:	d110      	bne.n	8013300 <__mdiff+0x38>
 80132de:	4629      	mov	r1, r5
 80132e0:	4630      	mov	r0, r6
 80132e2:	f7ff fd59 	bl	8012d98 <_Balloc>
 80132e6:	b930      	cbnz	r0, 80132f6 <__mdiff+0x2e>
 80132e8:	4b3a      	ldr	r3, [pc, #232]	; (80133d4 <__mdiff+0x10c>)
 80132ea:	4602      	mov	r2, r0
 80132ec:	f240 2137 	movw	r1, #567	; 0x237
 80132f0:	4839      	ldr	r0, [pc, #228]	; (80133d8 <__mdiff+0x110>)
 80132f2:	f7fd fef3 	bl	80110dc <__assert_func>
 80132f6:	2301      	movs	r3, #1
 80132f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80132fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013300:	bfa4      	itt	ge
 8013302:	4643      	movge	r3, r8
 8013304:	46a0      	movge	r8, r4
 8013306:	4630      	mov	r0, r6
 8013308:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801330c:	bfa6      	itte	ge
 801330e:	461c      	movge	r4, r3
 8013310:	2500      	movge	r5, #0
 8013312:	2501      	movlt	r5, #1
 8013314:	f7ff fd40 	bl	8012d98 <_Balloc>
 8013318:	b920      	cbnz	r0, 8013324 <__mdiff+0x5c>
 801331a:	4b2e      	ldr	r3, [pc, #184]	; (80133d4 <__mdiff+0x10c>)
 801331c:	4602      	mov	r2, r0
 801331e:	f240 2145 	movw	r1, #581	; 0x245
 8013322:	e7e5      	b.n	80132f0 <__mdiff+0x28>
 8013324:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013328:	6926      	ldr	r6, [r4, #16]
 801332a:	60c5      	str	r5, [r0, #12]
 801332c:	f104 0914 	add.w	r9, r4, #20
 8013330:	f108 0514 	add.w	r5, r8, #20
 8013334:	f100 0e14 	add.w	lr, r0, #20
 8013338:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801333c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013340:	f108 0210 	add.w	r2, r8, #16
 8013344:	46f2      	mov	sl, lr
 8013346:	2100      	movs	r1, #0
 8013348:	f859 3b04 	ldr.w	r3, [r9], #4
 801334c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013350:	fa11 f88b 	uxtah	r8, r1, fp
 8013354:	b299      	uxth	r1, r3
 8013356:	0c1b      	lsrs	r3, r3, #16
 8013358:	eba8 0801 	sub.w	r8, r8, r1
 801335c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013360:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013364:	fa1f f888 	uxth.w	r8, r8
 8013368:	1419      	asrs	r1, r3, #16
 801336a:	454e      	cmp	r6, r9
 801336c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013370:	f84a 3b04 	str.w	r3, [sl], #4
 8013374:	d8e8      	bhi.n	8013348 <__mdiff+0x80>
 8013376:	1b33      	subs	r3, r6, r4
 8013378:	3b15      	subs	r3, #21
 801337a:	f023 0303 	bic.w	r3, r3, #3
 801337e:	3304      	adds	r3, #4
 8013380:	3415      	adds	r4, #21
 8013382:	42a6      	cmp	r6, r4
 8013384:	bf38      	it	cc
 8013386:	2304      	movcc	r3, #4
 8013388:	441d      	add	r5, r3
 801338a:	4473      	add	r3, lr
 801338c:	469e      	mov	lr, r3
 801338e:	462e      	mov	r6, r5
 8013390:	4566      	cmp	r6, ip
 8013392:	d30e      	bcc.n	80133b2 <__mdiff+0xea>
 8013394:	f10c 0203 	add.w	r2, ip, #3
 8013398:	1b52      	subs	r2, r2, r5
 801339a:	f022 0203 	bic.w	r2, r2, #3
 801339e:	3d03      	subs	r5, #3
 80133a0:	45ac      	cmp	ip, r5
 80133a2:	bf38      	it	cc
 80133a4:	2200      	movcc	r2, #0
 80133a6:	4413      	add	r3, r2
 80133a8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80133ac:	b17a      	cbz	r2, 80133ce <__mdiff+0x106>
 80133ae:	6107      	str	r7, [r0, #16]
 80133b0:	e7a4      	b.n	80132fc <__mdiff+0x34>
 80133b2:	f856 8b04 	ldr.w	r8, [r6], #4
 80133b6:	fa11 f288 	uxtah	r2, r1, r8
 80133ba:	1414      	asrs	r4, r2, #16
 80133bc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80133c0:	b292      	uxth	r2, r2
 80133c2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80133c6:	f84e 2b04 	str.w	r2, [lr], #4
 80133ca:	1421      	asrs	r1, r4, #16
 80133cc:	e7e0      	b.n	8013390 <__mdiff+0xc8>
 80133ce:	3f01      	subs	r7, #1
 80133d0:	e7ea      	b.n	80133a8 <__mdiff+0xe0>
 80133d2:	bf00      	nop
 80133d4:	080186d3 	.word	0x080186d3
 80133d8:	080186e4 	.word	0x080186e4

080133dc <__d2b>:
 80133dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80133e0:	460f      	mov	r7, r1
 80133e2:	2101      	movs	r1, #1
 80133e4:	ec59 8b10 	vmov	r8, r9, d0
 80133e8:	4616      	mov	r6, r2
 80133ea:	f7ff fcd5 	bl	8012d98 <_Balloc>
 80133ee:	4604      	mov	r4, r0
 80133f0:	b930      	cbnz	r0, 8013400 <__d2b+0x24>
 80133f2:	4602      	mov	r2, r0
 80133f4:	4b24      	ldr	r3, [pc, #144]	; (8013488 <__d2b+0xac>)
 80133f6:	4825      	ldr	r0, [pc, #148]	; (801348c <__d2b+0xb0>)
 80133f8:	f240 310f 	movw	r1, #783	; 0x30f
 80133fc:	f7fd fe6e 	bl	80110dc <__assert_func>
 8013400:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013404:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013408:	bb2d      	cbnz	r5, 8013456 <__d2b+0x7a>
 801340a:	9301      	str	r3, [sp, #4]
 801340c:	f1b8 0300 	subs.w	r3, r8, #0
 8013410:	d026      	beq.n	8013460 <__d2b+0x84>
 8013412:	4668      	mov	r0, sp
 8013414:	9300      	str	r3, [sp, #0]
 8013416:	f7ff fd87 	bl	8012f28 <__lo0bits>
 801341a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801341e:	b1e8      	cbz	r0, 801345c <__d2b+0x80>
 8013420:	f1c0 0320 	rsb	r3, r0, #32
 8013424:	fa02 f303 	lsl.w	r3, r2, r3
 8013428:	430b      	orrs	r3, r1
 801342a:	40c2      	lsrs	r2, r0
 801342c:	6163      	str	r3, [r4, #20]
 801342e:	9201      	str	r2, [sp, #4]
 8013430:	9b01      	ldr	r3, [sp, #4]
 8013432:	61a3      	str	r3, [r4, #24]
 8013434:	2b00      	cmp	r3, #0
 8013436:	bf14      	ite	ne
 8013438:	2202      	movne	r2, #2
 801343a:	2201      	moveq	r2, #1
 801343c:	6122      	str	r2, [r4, #16]
 801343e:	b1bd      	cbz	r5, 8013470 <__d2b+0x94>
 8013440:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013444:	4405      	add	r5, r0
 8013446:	603d      	str	r5, [r7, #0]
 8013448:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801344c:	6030      	str	r0, [r6, #0]
 801344e:	4620      	mov	r0, r4
 8013450:	b003      	add	sp, #12
 8013452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013456:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801345a:	e7d6      	b.n	801340a <__d2b+0x2e>
 801345c:	6161      	str	r1, [r4, #20]
 801345e:	e7e7      	b.n	8013430 <__d2b+0x54>
 8013460:	a801      	add	r0, sp, #4
 8013462:	f7ff fd61 	bl	8012f28 <__lo0bits>
 8013466:	9b01      	ldr	r3, [sp, #4]
 8013468:	6163      	str	r3, [r4, #20]
 801346a:	3020      	adds	r0, #32
 801346c:	2201      	movs	r2, #1
 801346e:	e7e5      	b.n	801343c <__d2b+0x60>
 8013470:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013474:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013478:	6038      	str	r0, [r7, #0]
 801347a:	6918      	ldr	r0, [r3, #16]
 801347c:	f7ff fd34 	bl	8012ee8 <__hi0bits>
 8013480:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013484:	e7e2      	b.n	801344c <__d2b+0x70>
 8013486:	bf00      	nop
 8013488:	080186d3 	.word	0x080186d3
 801348c:	080186e4 	.word	0x080186e4

08013490 <__ssputs_r>:
 8013490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013494:	688e      	ldr	r6, [r1, #8]
 8013496:	461f      	mov	r7, r3
 8013498:	42be      	cmp	r6, r7
 801349a:	680b      	ldr	r3, [r1, #0]
 801349c:	4682      	mov	sl, r0
 801349e:	460c      	mov	r4, r1
 80134a0:	4690      	mov	r8, r2
 80134a2:	d82c      	bhi.n	80134fe <__ssputs_r+0x6e>
 80134a4:	898a      	ldrh	r2, [r1, #12]
 80134a6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80134aa:	d026      	beq.n	80134fa <__ssputs_r+0x6a>
 80134ac:	6965      	ldr	r5, [r4, #20]
 80134ae:	6909      	ldr	r1, [r1, #16]
 80134b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80134b4:	eba3 0901 	sub.w	r9, r3, r1
 80134b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80134bc:	1c7b      	adds	r3, r7, #1
 80134be:	444b      	add	r3, r9
 80134c0:	106d      	asrs	r5, r5, #1
 80134c2:	429d      	cmp	r5, r3
 80134c4:	bf38      	it	cc
 80134c6:	461d      	movcc	r5, r3
 80134c8:	0553      	lsls	r3, r2, #21
 80134ca:	d527      	bpl.n	801351c <__ssputs_r+0x8c>
 80134cc:	4629      	mov	r1, r5
 80134ce:	f7ff fbd7 	bl	8012c80 <_malloc_r>
 80134d2:	4606      	mov	r6, r0
 80134d4:	b360      	cbz	r0, 8013530 <__ssputs_r+0xa0>
 80134d6:	6921      	ldr	r1, [r4, #16]
 80134d8:	464a      	mov	r2, r9
 80134da:	f7fe fd52 	bl	8011f82 <memcpy>
 80134de:	89a3      	ldrh	r3, [r4, #12]
 80134e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80134e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80134e8:	81a3      	strh	r3, [r4, #12]
 80134ea:	6126      	str	r6, [r4, #16]
 80134ec:	6165      	str	r5, [r4, #20]
 80134ee:	444e      	add	r6, r9
 80134f0:	eba5 0509 	sub.w	r5, r5, r9
 80134f4:	6026      	str	r6, [r4, #0]
 80134f6:	60a5      	str	r5, [r4, #8]
 80134f8:	463e      	mov	r6, r7
 80134fa:	42be      	cmp	r6, r7
 80134fc:	d900      	bls.n	8013500 <__ssputs_r+0x70>
 80134fe:	463e      	mov	r6, r7
 8013500:	6820      	ldr	r0, [r4, #0]
 8013502:	4632      	mov	r2, r6
 8013504:	4641      	mov	r1, r8
 8013506:	f000 fba3 	bl	8013c50 <memmove>
 801350a:	68a3      	ldr	r3, [r4, #8]
 801350c:	1b9b      	subs	r3, r3, r6
 801350e:	60a3      	str	r3, [r4, #8]
 8013510:	6823      	ldr	r3, [r4, #0]
 8013512:	4433      	add	r3, r6
 8013514:	6023      	str	r3, [r4, #0]
 8013516:	2000      	movs	r0, #0
 8013518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801351c:	462a      	mov	r2, r5
 801351e:	f000 fc2d 	bl	8013d7c <_realloc_r>
 8013522:	4606      	mov	r6, r0
 8013524:	2800      	cmp	r0, #0
 8013526:	d1e0      	bne.n	80134ea <__ssputs_r+0x5a>
 8013528:	6921      	ldr	r1, [r4, #16]
 801352a:	4650      	mov	r0, sl
 801352c:	f7ff fb34 	bl	8012b98 <_free_r>
 8013530:	230c      	movs	r3, #12
 8013532:	f8ca 3000 	str.w	r3, [sl]
 8013536:	89a3      	ldrh	r3, [r4, #12]
 8013538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801353c:	81a3      	strh	r3, [r4, #12]
 801353e:	f04f 30ff 	mov.w	r0, #4294967295
 8013542:	e7e9      	b.n	8013518 <__ssputs_r+0x88>

08013544 <_svfiprintf_r>:
 8013544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013548:	4698      	mov	r8, r3
 801354a:	898b      	ldrh	r3, [r1, #12]
 801354c:	061b      	lsls	r3, r3, #24
 801354e:	b09d      	sub	sp, #116	; 0x74
 8013550:	4607      	mov	r7, r0
 8013552:	460d      	mov	r5, r1
 8013554:	4614      	mov	r4, r2
 8013556:	d50e      	bpl.n	8013576 <_svfiprintf_r+0x32>
 8013558:	690b      	ldr	r3, [r1, #16]
 801355a:	b963      	cbnz	r3, 8013576 <_svfiprintf_r+0x32>
 801355c:	2140      	movs	r1, #64	; 0x40
 801355e:	f7ff fb8f 	bl	8012c80 <_malloc_r>
 8013562:	6028      	str	r0, [r5, #0]
 8013564:	6128      	str	r0, [r5, #16]
 8013566:	b920      	cbnz	r0, 8013572 <_svfiprintf_r+0x2e>
 8013568:	230c      	movs	r3, #12
 801356a:	603b      	str	r3, [r7, #0]
 801356c:	f04f 30ff 	mov.w	r0, #4294967295
 8013570:	e0d0      	b.n	8013714 <_svfiprintf_r+0x1d0>
 8013572:	2340      	movs	r3, #64	; 0x40
 8013574:	616b      	str	r3, [r5, #20]
 8013576:	2300      	movs	r3, #0
 8013578:	9309      	str	r3, [sp, #36]	; 0x24
 801357a:	2320      	movs	r3, #32
 801357c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013580:	f8cd 800c 	str.w	r8, [sp, #12]
 8013584:	2330      	movs	r3, #48	; 0x30
 8013586:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801372c <_svfiprintf_r+0x1e8>
 801358a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801358e:	f04f 0901 	mov.w	r9, #1
 8013592:	4623      	mov	r3, r4
 8013594:	469a      	mov	sl, r3
 8013596:	f813 2b01 	ldrb.w	r2, [r3], #1
 801359a:	b10a      	cbz	r2, 80135a0 <_svfiprintf_r+0x5c>
 801359c:	2a25      	cmp	r2, #37	; 0x25
 801359e:	d1f9      	bne.n	8013594 <_svfiprintf_r+0x50>
 80135a0:	ebba 0b04 	subs.w	fp, sl, r4
 80135a4:	d00b      	beq.n	80135be <_svfiprintf_r+0x7a>
 80135a6:	465b      	mov	r3, fp
 80135a8:	4622      	mov	r2, r4
 80135aa:	4629      	mov	r1, r5
 80135ac:	4638      	mov	r0, r7
 80135ae:	f7ff ff6f 	bl	8013490 <__ssputs_r>
 80135b2:	3001      	adds	r0, #1
 80135b4:	f000 80a9 	beq.w	801370a <_svfiprintf_r+0x1c6>
 80135b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80135ba:	445a      	add	r2, fp
 80135bc:	9209      	str	r2, [sp, #36]	; 0x24
 80135be:	f89a 3000 	ldrb.w	r3, [sl]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	f000 80a1 	beq.w	801370a <_svfiprintf_r+0x1c6>
 80135c8:	2300      	movs	r3, #0
 80135ca:	f04f 32ff 	mov.w	r2, #4294967295
 80135ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80135d2:	f10a 0a01 	add.w	sl, sl, #1
 80135d6:	9304      	str	r3, [sp, #16]
 80135d8:	9307      	str	r3, [sp, #28]
 80135da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80135de:	931a      	str	r3, [sp, #104]	; 0x68
 80135e0:	4654      	mov	r4, sl
 80135e2:	2205      	movs	r2, #5
 80135e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135e8:	4850      	ldr	r0, [pc, #320]	; (801372c <_svfiprintf_r+0x1e8>)
 80135ea:	f7ec fed9 	bl	80003a0 <memchr>
 80135ee:	9a04      	ldr	r2, [sp, #16]
 80135f0:	b9d8      	cbnz	r0, 801362a <_svfiprintf_r+0xe6>
 80135f2:	06d0      	lsls	r0, r2, #27
 80135f4:	bf44      	itt	mi
 80135f6:	2320      	movmi	r3, #32
 80135f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135fc:	0711      	lsls	r1, r2, #28
 80135fe:	bf44      	itt	mi
 8013600:	232b      	movmi	r3, #43	; 0x2b
 8013602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013606:	f89a 3000 	ldrb.w	r3, [sl]
 801360a:	2b2a      	cmp	r3, #42	; 0x2a
 801360c:	d015      	beq.n	801363a <_svfiprintf_r+0xf6>
 801360e:	9a07      	ldr	r2, [sp, #28]
 8013610:	4654      	mov	r4, sl
 8013612:	2000      	movs	r0, #0
 8013614:	f04f 0c0a 	mov.w	ip, #10
 8013618:	4621      	mov	r1, r4
 801361a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801361e:	3b30      	subs	r3, #48	; 0x30
 8013620:	2b09      	cmp	r3, #9
 8013622:	d94d      	bls.n	80136c0 <_svfiprintf_r+0x17c>
 8013624:	b1b0      	cbz	r0, 8013654 <_svfiprintf_r+0x110>
 8013626:	9207      	str	r2, [sp, #28]
 8013628:	e014      	b.n	8013654 <_svfiprintf_r+0x110>
 801362a:	eba0 0308 	sub.w	r3, r0, r8
 801362e:	fa09 f303 	lsl.w	r3, r9, r3
 8013632:	4313      	orrs	r3, r2
 8013634:	9304      	str	r3, [sp, #16]
 8013636:	46a2      	mov	sl, r4
 8013638:	e7d2      	b.n	80135e0 <_svfiprintf_r+0x9c>
 801363a:	9b03      	ldr	r3, [sp, #12]
 801363c:	1d19      	adds	r1, r3, #4
 801363e:	681b      	ldr	r3, [r3, #0]
 8013640:	9103      	str	r1, [sp, #12]
 8013642:	2b00      	cmp	r3, #0
 8013644:	bfbb      	ittet	lt
 8013646:	425b      	neglt	r3, r3
 8013648:	f042 0202 	orrlt.w	r2, r2, #2
 801364c:	9307      	strge	r3, [sp, #28]
 801364e:	9307      	strlt	r3, [sp, #28]
 8013650:	bfb8      	it	lt
 8013652:	9204      	strlt	r2, [sp, #16]
 8013654:	7823      	ldrb	r3, [r4, #0]
 8013656:	2b2e      	cmp	r3, #46	; 0x2e
 8013658:	d10c      	bne.n	8013674 <_svfiprintf_r+0x130>
 801365a:	7863      	ldrb	r3, [r4, #1]
 801365c:	2b2a      	cmp	r3, #42	; 0x2a
 801365e:	d134      	bne.n	80136ca <_svfiprintf_r+0x186>
 8013660:	9b03      	ldr	r3, [sp, #12]
 8013662:	1d1a      	adds	r2, r3, #4
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	9203      	str	r2, [sp, #12]
 8013668:	2b00      	cmp	r3, #0
 801366a:	bfb8      	it	lt
 801366c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013670:	3402      	adds	r4, #2
 8013672:	9305      	str	r3, [sp, #20]
 8013674:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801373c <_svfiprintf_r+0x1f8>
 8013678:	7821      	ldrb	r1, [r4, #0]
 801367a:	2203      	movs	r2, #3
 801367c:	4650      	mov	r0, sl
 801367e:	f7ec fe8f 	bl	80003a0 <memchr>
 8013682:	b138      	cbz	r0, 8013694 <_svfiprintf_r+0x150>
 8013684:	9b04      	ldr	r3, [sp, #16]
 8013686:	eba0 000a 	sub.w	r0, r0, sl
 801368a:	2240      	movs	r2, #64	; 0x40
 801368c:	4082      	lsls	r2, r0
 801368e:	4313      	orrs	r3, r2
 8013690:	3401      	adds	r4, #1
 8013692:	9304      	str	r3, [sp, #16]
 8013694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013698:	4825      	ldr	r0, [pc, #148]	; (8013730 <_svfiprintf_r+0x1ec>)
 801369a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801369e:	2206      	movs	r2, #6
 80136a0:	f7ec fe7e 	bl	80003a0 <memchr>
 80136a4:	2800      	cmp	r0, #0
 80136a6:	d038      	beq.n	801371a <_svfiprintf_r+0x1d6>
 80136a8:	4b22      	ldr	r3, [pc, #136]	; (8013734 <_svfiprintf_r+0x1f0>)
 80136aa:	bb1b      	cbnz	r3, 80136f4 <_svfiprintf_r+0x1b0>
 80136ac:	9b03      	ldr	r3, [sp, #12]
 80136ae:	3307      	adds	r3, #7
 80136b0:	f023 0307 	bic.w	r3, r3, #7
 80136b4:	3308      	adds	r3, #8
 80136b6:	9303      	str	r3, [sp, #12]
 80136b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80136ba:	4433      	add	r3, r6
 80136bc:	9309      	str	r3, [sp, #36]	; 0x24
 80136be:	e768      	b.n	8013592 <_svfiprintf_r+0x4e>
 80136c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80136c4:	460c      	mov	r4, r1
 80136c6:	2001      	movs	r0, #1
 80136c8:	e7a6      	b.n	8013618 <_svfiprintf_r+0xd4>
 80136ca:	2300      	movs	r3, #0
 80136cc:	3401      	adds	r4, #1
 80136ce:	9305      	str	r3, [sp, #20]
 80136d0:	4619      	mov	r1, r3
 80136d2:	f04f 0c0a 	mov.w	ip, #10
 80136d6:	4620      	mov	r0, r4
 80136d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80136dc:	3a30      	subs	r2, #48	; 0x30
 80136de:	2a09      	cmp	r2, #9
 80136e0:	d903      	bls.n	80136ea <_svfiprintf_r+0x1a6>
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d0c6      	beq.n	8013674 <_svfiprintf_r+0x130>
 80136e6:	9105      	str	r1, [sp, #20]
 80136e8:	e7c4      	b.n	8013674 <_svfiprintf_r+0x130>
 80136ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80136ee:	4604      	mov	r4, r0
 80136f0:	2301      	movs	r3, #1
 80136f2:	e7f0      	b.n	80136d6 <_svfiprintf_r+0x192>
 80136f4:	ab03      	add	r3, sp, #12
 80136f6:	9300      	str	r3, [sp, #0]
 80136f8:	462a      	mov	r2, r5
 80136fa:	4b0f      	ldr	r3, [pc, #60]	; (8013738 <_svfiprintf_r+0x1f4>)
 80136fc:	a904      	add	r1, sp, #16
 80136fe:	4638      	mov	r0, r7
 8013700:	f7fd fe6a 	bl	80113d8 <_printf_float>
 8013704:	1c42      	adds	r2, r0, #1
 8013706:	4606      	mov	r6, r0
 8013708:	d1d6      	bne.n	80136b8 <_svfiprintf_r+0x174>
 801370a:	89ab      	ldrh	r3, [r5, #12]
 801370c:	065b      	lsls	r3, r3, #25
 801370e:	f53f af2d 	bmi.w	801356c <_svfiprintf_r+0x28>
 8013712:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013714:	b01d      	add	sp, #116	; 0x74
 8013716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801371a:	ab03      	add	r3, sp, #12
 801371c:	9300      	str	r3, [sp, #0]
 801371e:	462a      	mov	r2, r5
 8013720:	4b05      	ldr	r3, [pc, #20]	; (8013738 <_svfiprintf_r+0x1f4>)
 8013722:	a904      	add	r1, sp, #16
 8013724:	4638      	mov	r0, r7
 8013726:	f7fe f8df 	bl	80118e8 <_printf_i>
 801372a:	e7eb      	b.n	8013704 <_svfiprintf_r+0x1c0>
 801372c:	0801883c 	.word	0x0801883c
 8013730:	08018846 	.word	0x08018846
 8013734:	080113d9 	.word	0x080113d9
 8013738:	08013491 	.word	0x08013491
 801373c:	08018842 	.word	0x08018842

08013740 <__sfputc_r>:
 8013740:	6893      	ldr	r3, [r2, #8]
 8013742:	3b01      	subs	r3, #1
 8013744:	2b00      	cmp	r3, #0
 8013746:	b410      	push	{r4}
 8013748:	6093      	str	r3, [r2, #8]
 801374a:	da08      	bge.n	801375e <__sfputc_r+0x1e>
 801374c:	6994      	ldr	r4, [r2, #24]
 801374e:	42a3      	cmp	r3, r4
 8013750:	db01      	blt.n	8013756 <__sfputc_r+0x16>
 8013752:	290a      	cmp	r1, #10
 8013754:	d103      	bne.n	801375e <__sfputc_r+0x1e>
 8013756:	f85d 4b04 	ldr.w	r4, [sp], #4
 801375a:	f000 b9e3 	b.w	8013b24 <__swbuf_r>
 801375e:	6813      	ldr	r3, [r2, #0]
 8013760:	1c58      	adds	r0, r3, #1
 8013762:	6010      	str	r0, [r2, #0]
 8013764:	7019      	strb	r1, [r3, #0]
 8013766:	4608      	mov	r0, r1
 8013768:	f85d 4b04 	ldr.w	r4, [sp], #4
 801376c:	4770      	bx	lr

0801376e <__sfputs_r>:
 801376e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013770:	4606      	mov	r6, r0
 8013772:	460f      	mov	r7, r1
 8013774:	4614      	mov	r4, r2
 8013776:	18d5      	adds	r5, r2, r3
 8013778:	42ac      	cmp	r4, r5
 801377a:	d101      	bne.n	8013780 <__sfputs_r+0x12>
 801377c:	2000      	movs	r0, #0
 801377e:	e007      	b.n	8013790 <__sfputs_r+0x22>
 8013780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013784:	463a      	mov	r2, r7
 8013786:	4630      	mov	r0, r6
 8013788:	f7ff ffda 	bl	8013740 <__sfputc_r>
 801378c:	1c43      	adds	r3, r0, #1
 801378e:	d1f3      	bne.n	8013778 <__sfputs_r+0xa>
 8013790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013794 <_vfiprintf_r>:
 8013794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013798:	460d      	mov	r5, r1
 801379a:	b09d      	sub	sp, #116	; 0x74
 801379c:	4614      	mov	r4, r2
 801379e:	4698      	mov	r8, r3
 80137a0:	4606      	mov	r6, r0
 80137a2:	b118      	cbz	r0, 80137ac <_vfiprintf_r+0x18>
 80137a4:	6a03      	ldr	r3, [r0, #32]
 80137a6:	b90b      	cbnz	r3, 80137ac <_vfiprintf_r+0x18>
 80137a8:	f7fe fa4c 	bl	8011c44 <__sinit>
 80137ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80137ae:	07d9      	lsls	r1, r3, #31
 80137b0:	d405      	bmi.n	80137be <_vfiprintf_r+0x2a>
 80137b2:	89ab      	ldrh	r3, [r5, #12]
 80137b4:	059a      	lsls	r2, r3, #22
 80137b6:	d402      	bmi.n	80137be <_vfiprintf_r+0x2a>
 80137b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80137ba:	f7fe fbd8 	bl	8011f6e <__retarget_lock_acquire_recursive>
 80137be:	89ab      	ldrh	r3, [r5, #12]
 80137c0:	071b      	lsls	r3, r3, #28
 80137c2:	d501      	bpl.n	80137c8 <_vfiprintf_r+0x34>
 80137c4:	692b      	ldr	r3, [r5, #16]
 80137c6:	b99b      	cbnz	r3, 80137f0 <_vfiprintf_r+0x5c>
 80137c8:	4629      	mov	r1, r5
 80137ca:	4630      	mov	r0, r6
 80137cc:	f000 f9e8 	bl	8013ba0 <__swsetup_r>
 80137d0:	b170      	cbz	r0, 80137f0 <_vfiprintf_r+0x5c>
 80137d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80137d4:	07dc      	lsls	r4, r3, #31
 80137d6:	d504      	bpl.n	80137e2 <_vfiprintf_r+0x4e>
 80137d8:	f04f 30ff 	mov.w	r0, #4294967295
 80137dc:	b01d      	add	sp, #116	; 0x74
 80137de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137e2:	89ab      	ldrh	r3, [r5, #12]
 80137e4:	0598      	lsls	r0, r3, #22
 80137e6:	d4f7      	bmi.n	80137d8 <_vfiprintf_r+0x44>
 80137e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80137ea:	f7fe fbc1 	bl	8011f70 <__retarget_lock_release_recursive>
 80137ee:	e7f3      	b.n	80137d8 <_vfiprintf_r+0x44>
 80137f0:	2300      	movs	r3, #0
 80137f2:	9309      	str	r3, [sp, #36]	; 0x24
 80137f4:	2320      	movs	r3, #32
 80137f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80137fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80137fe:	2330      	movs	r3, #48	; 0x30
 8013800:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80139b4 <_vfiprintf_r+0x220>
 8013804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013808:	f04f 0901 	mov.w	r9, #1
 801380c:	4623      	mov	r3, r4
 801380e:	469a      	mov	sl, r3
 8013810:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013814:	b10a      	cbz	r2, 801381a <_vfiprintf_r+0x86>
 8013816:	2a25      	cmp	r2, #37	; 0x25
 8013818:	d1f9      	bne.n	801380e <_vfiprintf_r+0x7a>
 801381a:	ebba 0b04 	subs.w	fp, sl, r4
 801381e:	d00b      	beq.n	8013838 <_vfiprintf_r+0xa4>
 8013820:	465b      	mov	r3, fp
 8013822:	4622      	mov	r2, r4
 8013824:	4629      	mov	r1, r5
 8013826:	4630      	mov	r0, r6
 8013828:	f7ff ffa1 	bl	801376e <__sfputs_r>
 801382c:	3001      	adds	r0, #1
 801382e:	f000 80a9 	beq.w	8013984 <_vfiprintf_r+0x1f0>
 8013832:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013834:	445a      	add	r2, fp
 8013836:	9209      	str	r2, [sp, #36]	; 0x24
 8013838:	f89a 3000 	ldrb.w	r3, [sl]
 801383c:	2b00      	cmp	r3, #0
 801383e:	f000 80a1 	beq.w	8013984 <_vfiprintf_r+0x1f0>
 8013842:	2300      	movs	r3, #0
 8013844:	f04f 32ff 	mov.w	r2, #4294967295
 8013848:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801384c:	f10a 0a01 	add.w	sl, sl, #1
 8013850:	9304      	str	r3, [sp, #16]
 8013852:	9307      	str	r3, [sp, #28]
 8013854:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013858:	931a      	str	r3, [sp, #104]	; 0x68
 801385a:	4654      	mov	r4, sl
 801385c:	2205      	movs	r2, #5
 801385e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013862:	4854      	ldr	r0, [pc, #336]	; (80139b4 <_vfiprintf_r+0x220>)
 8013864:	f7ec fd9c 	bl	80003a0 <memchr>
 8013868:	9a04      	ldr	r2, [sp, #16]
 801386a:	b9d8      	cbnz	r0, 80138a4 <_vfiprintf_r+0x110>
 801386c:	06d1      	lsls	r1, r2, #27
 801386e:	bf44      	itt	mi
 8013870:	2320      	movmi	r3, #32
 8013872:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013876:	0713      	lsls	r3, r2, #28
 8013878:	bf44      	itt	mi
 801387a:	232b      	movmi	r3, #43	; 0x2b
 801387c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013880:	f89a 3000 	ldrb.w	r3, [sl]
 8013884:	2b2a      	cmp	r3, #42	; 0x2a
 8013886:	d015      	beq.n	80138b4 <_vfiprintf_r+0x120>
 8013888:	9a07      	ldr	r2, [sp, #28]
 801388a:	4654      	mov	r4, sl
 801388c:	2000      	movs	r0, #0
 801388e:	f04f 0c0a 	mov.w	ip, #10
 8013892:	4621      	mov	r1, r4
 8013894:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013898:	3b30      	subs	r3, #48	; 0x30
 801389a:	2b09      	cmp	r3, #9
 801389c:	d94d      	bls.n	801393a <_vfiprintf_r+0x1a6>
 801389e:	b1b0      	cbz	r0, 80138ce <_vfiprintf_r+0x13a>
 80138a0:	9207      	str	r2, [sp, #28]
 80138a2:	e014      	b.n	80138ce <_vfiprintf_r+0x13a>
 80138a4:	eba0 0308 	sub.w	r3, r0, r8
 80138a8:	fa09 f303 	lsl.w	r3, r9, r3
 80138ac:	4313      	orrs	r3, r2
 80138ae:	9304      	str	r3, [sp, #16]
 80138b0:	46a2      	mov	sl, r4
 80138b2:	e7d2      	b.n	801385a <_vfiprintf_r+0xc6>
 80138b4:	9b03      	ldr	r3, [sp, #12]
 80138b6:	1d19      	adds	r1, r3, #4
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	9103      	str	r1, [sp, #12]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	bfbb      	ittet	lt
 80138c0:	425b      	neglt	r3, r3
 80138c2:	f042 0202 	orrlt.w	r2, r2, #2
 80138c6:	9307      	strge	r3, [sp, #28]
 80138c8:	9307      	strlt	r3, [sp, #28]
 80138ca:	bfb8      	it	lt
 80138cc:	9204      	strlt	r2, [sp, #16]
 80138ce:	7823      	ldrb	r3, [r4, #0]
 80138d0:	2b2e      	cmp	r3, #46	; 0x2e
 80138d2:	d10c      	bne.n	80138ee <_vfiprintf_r+0x15a>
 80138d4:	7863      	ldrb	r3, [r4, #1]
 80138d6:	2b2a      	cmp	r3, #42	; 0x2a
 80138d8:	d134      	bne.n	8013944 <_vfiprintf_r+0x1b0>
 80138da:	9b03      	ldr	r3, [sp, #12]
 80138dc:	1d1a      	adds	r2, r3, #4
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	9203      	str	r2, [sp, #12]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	bfb8      	it	lt
 80138e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80138ea:	3402      	adds	r4, #2
 80138ec:	9305      	str	r3, [sp, #20]
 80138ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80139c4 <_vfiprintf_r+0x230>
 80138f2:	7821      	ldrb	r1, [r4, #0]
 80138f4:	2203      	movs	r2, #3
 80138f6:	4650      	mov	r0, sl
 80138f8:	f7ec fd52 	bl	80003a0 <memchr>
 80138fc:	b138      	cbz	r0, 801390e <_vfiprintf_r+0x17a>
 80138fe:	9b04      	ldr	r3, [sp, #16]
 8013900:	eba0 000a 	sub.w	r0, r0, sl
 8013904:	2240      	movs	r2, #64	; 0x40
 8013906:	4082      	lsls	r2, r0
 8013908:	4313      	orrs	r3, r2
 801390a:	3401      	adds	r4, #1
 801390c:	9304      	str	r3, [sp, #16]
 801390e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013912:	4829      	ldr	r0, [pc, #164]	; (80139b8 <_vfiprintf_r+0x224>)
 8013914:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013918:	2206      	movs	r2, #6
 801391a:	f7ec fd41 	bl	80003a0 <memchr>
 801391e:	2800      	cmp	r0, #0
 8013920:	d03f      	beq.n	80139a2 <_vfiprintf_r+0x20e>
 8013922:	4b26      	ldr	r3, [pc, #152]	; (80139bc <_vfiprintf_r+0x228>)
 8013924:	bb1b      	cbnz	r3, 801396e <_vfiprintf_r+0x1da>
 8013926:	9b03      	ldr	r3, [sp, #12]
 8013928:	3307      	adds	r3, #7
 801392a:	f023 0307 	bic.w	r3, r3, #7
 801392e:	3308      	adds	r3, #8
 8013930:	9303      	str	r3, [sp, #12]
 8013932:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013934:	443b      	add	r3, r7
 8013936:	9309      	str	r3, [sp, #36]	; 0x24
 8013938:	e768      	b.n	801380c <_vfiprintf_r+0x78>
 801393a:	fb0c 3202 	mla	r2, ip, r2, r3
 801393e:	460c      	mov	r4, r1
 8013940:	2001      	movs	r0, #1
 8013942:	e7a6      	b.n	8013892 <_vfiprintf_r+0xfe>
 8013944:	2300      	movs	r3, #0
 8013946:	3401      	adds	r4, #1
 8013948:	9305      	str	r3, [sp, #20]
 801394a:	4619      	mov	r1, r3
 801394c:	f04f 0c0a 	mov.w	ip, #10
 8013950:	4620      	mov	r0, r4
 8013952:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013956:	3a30      	subs	r2, #48	; 0x30
 8013958:	2a09      	cmp	r2, #9
 801395a:	d903      	bls.n	8013964 <_vfiprintf_r+0x1d0>
 801395c:	2b00      	cmp	r3, #0
 801395e:	d0c6      	beq.n	80138ee <_vfiprintf_r+0x15a>
 8013960:	9105      	str	r1, [sp, #20]
 8013962:	e7c4      	b.n	80138ee <_vfiprintf_r+0x15a>
 8013964:	fb0c 2101 	mla	r1, ip, r1, r2
 8013968:	4604      	mov	r4, r0
 801396a:	2301      	movs	r3, #1
 801396c:	e7f0      	b.n	8013950 <_vfiprintf_r+0x1bc>
 801396e:	ab03      	add	r3, sp, #12
 8013970:	9300      	str	r3, [sp, #0]
 8013972:	462a      	mov	r2, r5
 8013974:	4b12      	ldr	r3, [pc, #72]	; (80139c0 <_vfiprintf_r+0x22c>)
 8013976:	a904      	add	r1, sp, #16
 8013978:	4630      	mov	r0, r6
 801397a:	f7fd fd2d 	bl	80113d8 <_printf_float>
 801397e:	4607      	mov	r7, r0
 8013980:	1c78      	adds	r0, r7, #1
 8013982:	d1d6      	bne.n	8013932 <_vfiprintf_r+0x19e>
 8013984:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013986:	07d9      	lsls	r1, r3, #31
 8013988:	d405      	bmi.n	8013996 <_vfiprintf_r+0x202>
 801398a:	89ab      	ldrh	r3, [r5, #12]
 801398c:	059a      	lsls	r2, r3, #22
 801398e:	d402      	bmi.n	8013996 <_vfiprintf_r+0x202>
 8013990:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013992:	f7fe faed 	bl	8011f70 <__retarget_lock_release_recursive>
 8013996:	89ab      	ldrh	r3, [r5, #12]
 8013998:	065b      	lsls	r3, r3, #25
 801399a:	f53f af1d 	bmi.w	80137d8 <_vfiprintf_r+0x44>
 801399e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80139a0:	e71c      	b.n	80137dc <_vfiprintf_r+0x48>
 80139a2:	ab03      	add	r3, sp, #12
 80139a4:	9300      	str	r3, [sp, #0]
 80139a6:	462a      	mov	r2, r5
 80139a8:	4b05      	ldr	r3, [pc, #20]	; (80139c0 <_vfiprintf_r+0x22c>)
 80139aa:	a904      	add	r1, sp, #16
 80139ac:	4630      	mov	r0, r6
 80139ae:	f7fd ff9b 	bl	80118e8 <_printf_i>
 80139b2:	e7e4      	b.n	801397e <_vfiprintf_r+0x1ea>
 80139b4:	0801883c 	.word	0x0801883c
 80139b8:	08018846 	.word	0x08018846
 80139bc:	080113d9 	.word	0x080113d9
 80139c0:	0801376f 	.word	0x0801376f
 80139c4:	08018842 	.word	0x08018842

080139c8 <__sflush_r>:
 80139c8:	898a      	ldrh	r2, [r1, #12]
 80139ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139ce:	4605      	mov	r5, r0
 80139d0:	0710      	lsls	r0, r2, #28
 80139d2:	460c      	mov	r4, r1
 80139d4:	d458      	bmi.n	8013a88 <__sflush_r+0xc0>
 80139d6:	684b      	ldr	r3, [r1, #4]
 80139d8:	2b00      	cmp	r3, #0
 80139da:	dc05      	bgt.n	80139e8 <__sflush_r+0x20>
 80139dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80139de:	2b00      	cmp	r3, #0
 80139e0:	dc02      	bgt.n	80139e8 <__sflush_r+0x20>
 80139e2:	2000      	movs	r0, #0
 80139e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80139ea:	2e00      	cmp	r6, #0
 80139ec:	d0f9      	beq.n	80139e2 <__sflush_r+0x1a>
 80139ee:	2300      	movs	r3, #0
 80139f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80139f4:	682f      	ldr	r7, [r5, #0]
 80139f6:	6a21      	ldr	r1, [r4, #32]
 80139f8:	602b      	str	r3, [r5, #0]
 80139fa:	d032      	beq.n	8013a62 <__sflush_r+0x9a>
 80139fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80139fe:	89a3      	ldrh	r3, [r4, #12]
 8013a00:	075a      	lsls	r2, r3, #29
 8013a02:	d505      	bpl.n	8013a10 <__sflush_r+0x48>
 8013a04:	6863      	ldr	r3, [r4, #4]
 8013a06:	1ac0      	subs	r0, r0, r3
 8013a08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013a0a:	b10b      	cbz	r3, 8013a10 <__sflush_r+0x48>
 8013a0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013a0e:	1ac0      	subs	r0, r0, r3
 8013a10:	2300      	movs	r3, #0
 8013a12:	4602      	mov	r2, r0
 8013a14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013a16:	6a21      	ldr	r1, [r4, #32]
 8013a18:	4628      	mov	r0, r5
 8013a1a:	47b0      	blx	r6
 8013a1c:	1c43      	adds	r3, r0, #1
 8013a1e:	89a3      	ldrh	r3, [r4, #12]
 8013a20:	d106      	bne.n	8013a30 <__sflush_r+0x68>
 8013a22:	6829      	ldr	r1, [r5, #0]
 8013a24:	291d      	cmp	r1, #29
 8013a26:	d82b      	bhi.n	8013a80 <__sflush_r+0xb8>
 8013a28:	4a29      	ldr	r2, [pc, #164]	; (8013ad0 <__sflush_r+0x108>)
 8013a2a:	410a      	asrs	r2, r1
 8013a2c:	07d6      	lsls	r6, r2, #31
 8013a2e:	d427      	bmi.n	8013a80 <__sflush_r+0xb8>
 8013a30:	2200      	movs	r2, #0
 8013a32:	6062      	str	r2, [r4, #4]
 8013a34:	04d9      	lsls	r1, r3, #19
 8013a36:	6922      	ldr	r2, [r4, #16]
 8013a38:	6022      	str	r2, [r4, #0]
 8013a3a:	d504      	bpl.n	8013a46 <__sflush_r+0x7e>
 8013a3c:	1c42      	adds	r2, r0, #1
 8013a3e:	d101      	bne.n	8013a44 <__sflush_r+0x7c>
 8013a40:	682b      	ldr	r3, [r5, #0]
 8013a42:	b903      	cbnz	r3, 8013a46 <__sflush_r+0x7e>
 8013a44:	6560      	str	r0, [r4, #84]	; 0x54
 8013a46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013a48:	602f      	str	r7, [r5, #0]
 8013a4a:	2900      	cmp	r1, #0
 8013a4c:	d0c9      	beq.n	80139e2 <__sflush_r+0x1a>
 8013a4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013a52:	4299      	cmp	r1, r3
 8013a54:	d002      	beq.n	8013a5c <__sflush_r+0x94>
 8013a56:	4628      	mov	r0, r5
 8013a58:	f7ff f89e 	bl	8012b98 <_free_r>
 8013a5c:	2000      	movs	r0, #0
 8013a5e:	6360      	str	r0, [r4, #52]	; 0x34
 8013a60:	e7c0      	b.n	80139e4 <__sflush_r+0x1c>
 8013a62:	2301      	movs	r3, #1
 8013a64:	4628      	mov	r0, r5
 8013a66:	47b0      	blx	r6
 8013a68:	1c41      	adds	r1, r0, #1
 8013a6a:	d1c8      	bne.n	80139fe <__sflush_r+0x36>
 8013a6c:	682b      	ldr	r3, [r5, #0]
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d0c5      	beq.n	80139fe <__sflush_r+0x36>
 8013a72:	2b1d      	cmp	r3, #29
 8013a74:	d001      	beq.n	8013a7a <__sflush_r+0xb2>
 8013a76:	2b16      	cmp	r3, #22
 8013a78:	d101      	bne.n	8013a7e <__sflush_r+0xb6>
 8013a7a:	602f      	str	r7, [r5, #0]
 8013a7c:	e7b1      	b.n	80139e2 <__sflush_r+0x1a>
 8013a7e:	89a3      	ldrh	r3, [r4, #12]
 8013a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013a84:	81a3      	strh	r3, [r4, #12]
 8013a86:	e7ad      	b.n	80139e4 <__sflush_r+0x1c>
 8013a88:	690f      	ldr	r7, [r1, #16]
 8013a8a:	2f00      	cmp	r7, #0
 8013a8c:	d0a9      	beq.n	80139e2 <__sflush_r+0x1a>
 8013a8e:	0793      	lsls	r3, r2, #30
 8013a90:	680e      	ldr	r6, [r1, #0]
 8013a92:	bf08      	it	eq
 8013a94:	694b      	ldreq	r3, [r1, #20]
 8013a96:	600f      	str	r7, [r1, #0]
 8013a98:	bf18      	it	ne
 8013a9a:	2300      	movne	r3, #0
 8013a9c:	eba6 0807 	sub.w	r8, r6, r7
 8013aa0:	608b      	str	r3, [r1, #8]
 8013aa2:	f1b8 0f00 	cmp.w	r8, #0
 8013aa6:	dd9c      	ble.n	80139e2 <__sflush_r+0x1a>
 8013aa8:	6a21      	ldr	r1, [r4, #32]
 8013aaa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013aac:	4643      	mov	r3, r8
 8013aae:	463a      	mov	r2, r7
 8013ab0:	4628      	mov	r0, r5
 8013ab2:	47b0      	blx	r6
 8013ab4:	2800      	cmp	r0, #0
 8013ab6:	dc06      	bgt.n	8013ac6 <__sflush_r+0xfe>
 8013ab8:	89a3      	ldrh	r3, [r4, #12]
 8013aba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013abe:	81a3      	strh	r3, [r4, #12]
 8013ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8013ac4:	e78e      	b.n	80139e4 <__sflush_r+0x1c>
 8013ac6:	4407      	add	r7, r0
 8013ac8:	eba8 0800 	sub.w	r8, r8, r0
 8013acc:	e7e9      	b.n	8013aa2 <__sflush_r+0xda>
 8013ace:	bf00      	nop
 8013ad0:	dfbffffe 	.word	0xdfbffffe

08013ad4 <_fflush_r>:
 8013ad4:	b538      	push	{r3, r4, r5, lr}
 8013ad6:	690b      	ldr	r3, [r1, #16]
 8013ad8:	4605      	mov	r5, r0
 8013ada:	460c      	mov	r4, r1
 8013adc:	b913      	cbnz	r3, 8013ae4 <_fflush_r+0x10>
 8013ade:	2500      	movs	r5, #0
 8013ae0:	4628      	mov	r0, r5
 8013ae2:	bd38      	pop	{r3, r4, r5, pc}
 8013ae4:	b118      	cbz	r0, 8013aee <_fflush_r+0x1a>
 8013ae6:	6a03      	ldr	r3, [r0, #32]
 8013ae8:	b90b      	cbnz	r3, 8013aee <_fflush_r+0x1a>
 8013aea:	f7fe f8ab 	bl	8011c44 <__sinit>
 8013aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d0f3      	beq.n	8013ade <_fflush_r+0xa>
 8013af6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013af8:	07d0      	lsls	r0, r2, #31
 8013afa:	d404      	bmi.n	8013b06 <_fflush_r+0x32>
 8013afc:	0599      	lsls	r1, r3, #22
 8013afe:	d402      	bmi.n	8013b06 <_fflush_r+0x32>
 8013b00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013b02:	f7fe fa34 	bl	8011f6e <__retarget_lock_acquire_recursive>
 8013b06:	4628      	mov	r0, r5
 8013b08:	4621      	mov	r1, r4
 8013b0a:	f7ff ff5d 	bl	80139c8 <__sflush_r>
 8013b0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013b10:	07da      	lsls	r2, r3, #31
 8013b12:	4605      	mov	r5, r0
 8013b14:	d4e4      	bmi.n	8013ae0 <_fflush_r+0xc>
 8013b16:	89a3      	ldrh	r3, [r4, #12]
 8013b18:	059b      	lsls	r3, r3, #22
 8013b1a:	d4e1      	bmi.n	8013ae0 <_fflush_r+0xc>
 8013b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013b1e:	f7fe fa27 	bl	8011f70 <__retarget_lock_release_recursive>
 8013b22:	e7dd      	b.n	8013ae0 <_fflush_r+0xc>

08013b24 <__swbuf_r>:
 8013b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b26:	460e      	mov	r6, r1
 8013b28:	4614      	mov	r4, r2
 8013b2a:	4605      	mov	r5, r0
 8013b2c:	b118      	cbz	r0, 8013b36 <__swbuf_r+0x12>
 8013b2e:	6a03      	ldr	r3, [r0, #32]
 8013b30:	b90b      	cbnz	r3, 8013b36 <__swbuf_r+0x12>
 8013b32:	f7fe f887 	bl	8011c44 <__sinit>
 8013b36:	69a3      	ldr	r3, [r4, #24]
 8013b38:	60a3      	str	r3, [r4, #8]
 8013b3a:	89a3      	ldrh	r3, [r4, #12]
 8013b3c:	071a      	lsls	r2, r3, #28
 8013b3e:	d525      	bpl.n	8013b8c <__swbuf_r+0x68>
 8013b40:	6923      	ldr	r3, [r4, #16]
 8013b42:	b31b      	cbz	r3, 8013b8c <__swbuf_r+0x68>
 8013b44:	6823      	ldr	r3, [r4, #0]
 8013b46:	6922      	ldr	r2, [r4, #16]
 8013b48:	1a98      	subs	r0, r3, r2
 8013b4a:	6963      	ldr	r3, [r4, #20]
 8013b4c:	b2f6      	uxtb	r6, r6
 8013b4e:	4283      	cmp	r3, r0
 8013b50:	4637      	mov	r7, r6
 8013b52:	dc04      	bgt.n	8013b5e <__swbuf_r+0x3a>
 8013b54:	4621      	mov	r1, r4
 8013b56:	4628      	mov	r0, r5
 8013b58:	f7ff ffbc 	bl	8013ad4 <_fflush_r>
 8013b5c:	b9e0      	cbnz	r0, 8013b98 <__swbuf_r+0x74>
 8013b5e:	68a3      	ldr	r3, [r4, #8]
 8013b60:	3b01      	subs	r3, #1
 8013b62:	60a3      	str	r3, [r4, #8]
 8013b64:	6823      	ldr	r3, [r4, #0]
 8013b66:	1c5a      	adds	r2, r3, #1
 8013b68:	6022      	str	r2, [r4, #0]
 8013b6a:	701e      	strb	r6, [r3, #0]
 8013b6c:	6962      	ldr	r2, [r4, #20]
 8013b6e:	1c43      	adds	r3, r0, #1
 8013b70:	429a      	cmp	r2, r3
 8013b72:	d004      	beq.n	8013b7e <__swbuf_r+0x5a>
 8013b74:	89a3      	ldrh	r3, [r4, #12]
 8013b76:	07db      	lsls	r3, r3, #31
 8013b78:	d506      	bpl.n	8013b88 <__swbuf_r+0x64>
 8013b7a:	2e0a      	cmp	r6, #10
 8013b7c:	d104      	bne.n	8013b88 <__swbuf_r+0x64>
 8013b7e:	4621      	mov	r1, r4
 8013b80:	4628      	mov	r0, r5
 8013b82:	f7ff ffa7 	bl	8013ad4 <_fflush_r>
 8013b86:	b938      	cbnz	r0, 8013b98 <__swbuf_r+0x74>
 8013b88:	4638      	mov	r0, r7
 8013b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b8c:	4621      	mov	r1, r4
 8013b8e:	4628      	mov	r0, r5
 8013b90:	f000 f806 	bl	8013ba0 <__swsetup_r>
 8013b94:	2800      	cmp	r0, #0
 8013b96:	d0d5      	beq.n	8013b44 <__swbuf_r+0x20>
 8013b98:	f04f 37ff 	mov.w	r7, #4294967295
 8013b9c:	e7f4      	b.n	8013b88 <__swbuf_r+0x64>
	...

08013ba0 <__swsetup_r>:
 8013ba0:	b538      	push	{r3, r4, r5, lr}
 8013ba2:	4b2a      	ldr	r3, [pc, #168]	; (8013c4c <__swsetup_r+0xac>)
 8013ba4:	4605      	mov	r5, r0
 8013ba6:	6818      	ldr	r0, [r3, #0]
 8013ba8:	460c      	mov	r4, r1
 8013baa:	b118      	cbz	r0, 8013bb4 <__swsetup_r+0x14>
 8013bac:	6a03      	ldr	r3, [r0, #32]
 8013bae:	b90b      	cbnz	r3, 8013bb4 <__swsetup_r+0x14>
 8013bb0:	f7fe f848 	bl	8011c44 <__sinit>
 8013bb4:	89a3      	ldrh	r3, [r4, #12]
 8013bb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013bba:	0718      	lsls	r0, r3, #28
 8013bbc:	d422      	bmi.n	8013c04 <__swsetup_r+0x64>
 8013bbe:	06d9      	lsls	r1, r3, #27
 8013bc0:	d407      	bmi.n	8013bd2 <__swsetup_r+0x32>
 8013bc2:	2309      	movs	r3, #9
 8013bc4:	602b      	str	r3, [r5, #0]
 8013bc6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013bca:	81a3      	strh	r3, [r4, #12]
 8013bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8013bd0:	e034      	b.n	8013c3c <__swsetup_r+0x9c>
 8013bd2:	0758      	lsls	r0, r3, #29
 8013bd4:	d512      	bpl.n	8013bfc <__swsetup_r+0x5c>
 8013bd6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013bd8:	b141      	cbz	r1, 8013bec <__swsetup_r+0x4c>
 8013bda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bde:	4299      	cmp	r1, r3
 8013be0:	d002      	beq.n	8013be8 <__swsetup_r+0x48>
 8013be2:	4628      	mov	r0, r5
 8013be4:	f7fe ffd8 	bl	8012b98 <_free_r>
 8013be8:	2300      	movs	r3, #0
 8013bea:	6363      	str	r3, [r4, #52]	; 0x34
 8013bec:	89a3      	ldrh	r3, [r4, #12]
 8013bee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013bf2:	81a3      	strh	r3, [r4, #12]
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	6063      	str	r3, [r4, #4]
 8013bf8:	6923      	ldr	r3, [r4, #16]
 8013bfa:	6023      	str	r3, [r4, #0]
 8013bfc:	89a3      	ldrh	r3, [r4, #12]
 8013bfe:	f043 0308 	orr.w	r3, r3, #8
 8013c02:	81a3      	strh	r3, [r4, #12]
 8013c04:	6923      	ldr	r3, [r4, #16]
 8013c06:	b94b      	cbnz	r3, 8013c1c <__swsetup_r+0x7c>
 8013c08:	89a3      	ldrh	r3, [r4, #12]
 8013c0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013c0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013c12:	d003      	beq.n	8013c1c <__swsetup_r+0x7c>
 8013c14:	4621      	mov	r1, r4
 8013c16:	4628      	mov	r0, r5
 8013c18:	f000 f912 	bl	8013e40 <__smakebuf_r>
 8013c1c:	89a0      	ldrh	r0, [r4, #12]
 8013c1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013c22:	f010 0301 	ands.w	r3, r0, #1
 8013c26:	d00a      	beq.n	8013c3e <__swsetup_r+0x9e>
 8013c28:	2300      	movs	r3, #0
 8013c2a:	60a3      	str	r3, [r4, #8]
 8013c2c:	6963      	ldr	r3, [r4, #20]
 8013c2e:	425b      	negs	r3, r3
 8013c30:	61a3      	str	r3, [r4, #24]
 8013c32:	6923      	ldr	r3, [r4, #16]
 8013c34:	b943      	cbnz	r3, 8013c48 <__swsetup_r+0xa8>
 8013c36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013c3a:	d1c4      	bne.n	8013bc6 <__swsetup_r+0x26>
 8013c3c:	bd38      	pop	{r3, r4, r5, pc}
 8013c3e:	0781      	lsls	r1, r0, #30
 8013c40:	bf58      	it	pl
 8013c42:	6963      	ldrpl	r3, [r4, #20]
 8013c44:	60a3      	str	r3, [r4, #8]
 8013c46:	e7f4      	b.n	8013c32 <__swsetup_r+0x92>
 8013c48:	2000      	movs	r0, #0
 8013c4a:	e7f7      	b.n	8013c3c <__swsetup_r+0x9c>
 8013c4c:	24000470 	.word	0x24000470

08013c50 <memmove>:
 8013c50:	4288      	cmp	r0, r1
 8013c52:	b510      	push	{r4, lr}
 8013c54:	eb01 0402 	add.w	r4, r1, r2
 8013c58:	d902      	bls.n	8013c60 <memmove+0x10>
 8013c5a:	4284      	cmp	r4, r0
 8013c5c:	4623      	mov	r3, r4
 8013c5e:	d807      	bhi.n	8013c70 <memmove+0x20>
 8013c60:	1e43      	subs	r3, r0, #1
 8013c62:	42a1      	cmp	r1, r4
 8013c64:	d008      	beq.n	8013c78 <memmove+0x28>
 8013c66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013c6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013c6e:	e7f8      	b.n	8013c62 <memmove+0x12>
 8013c70:	4402      	add	r2, r0
 8013c72:	4601      	mov	r1, r0
 8013c74:	428a      	cmp	r2, r1
 8013c76:	d100      	bne.n	8013c7a <memmove+0x2a>
 8013c78:	bd10      	pop	{r4, pc}
 8013c7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013c7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013c82:	e7f7      	b.n	8013c74 <memmove+0x24>

08013c84 <_raise_r>:
 8013c84:	291f      	cmp	r1, #31
 8013c86:	b538      	push	{r3, r4, r5, lr}
 8013c88:	4604      	mov	r4, r0
 8013c8a:	460d      	mov	r5, r1
 8013c8c:	d904      	bls.n	8013c98 <_raise_r+0x14>
 8013c8e:	2316      	movs	r3, #22
 8013c90:	6003      	str	r3, [r0, #0]
 8013c92:	f04f 30ff 	mov.w	r0, #4294967295
 8013c96:	bd38      	pop	{r3, r4, r5, pc}
 8013c98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8013c9a:	b112      	cbz	r2, 8013ca2 <_raise_r+0x1e>
 8013c9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013ca0:	b94b      	cbnz	r3, 8013cb6 <_raise_r+0x32>
 8013ca2:	4620      	mov	r0, r4
 8013ca4:	f000 f830 	bl	8013d08 <_getpid_r>
 8013ca8:	462a      	mov	r2, r5
 8013caa:	4601      	mov	r1, r0
 8013cac:	4620      	mov	r0, r4
 8013cae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013cb2:	f000 b817 	b.w	8013ce4 <_kill_r>
 8013cb6:	2b01      	cmp	r3, #1
 8013cb8:	d00a      	beq.n	8013cd0 <_raise_r+0x4c>
 8013cba:	1c59      	adds	r1, r3, #1
 8013cbc:	d103      	bne.n	8013cc6 <_raise_r+0x42>
 8013cbe:	2316      	movs	r3, #22
 8013cc0:	6003      	str	r3, [r0, #0]
 8013cc2:	2001      	movs	r0, #1
 8013cc4:	e7e7      	b.n	8013c96 <_raise_r+0x12>
 8013cc6:	2400      	movs	r4, #0
 8013cc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013ccc:	4628      	mov	r0, r5
 8013cce:	4798      	blx	r3
 8013cd0:	2000      	movs	r0, #0
 8013cd2:	e7e0      	b.n	8013c96 <_raise_r+0x12>

08013cd4 <raise>:
 8013cd4:	4b02      	ldr	r3, [pc, #8]	; (8013ce0 <raise+0xc>)
 8013cd6:	4601      	mov	r1, r0
 8013cd8:	6818      	ldr	r0, [r3, #0]
 8013cda:	f7ff bfd3 	b.w	8013c84 <_raise_r>
 8013cde:	bf00      	nop
 8013ce0:	24000470 	.word	0x24000470

08013ce4 <_kill_r>:
 8013ce4:	b538      	push	{r3, r4, r5, lr}
 8013ce6:	4d07      	ldr	r5, [pc, #28]	; (8013d04 <_kill_r+0x20>)
 8013ce8:	2300      	movs	r3, #0
 8013cea:	4604      	mov	r4, r0
 8013cec:	4608      	mov	r0, r1
 8013cee:	4611      	mov	r1, r2
 8013cf0:	602b      	str	r3, [r5, #0]
 8013cf2:	f7f3 f8a1 	bl	8006e38 <_kill>
 8013cf6:	1c43      	adds	r3, r0, #1
 8013cf8:	d102      	bne.n	8013d00 <_kill_r+0x1c>
 8013cfa:	682b      	ldr	r3, [r5, #0]
 8013cfc:	b103      	cbz	r3, 8013d00 <_kill_r+0x1c>
 8013cfe:	6023      	str	r3, [r4, #0]
 8013d00:	bd38      	pop	{r3, r4, r5, pc}
 8013d02:	bf00      	nop
 8013d04:	2400d6f0 	.word	0x2400d6f0

08013d08 <_getpid_r>:
 8013d08:	f7f3 b894 	b.w	8006e34 <_getpid>

08013d0c <_sbrk_r>:
 8013d0c:	b538      	push	{r3, r4, r5, lr}
 8013d0e:	4d06      	ldr	r5, [pc, #24]	; (8013d28 <_sbrk_r+0x1c>)
 8013d10:	2300      	movs	r3, #0
 8013d12:	4604      	mov	r4, r0
 8013d14:	4608      	mov	r0, r1
 8013d16:	602b      	str	r3, [r5, #0]
 8013d18:	f7f3 f8c8 	bl	8006eac <_sbrk>
 8013d1c:	1c43      	adds	r3, r0, #1
 8013d1e:	d102      	bne.n	8013d26 <_sbrk_r+0x1a>
 8013d20:	682b      	ldr	r3, [r5, #0]
 8013d22:	b103      	cbz	r3, 8013d26 <_sbrk_r+0x1a>
 8013d24:	6023      	str	r3, [r4, #0]
 8013d26:	bd38      	pop	{r3, r4, r5, pc}
 8013d28:	2400d6f0 	.word	0x2400d6f0

08013d2c <_calloc_r>:
 8013d2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013d2e:	fba1 2402 	umull	r2, r4, r1, r2
 8013d32:	b94c      	cbnz	r4, 8013d48 <_calloc_r+0x1c>
 8013d34:	4611      	mov	r1, r2
 8013d36:	9201      	str	r2, [sp, #4]
 8013d38:	f7fe ffa2 	bl	8012c80 <_malloc_r>
 8013d3c:	9a01      	ldr	r2, [sp, #4]
 8013d3e:	4605      	mov	r5, r0
 8013d40:	b930      	cbnz	r0, 8013d50 <_calloc_r+0x24>
 8013d42:	4628      	mov	r0, r5
 8013d44:	b003      	add	sp, #12
 8013d46:	bd30      	pop	{r4, r5, pc}
 8013d48:	220c      	movs	r2, #12
 8013d4a:	6002      	str	r2, [r0, #0]
 8013d4c:	2500      	movs	r5, #0
 8013d4e:	e7f8      	b.n	8013d42 <_calloc_r+0x16>
 8013d50:	4621      	mov	r1, r4
 8013d52:	f7fe f822 	bl	8011d9a <memset>
 8013d56:	e7f4      	b.n	8013d42 <_calloc_r+0x16>

08013d58 <__ascii_mbtowc>:
 8013d58:	b082      	sub	sp, #8
 8013d5a:	b901      	cbnz	r1, 8013d5e <__ascii_mbtowc+0x6>
 8013d5c:	a901      	add	r1, sp, #4
 8013d5e:	b142      	cbz	r2, 8013d72 <__ascii_mbtowc+0x1a>
 8013d60:	b14b      	cbz	r3, 8013d76 <__ascii_mbtowc+0x1e>
 8013d62:	7813      	ldrb	r3, [r2, #0]
 8013d64:	600b      	str	r3, [r1, #0]
 8013d66:	7812      	ldrb	r2, [r2, #0]
 8013d68:	1e10      	subs	r0, r2, #0
 8013d6a:	bf18      	it	ne
 8013d6c:	2001      	movne	r0, #1
 8013d6e:	b002      	add	sp, #8
 8013d70:	4770      	bx	lr
 8013d72:	4610      	mov	r0, r2
 8013d74:	e7fb      	b.n	8013d6e <__ascii_mbtowc+0x16>
 8013d76:	f06f 0001 	mvn.w	r0, #1
 8013d7a:	e7f8      	b.n	8013d6e <__ascii_mbtowc+0x16>

08013d7c <_realloc_r>:
 8013d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d80:	4680      	mov	r8, r0
 8013d82:	4614      	mov	r4, r2
 8013d84:	460e      	mov	r6, r1
 8013d86:	b921      	cbnz	r1, 8013d92 <_realloc_r+0x16>
 8013d88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013d8c:	4611      	mov	r1, r2
 8013d8e:	f7fe bf77 	b.w	8012c80 <_malloc_r>
 8013d92:	b92a      	cbnz	r2, 8013da0 <_realloc_r+0x24>
 8013d94:	f7fe ff00 	bl	8012b98 <_free_r>
 8013d98:	4625      	mov	r5, r4
 8013d9a:	4628      	mov	r0, r5
 8013d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013da0:	f000 f8ac 	bl	8013efc <_malloc_usable_size_r>
 8013da4:	4284      	cmp	r4, r0
 8013da6:	4607      	mov	r7, r0
 8013da8:	d802      	bhi.n	8013db0 <_realloc_r+0x34>
 8013daa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013dae:	d812      	bhi.n	8013dd6 <_realloc_r+0x5a>
 8013db0:	4621      	mov	r1, r4
 8013db2:	4640      	mov	r0, r8
 8013db4:	f7fe ff64 	bl	8012c80 <_malloc_r>
 8013db8:	4605      	mov	r5, r0
 8013dba:	2800      	cmp	r0, #0
 8013dbc:	d0ed      	beq.n	8013d9a <_realloc_r+0x1e>
 8013dbe:	42bc      	cmp	r4, r7
 8013dc0:	4622      	mov	r2, r4
 8013dc2:	4631      	mov	r1, r6
 8013dc4:	bf28      	it	cs
 8013dc6:	463a      	movcs	r2, r7
 8013dc8:	f7fe f8db 	bl	8011f82 <memcpy>
 8013dcc:	4631      	mov	r1, r6
 8013dce:	4640      	mov	r0, r8
 8013dd0:	f7fe fee2 	bl	8012b98 <_free_r>
 8013dd4:	e7e1      	b.n	8013d9a <_realloc_r+0x1e>
 8013dd6:	4635      	mov	r5, r6
 8013dd8:	e7df      	b.n	8013d9a <_realloc_r+0x1e>

08013dda <__ascii_wctomb>:
 8013dda:	b149      	cbz	r1, 8013df0 <__ascii_wctomb+0x16>
 8013ddc:	2aff      	cmp	r2, #255	; 0xff
 8013dde:	bf85      	ittet	hi
 8013de0:	238a      	movhi	r3, #138	; 0x8a
 8013de2:	6003      	strhi	r3, [r0, #0]
 8013de4:	700a      	strbls	r2, [r1, #0]
 8013de6:	f04f 30ff 	movhi.w	r0, #4294967295
 8013dea:	bf98      	it	ls
 8013dec:	2001      	movls	r0, #1
 8013dee:	4770      	bx	lr
 8013df0:	4608      	mov	r0, r1
 8013df2:	4770      	bx	lr

08013df4 <__swhatbuf_r>:
 8013df4:	b570      	push	{r4, r5, r6, lr}
 8013df6:	460c      	mov	r4, r1
 8013df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dfc:	2900      	cmp	r1, #0
 8013dfe:	b096      	sub	sp, #88	; 0x58
 8013e00:	4615      	mov	r5, r2
 8013e02:	461e      	mov	r6, r3
 8013e04:	da0d      	bge.n	8013e22 <__swhatbuf_r+0x2e>
 8013e06:	89a3      	ldrh	r3, [r4, #12]
 8013e08:	f013 0f80 	tst.w	r3, #128	; 0x80
 8013e0c:	f04f 0100 	mov.w	r1, #0
 8013e10:	bf0c      	ite	eq
 8013e12:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8013e16:	2340      	movne	r3, #64	; 0x40
 8013e18:	2000      	movs	r0, #0
 8013e1a:	6031      	str	r1, [r6, #0]
 8013e1c:	602b      	str	r3, [r5, #0]
 8013e1e:	b016      	add	sp, #88	; 0x58
 8013e20:	bd70      	pop	{r4, r5, r6, pc}
 8013e22:	466a      	mov	r2, sp
 8013e24:	f000 f848 	bl	8013eb8 <_fstat_r>
 8013e28:	2800      	cmp	r0, #0
 8013e2a:	dbec      	blt.n	8013e06 <__swhatbuf_r+0x12>
 8013e2c:	9901      	ldr	r1, [sp, #4]
 8013e2e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8013e32:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8013e36:	4259      	negs	r1, r3
 8013e38:	4159      	adcs	r1, r3
 8013e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013e3e:	e7eb      	b.n	8013e18 <__swhatbuf_r+0x24>

08013e40 <__smakebuf_r>:
 8013e40:	898b      	ldrh	r3, [r1, #12]
 8013e42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013e44:	079d      	lsls	r5, r3, #30
 8013e46:	4606      	mov	r6, r0
 8013e48:	460c      	mov	r4, r1
 8013e4a:	d507      	bpl.n	8013e5c <__smakebuf_r+0x1c>
 8013e4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013e50:	6023      	str	r3, [r4, #0]
 8013e52:	6123      	str	r3, [r4, #16]
 8013e54:	2301      	movs	r3, #1
 8013e56:	6163      	str	r3, [r4, #20]
 8013e58:	b002      	add	sp, #8
 8013e5a:	bd70      	pop	{r4, r5, r6, pc}
 8013e5c:	ab01      	add	r3, sp, #4
 8013e5e:	466a      	mov	r2, sp
 8013e60:	f7ff ffc8 	bl	8013df4 <__swhatbuf_r>
 8013e64:	9900      	ldr	r1, [sp, #0]
 8013e66:	4605      	mov	r5, r0
 8013e68:	4630      	mov	r0, r6
 8013e6a:	f7fe ff09 	bl	8012c80 <_malloc_r>
 8013e6e:	b948      	cbnz	r0, 8013e84 <__smakebuf_r+0x44>
 8013e70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e74:	059a      	lsls	r2, r3, #22
 8013e76:	d4ef      	bmi.n	8013e58 <__smakebuf_r+0x18>
 8013e78:	f023 0303 	bic.w	r3, r3, #3
 8013e7c:	f043 0302 	orr.w	r3, r3, #2
 8013e80:	81a3      	strh	r3, [r4, #12]
 8013e82:	e7e3      	b.n	8013e4c <__smakebuf_r+0xc>
 8013e84:	89a3      	ldrh	r3, [r4, #12]
 8013e86:	6020      	str	r0, [r4, #0]
 8013e88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013e8c:	81a3      	strh	r3, [r4, #12]
 8013e8e:	9b00      	ldr	r3, [sp, #0]
 8013e90:	6163      	str	r3, [r4, #20]
 8013e92:	9b01      	ldr	r3, [sp, #4]
 8013e94:	6120      	str	r0, [r4, #16]
 8013e96:	b15b      	cbz	r3, 8013eb0 <__smakebuf_r+0x70>
 8013e98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e9c:	4630      	mov	r0, r6
 8013e9e:	f000 f81d 	bl	8013edc <_isatty_r>
 8013ea2:	b128      	cbz	r0, 8013eb0 <__smakebuf_r+0x70>
 8013ea4:	89a3      	ldrh	r3, [r4, #12]
 8013ea6:	f023 0303 	bic.w	r3, r3, #3
 8013eaa:	f043 0301 	orr.w	r3, r3, #1
 8013eae:	81a3      	strh	r3, [r4, #12]
 8013eb0:	89a3      	ldrh	r3, [r4, #12]
 8013eb2:	431d      	orrs	r5, r3
 8013eb4:	81a5      	strh	r5, [r4, #12]
 8013eb6:	e7cf      	b.n	8013e58 <__smakebuf_r+0x18>

08013eb8 <_fstat_r>:
 8013eb8:	b538      	push	{r3, r4, r5, lr}
 8013eba:	4d07      	ldr	r5, [pc, #28]	; (8013ed8 <_fstat_r+0x20>)
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	4604      	mov	r4, r0
 8013ec0:	4608      	mov	r0, r1
 8013ec2:	4611      	mov	r1, r2
 8013ec4:	602b      	str	r3, [r5, #0]
 8013ec6:	f7f2 ffe7 	bl	8006e98 <_fstat>
 8013eca:	1c43      	adds	r3, r0, #1
 8013ecc:	d102      	bne.n	8013ed4 <_fstat_r+0x1c>
 8013ece:	682b      	ldr	r3, [r5, #0]
 8013ed0:	b103      	cbz	r3, 8013ed4 <_fstat_r+0x1c>
 8013ed2:	6023      	str	r3, [r4, #0]
 8013ed4:	bd38      	pop	{r3, r4, r5, pc}
 8013ed6:	bf00      	nop
 8013ed8:	2400d6f0 	.word	0x2400d6f0

08013edc <_isatty_r>:
 8013edc:	b538      	push	{r3, r4, r5, lr}
 8013ede:	4d06      	ldr	r5, [pc, #24]	; (8013ef8 <_isatty_r+0x1c>)
 8013ee0:	2300      	movs	r3, #0
 8013ee2:	4604      	mov	r4, r0
 8013ee4:	4608      	mov	r0, r1
 8013ee6:	602b      	str	r3, [r5, #0]
 8013ee8:	f7f2 ffdc 	bl	8006ea4 <_isatty>
 8013eec:	1c43      	adds	r3, r0, #1
 8013eee:	d102      	bne.n	8013ef6 <_isatty_r+0x1a>
 8013ef0:	682b      	ldr	r3, [r5, #0]
 8013ef2:	b103      	cbz	r3, 8013ef6 <_isatty_r+0x1a>
 8013ef4:	6023      	str	r3, [r4, #0]
 8013ef6:	bd38      	pop	{r3, r4, r5, pc}
 8013ef8:	2400d6f0 	.word	0x2400d6f0

08013efc <_malloc_usable_size_r>:
 8013efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013f00:	1f18      	subs	r0, r3, #4
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	bfbc      	itt	lt
 8013f06:	580b      	ldrlt	r3, [r1, r0]
 8013f08:	18c0      	addlt	r0, r0, r3
 8013f0a:	4770      	bx	lr
 8013f0c:	0000      	movs	r0, r0
	...

08013f10 <log10>:
 8013f10:	b508      	push	{r3, lr}
 8013f12:	ed2d 8b02 	vpush	{d8}
 8013f16:	eeb0 8b40 	vmov.f64	d8, d0
 8013f1a:	f000 fad5 	bl	80144c8 <__ieee754_log10>
 8013f1e:	eeb4 8b48 	vcmp.f64	d8, d8
 8013f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f26:	d60f      	bvs.n	8013f48 <log10+0x38>
 8013f28:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8013f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f30:	d80a      	bhi.n	8013f48 <log10+0x38>
 8013f32:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f3a:	d108      	bne.n	8013f4e <log10+0x3e>
 8013f3c:	f7fd ffec 	bl	8011f18 <__errno>
 8013f40:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013f68 <log10+0x58>
 8013f44:	2322      	movs	r3, #34	; 0x22
 8013f46:	6003      	str	r3, [r0, #0]
 8013f48:	ecbd 8b02 	vpop	{d8}
 8013f4c:	bd08      	pop	{r3, pc}
 8013f4e:	f7fd ffe3 	bl	8011f18 <__errno>
 8013f52:	ecbd 8b02 	vpop	{d8}
 8013f56:	2321      	movs	r3, #33	; 0x21
 8013f58:	6003      	str	r3, [r0, #0]
 8013f5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013f5e:	4804      	ldr	r0, [pc, #16]	; (8013f70 <log10+0x60>)
 8013f60:	f000 b8a2 	b.w	80140a8 <nan>
 8013f64:	f3af 8000 	nop.w
 8013f68:	00000000 	.word	0x00000000
 8013f6c:	fff00000 	.word	0xfff00000
 8013f70:	0801846f 	.word	0x0801846f
 8013f74:	00000000 	.word	0x00000000

08013f78 <cos>:
 8013f78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013f7a:	eeb0 7b40 	vmov.f64	d7, d0
 8013f7e:	ee17 3a90 	vmov	r3, s15
 8013f82:	4a21      	ldr	r2, [pc, #132]	; (8014008 <cos+0x90>)
 8013f84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013f88:	4293      	cmp	r3, r2
 8013f8a:	dc06      	bgt.n	8013f9a <cos+0x22>
 8013f8c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014000 <cos+0x88>
 8013f90:	b005      	add	sp, #20
 8013f92:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f96:	f000 b9d3 	b.w	8014340 <__kernel_cos>
 8013f9a:	4a1c      	ldr	r2, [pc, #112]	; (801400c <cos+0x94>)
 8013f9c:	4293      	cmp	r3, r2
 8013f9e:	dd04      	ble.n	8013faa <cos+0x32>
 8013fa0:	ee30 0b40 	vsub.f64	d0, d0, d0
 8013fa4:	b005      	add	sp, #20
 8013fa6:	f85d fb04 	ldr.w	pc, [sp], #4
 8013faa:	4668      	mov	r0, sp
 8013fac:	f000 fafc 	bl	80145a8 <__ieee754_rem_pio2>
 8013fb0:	f000 0003 	and.w	r0, r0, #3
 8013fb4:	2801      	cmp	r0, #1
 8013fb6:	d009      	beq.n	8013fcc <cos+0x54>
 8013fb8:	2802      	cmp	r0, #2
 8013fba:	d010      	beq.n	8013fde <cos+0x66>
 8013fbc:	b9b0      	cbnz	r0, 8013fec <cos+0x74>
 8013fbe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013fc2:	ed9d 0b00 	vldr	d0, [sp]
 8013fc6:	f000 f9bb 	bl	8014340 <__kernel_cos>
 8013fca:	e7eb      	b.n	8013fa4 <cos+0x2c>
 8013fcc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013fd0:	ed9d 0b00 	vldr	d0, [sp]
 8013fd4:	f000 fa20 	bl	8014418 <__kernel_sin>
 8013fd8:	eeb1 0b40 	vneg.f64	d0, d0
 8013fdc:	e7e2      	b.n	8013fa4 <cos+0x2c>
 8013fde:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013fe2:	ed9d 0b00 	vldr	d0, [sp]
 8013fe6:	f000 f9ab 	bl	8014340 <__kernel_cos>
 8013fea:	e7f5      	b.n	8013fd8 <cos+0x60>
 8013fec:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013ff0:	ed9d 0b00 	vldr	d0, [sp]
 8013ff4:	2001      	movs	r0, #1
 8013ff6:	f000 fa0f 	bl	8014418 <__kernel_sin>
 8013ffa:	e7d3      	b.n	8013fa4 <cos+0x2c>
 8013ffc:	f3af 8000 	nop.w
	...
 8014008:	3fe921fb 	.word	0x3fe921fb
 801400c:	7fefffff 	.word	0x7fefffff

08014010 <sin>:
 8014010:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014012:	eeb0 7b40 	vmov.f64	d7, d0
 8014016:	ee17 3a90 	vmov	r3, s15
 801401a:	4a21      	ldr	r2, [pc, #132]	; (80140a0 <sin+0x90>)
 801401c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014020:	4293      	cmp	r3, r2
 8014022:	dc07      	bgt.n	8014034 <sin+0x24>
 8014024:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014098 <sin+0x88>
 8014028:	2000      	movs	r0, #0
 801402a:	b005      	add	sp, #20
 801402c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014030:	f000 b9f2 	b.w	8014418 <__kernel_sin>
 8014034:	4a1b      	ldr	r2, [pc, #108]	; (80140a4 <sin+0x94>)
 8014036:	4293      	cmp	r3, r2
 8014038:	dd04      	ble.n	8014044 <sin+0x34>
 801403a:	ee30 0b40 	vsub.f64	d0, d0, d0
 801403e:	b005      	add	sp, #20
 8014040:	f85d fb04 	ldr.w	pc, [sp], #4
 8014044:	4668      	mov	r0, sp
 8014046:	f000 faaf 	bl	80145a8 <__ieee754_rem_pio2>
 801404a:	f000 0003 	and.w	r0, r0, #3
 801404e:	2801      	cmp	r0, #1
 8014050:	d00a      	beq.n	8014068 <sin+0x58>
 8014052:	2802      	cmp	r0, #2
 8014054:	d00f      	beq.n	8014076 <sin+0x66>
 8014056:	b9c0      	cbnz	r0, 801408a <sin+0x7a>
 8014058:	ed9d 1b02 	vldr	d1, [sp, #8]
 801405c:	ed9d 0b00 	vldr	d0, [sp]
 8014060:	2001      	movs	r0, #1
 8014062:	f000 f9d9 	bl	8014418 <__kernel_sin>
 8014066:	e7ea      	b.n	801403e <sin+0x2e>
 8014068:	ed9d 1b02 	vldr	d1, [sp, #8]
 801406c:	ed9d 0b00 	vldr	d0, [sp]
 8014070:	f000 f966 	bl	8014340 <__kernel_cos>
 8014074:	e7e3      	b.n	801403e <sin+0x2e>
 8014076:	ed9d 1b02 	vldr	d1, [sp, #8]
 801407a:	ed9d 0b00 	vldr	d0, [sp]
 801407e:	2001      	movs	r0, #1
 8014080:	f000 f9ca 	bl	8014418 <__kernel_sin>
 8014084:	eeb1 0b40 	vneg.f64	d0, d0
 8014088:	e7d9      	b.n	801403e <sin+0x2e>
 801408a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801408e:	ed9d 0b00 	vldr	d0, [sp]
 8014092:	f000 f955 	bl	8014340 <__kernel_cos>
 8014096:	e7f5      	b.n	8014084 <sin+0x74>
	...
 80140a0:	3fe921fb 	.word	0x3fe921fb
 80140a4:	7fefffff 	.word	0x7fefffff

080140a8 <nan>:
 80140a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80140b0 <nan+0x8>
 80140ac:	4770      	bx	lr
 80140ae:	bf00      	nop
 80140b0:	00000000 	.word	0x00000000
 80140b4:	7ff80000 	.word	0x7ff80000

080140b8 <exp>:
 80140b8:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 80140ba:	ee10 3a90 	vmov	r3, s1
 80140be:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 80140c2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 80140c6:	18a2      	adds	r2, r4, r2
 80140c8:	2a3e      	cmp	r2, #62	; 0x3e
 80140ca:	ee10 1a10 	vmov	r1, s0
 80140ce:	d922      	bls.n	8014116 <exp+0x5e>
 80140d0:	2a00      	cmp	r2, #0
 80140d2:	da06      	bge.n	80140e2 <exp+0x2a>
 80140d4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80140d8:	ee30 0b07 	vadd.f64	d0, d0, d7
 80140dc:	b004      	add	sp, #16
 80140de:	bcf0      	pop	{r4, r5, r6, r7}
 80140e0:	4770      	bx	lr
 80140e2:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 80140e6:	f04f 0000 	mov.w	r0, #0
 80140ea:	d913      	bls.n	8014114 <exp+0x5c>
 80140ec:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 80140f0:	bf08      	it	eq
 80140f2:	4281      	cmpeq	r1, r0
 80140f4:	f000 80a0 	beq.w	8014238 <exp+0x180>
 80140f8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80140fc:	4294      	cmp	r4, r2
 80140fe:	d0e9      	beq.n	80140d4 <exp+0x1c>
 8014100:	4283      	cmp	r3, r0
 8014102:	da03      	bge.n	801410c <exp+0x54>
 8014104:	b004      	add	sp, #16
 8014106:	bcf0      	pop	{r4, r5, r6, r7}
 8014108:	f000 b8c6 	b.w	8014298 <__math_uflow>
 801410c:	b004      	add	sp, #16
 801410e:	bcf0      	pop	{r4, r5, r6, r7}
 8014110:	f000 b8ca 	b.w	80142a8 <__math_oflow>
 8014114:	4604      	mov	r4, r0
 8014116:	4950      	ldr	r1, [pc, #320]	; (8014258 <exp+0x1a0>)
 8014118:	ed91 6b02 	vldr	d6, [r1, #8]
 801411c:	ed91 5b00 	vldr	d5, [r1]
 8014120:	eeb0 7b46 	vmov.f64	d7, d6
 8014124:	eea5 7b00 	vfma.f64	d7, d5, d0
 8014128:	ee17 5a10 	vmov	r5, s14
 801412c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014130:	ed91 6b04 	vldr	d6, [r1, #16]
 8014134:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8014138:	eea6 0b07 	vfma.f64	d0, d6, d7
 801413c:	ed91 6b06 	vldr	d6, [r1, #24]
 8014140:	18d8      	adds	r0, r3, r3
 8014142:	f100 030f 	add.w	r3, r0, #15
 8014146:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801414a:	eea6 0b07 	vfma.f64	d0, d6, d7
 801414e:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 8014152:	ee20 7b00 	vmul.f64	d7, d0, d0
 8014156:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 801415a:	ed91 4b08 	vldr	d4, [r1, #32]
 801415e:	ee30 6b06 	vadd.f64	d6, d0, d6
 8014162:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8014166:	eea3 4b00 	vfma.f64	d4, d3, d0
 801416a:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 801416e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8014172:	ee27 7b07 	vmul.f64	d7, d7, d7
 8014176:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 801417a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 801417e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8014182:	eea3 4b00 	vfma.f64	d4, d3, d0
 8014186:	2600      	movs	r6, #0
 8014188:	19f2      	adds	r2, r6, r7
 801418a:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 801418e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8014192:	2c00      	cmp	r4, #0
 8014194:	d14b      	bne.n	801422e <exp+0x176>
 8014196:	42b5      	cmp	r5, r6
 8014198:	db10      	blt.n	80141bc <exp+0x104>
 801419a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 801419e:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8014240 <exp+0x188>
 80141a2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 80141a6:	4610      	mov	r0, r2
 80141a8:	ec41 0b10 	vmov	d0, r0, r1
 80141ac:	eea6 0b00 	vfma.f64	d0, d6, d0
 80141b0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80141b4:	b004      	add	sp, #16
 80141b6:	bcf0      	pop	{r4, r5, r6, r7}
 80141b8:	f000 b8ae 	b.w	8014318 <__math_check_oflow>
 80141bc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80141c0:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 80141c4:	4610      	mov	r0, r2
 80141c6:	ec41 0b17 	vmov	d7, r0, r1
 80141ca:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80141ce:	ee26 6b07 	vmul.f64	d6, d6, d7
 80141d2:	ee37 5b06 	vadd.f64	d5, d7, d6
 80141d6:	eeb4 5bc4 	vcmpe.f64	d5, d4
 80141da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141de:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8014248 <exp+0x190>
 80141e2:	d51e      	bpl.n	8014222 <exp+0x16a>
 80141e4:	ee35 3b04 	vadd.f64	d3, d5, d4
 80141e8:	ee37 7b45 	vsub.f64	d7, d7, d5
 80141ec:	ee37 7b06 	vadd.f64	d7, d7, d6
 80141f0:	ee34 6b43 	vsub.f64	d6, d4, d3
 80141f4:	ee36 6b05 	vadd.f64	d6, d6, d5
 80141f8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80141fc:	ee36 6b03 	vadd.f64	d6, d6, d3
 8014200:	ee36 5b44 	vsub.f64	d5, d6, d4
 8014204:	eeb5 5b40 	vcmp.f64	d5, #0.0
 8014208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801420c:	d101      	bne.n	8014212 <exp+0x15a>
 801420e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8014250 <exp+0x198>
 8014212:	ed8d 0b00 	vstr	d0, [sp]
 8014216:	ed9d 7b00 	vldr	d7, [sp]
 801421a:	ee27 7b00 	vmul.f64	d7, d7, d0
 801421e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014222:	ee25 0b00 	vmul.f64	d0, d5, d0
 8014226:	b004      	add	sp, #16
 8014228:	bcf0      	pop	{r4, r5, r6, r7}
 801422a:	f000 b86c 	b.w	8014306 <__math_check_uflow>
 801422e:	ec43 2b10 	vmov	d0, r2, r3
 8014232:	eea6 0b00 	vfma.f64	d0, d6, d0
 8014236:	e751      	b.n	80140dc <exp+0x24>
 8014238:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8014250 <exp+0x198>
 801423c:	e74e      	b.n	80140dc <exp+0x24>
 801423e:	bf00      	nop
 8014240:	00000000 	.word	0x00000000
 8014244:	7f000000 	.word	0x7f000000
 8014248:	00000000 	.word	0x00000000
 801424c:	00100000 	.word	0x00100000
	...
 8014258:	08018858 	.word	0x08018858

0801425c <with_errno>:
 801425c:	b513      	push	{r0, r1, r4, lr}
 801425e:	4604      	mov	r4, r0
 8014260:	ed8d 0b00 	vstr	d0, [sp]
 8014264:	f7fd fe58 	bl	8011f18 <__errno>
 8014268:	ed9d 0b00 	vldr	d0, [sp]
 801426c:	6004      	str	r4, [r0, #0]
 801426e:	b002      	add	sp, #8
 8014270:	bd10      	pop	{r4, pc}

08014272 <xflow>:
 8014272:	b082      	sub	sp, #8
 8014274:	b158      	cbz	r0, 801428e <xflow+0x1c>
 8014276:	eeb1 7b40 	vneg.f64	d7, d0
 801427a:	ed8d 7b00 	vstr	d7, [sp]
 801427e:	ed9d 7b00 	vldr	d7, [sp]
 8014282:	2022      	movs	r0, #34	; 0x22
 8014284:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014288:	b002      	add	sp, #8
 801428a:	f7ff bfe7 	b.w	801425c <with_errno>
 801428e:	eeb0 7b40 	vmov.f64	d7, d0
 8014292:	e7f2      	b.n	801427a <xflow+0x8>
 8014294:	0000      	movs	r0, r0
	...

08014298 <__math_uflow>:
 8014298:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80142a0 <__math_uflow+0x8>
 801429c:	f7ff bfe9 	b.w	8014272 <xflow>
 80142a0:	00000000 	.word	0x00000000
 80142a4:	10000000 	.word	0x10000000

080142a8 <__math_oflow>:
 80142a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80142b0 <__math_oflow+0x8>
 80142ac:	f7ff bfe1 	b.w	8014272 <xflow>
 80142b0:	00000000 	.word	0x00000000
 80142b4:	70000000 	.word	0x70000000

080142b8 <__math_divzero>:
 80142b8:	b082      	sub	sp, #8
 80142ba:	2800      	cmp	r0, #0
 80142bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80142c0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 80142c4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 80142c8:	ed8d 7b00 	vstr	d7, [sp]
 80142cc:	ed9d 0b00 	vldr	d0, [sp]
 80142d0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 80142e0 <__math_divzero+0x28>
 80142d4:	2022      	movs	r0, #34	; 0x22
 80142d6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80142da:	b002      	add	sp, #8
 80142dc:	f7ff bfbe 	b.w	801425c <with_errno>
	...

080142e8 <__math_invalid>:
 80142e8:	eeb0 7b40 	vmov.f64	d7, d0
 80142ec:	eeb4 7b47 	vcmp.f64	d7, d7
 80142f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142f4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80142f8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80142fc:	d602      	bvs.n	8014304 <__math_invalid+0x1c>
 80142fe:	2021      	movs	r0, #33	; 0x21
 8014300:	f7ff bfac 	b.w	801425c <with_errno>
 8014304:	4770      	bx	lr

08014306 <__math_check_uflow>:
 8014306:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801430a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801430e:	d102      	bne.n	8014316 <__math_check_uflow+0x10>
 8014310:	2022      	movs	r0, #34	; 0x22
 8014312:	f7ff bfa3 	b.w	801425c <with_errno>
 8014316:	4770      	bx	lr

08014318 <__math_check_oflow>:
 8014318:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8014338 <__math_check_oflow+0x20>
 801431c:	eeb0 7bc0 	vabs.f64	d7, d0
 8014320:	eeb4 7b46 	vcmp.f64	d7, d6
 8014324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014328:	dd02      	ble.n	8014330 <__math_check_oflow+0x18>
 801432a:	2022      	movs	r0, #34	; 0x22
 801432c:	f7ff bf96 	b.w	801425c <with_errno>
 8014330:	4770      	bx	lr
 8014332:	bf00      	nop
 8014334:	f3af 8000 	nop.w
 8014338:	ffffffff 	.word	0xffffffff
 801433c:	7fefffff 	.word	0x7fefffff

08014340 <__kernel_cos>:
 8014340:	ee10 1a90 	vmov	r1, s1
 8014344:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8014348:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801434c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8014350:	da05      	bge.n	801435e <__kernel_cos+0x1e>
 8014352:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8014356:	ee17 3a90 	vmov	r3, s15
 801435a:	2b00      	cmp	r3, #0
 801435c:	d03d      	beq.n	80143da <__kernel_cos+0x9a>
 801435e:	ee20 5b00 	vmul.f64	d5, d0, d0
 8014362:	ee21 1b40 	vnmul.f64	d1, d1, d0
 8014366:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 80143e0 <__kernel_cos+0xa0>
 801436a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 80143e8 <__kernel_cos+0xa8>
 801436e:	eea5 4b07 	vfma.f64	d4, d5, d7
 8014372:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80143f0 <__kernel_cos+0xb0>
 8014376:	eea4 7b05 	vfma.f64	d7, d4, d5
 801437a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 80143f8 <__kernel_cos+0xb8>
 801437e:	eea7 4b05 	vfma.f64	d4, d7, d5
 8014382:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014400 <__kernel_cos+0xc0>
 8014386:	4b22      	ldr	r3, [pc, #136]	; (8014410 <__kernel_cos+0xd0>)
 8014388:	eea4 7b05 	vfma.f64	d7, d4, d5
 801438c:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8014408 <__kernel_cos+0xc8>
 8014390:	4299      	cmp	r1, r3
 8014392:	eea7 4b05 	vfma.f64	d4, d7, d5
 8014396:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801439a:	ee24 4b05 	vmul.f64	d4, d4, d5
 801439e:	ee25 7b07 	vmul.f64	d7, d5, d7
 80143a2:	eea5 1b04 	vfma.f64	d1, d5, d4
 80143a6:	dc04      	bgt.n	80143b2 <__kernel_cos+0x72>
 80143a8:	ee37 7b41 	vsub.f64	d7, d7, d1
 80143ac:	ee36 0b47 	vsub.f64	d0, d6, d7
 80143b0:	4770      	bx	lr
 80143b2:	4b18      	ldr	r3, [pc, #96]	; (8014414 <__kernel_cos+0xd4>)
 80143b4:	4299      	cmp	r1, r3
 80143b6:	dc0d      	bgt.n	80143d4 <__kernel_cos+0x94>
 80143b8:	2200      	movs	r2, #0
 80143ba:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80143be:	ec43 2b15 	vmov	d5, r2, r3
 80143c2:	ee36 0b45 	vsub.f64	d0, d6, d5
 80143c6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80143ca:	ee37 7b41 	vsub.f64	d7, d7, d1
 80143ce:	ee30 0b47 	vsub.f64	d0, d0, d7
 80143d2:	4770      	bx	lr
 80143d4:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80143d8:	e7f3      	b.n	80143c2 <__kernel_cos+0x82>
 80143da:	eeb0 0b46 	vmov.f64	d0, d6
 80143de:	4770      	bx	lr
 80143e0:	be8838d4 	.word	0xbe8838d4
 80143e4:	bda8fae9 	.word	0xbda8fae9
 80143e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80143ec:	3e21ee9e 	.word	0x3e21ee9e
 80143f0:	809c52ad 	.word	0x809c52ad
 80143f4:	be927e4f 	.word	0xbe927e4f
 80143f8:	19cb1590 	.word	0x19cb1590
 80143fc:	3efa01a0 	.word	0x3efa01a0
 8014400:	16c15177 	.word	0x16c15177
 8014404:	bf56c16c 	.word	0xbf56c16c
 8014408:	5555554c 	.word	0x5555554c
 801440c:	3fa55555 	.word	0x3fa55555
 8014410:	3fd33332 	.word	0x3fd33332
 8014414:	3fe90000 	.word	0x3fe90000

08014418 <__kernel_sin>:
 8014418:	ee10 3a90 	vmov	r3, s1
 801441c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014420:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8014424:	da04      	bge.n	8014430 <__kernel_sin+0x18>
 8014426:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801442a:	ee17 3a90 	vmov	r3, s15
 801442e:	b35b      	cbz	r3, 8014488 <__kernel_sin+0x70>
 8014430:	ee20 6b00 	vmul.f64	d6, d0, d0
 8014434:	ee20 5b06 	vmul.f64	d5, d0, d6
 8014438:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8014490 <__kernel_sin+0x78>
 801443c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8014498 <__kernel_sin+0x80>
 8014440:	eea6 4b07 	vfma.f64	d4, d6, d7
 8014444:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80144a0 <__kernel_sin+0x88>
 8014448:	eea4 7b06 	vfma.f64	d7, d4, d6
 801444c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80144a8 <__kernel_sin+0x90>
 8014450:	eea7 4b06 	vfma.f64	d4, d7, d6
 8014454:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80144b0 <__kernel_sin+0x98>
 8014458:	eea4 7b06 	vfma.f64	d7, d4, d6
 801445c:	b930      	cbnz	r0, 801446c <__kernel_sin+0x54>
 801445e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80144b8 <__kernel_sin+0xa0>
 8014462:	eea6 4b07 	vfma.f64	d4, d6, d7
 8014466:	eea4 0b05 	vfma.f64	d0, d4, d5
 801446a:	4770      	bx	lr
 801446c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8014470:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8014474:	eea1 7b04 	vfma.f64	d7, d1, d4
 8014478:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801447c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80144c0 <__kernel_sin+0xa8>
 8014480:	eea5 1b07 	vfma.f64	d1, d5, d7
 8014484:	ee30 0b41 	vsub.f64	d0, d0, d1
 8014488:	4770      	bx	lr
 801448a:	bf00      	nop
 801448c:	f3af 8000 	nop.w
 8014490:	5acfd57c 	.word	0x5acfd57c
 8014494:	3de5d93a 	.word	0x3de5d93a
 8014498:	8a2b9ceb 	.word	0x8a2b9ceb
 801449c:	be5ae5e6 	.word	0xbe5ae5e6
 80144a0:	57b1fe7d 	.word	0x57b1fe7d
 80144a4:	3ec71de3 	.word	0x3ec71de3
 80144a8:	19c161d5 	.word	0x19c161d5
 80144ac:	bf2a01a0 	.word	0xbf2a01a0
 80144b0:	1110f8a6 	.word	0x1110f8a6
 80144b4:	3f811111 	.word	0x3f811111
 80144b8:	55555549 	.word	0x55555549
 80144bc:	bfc55555 	.word	0xbfc55555
 80144c0:	55555549 	.word	0x55555549
 80144c4:	3fc55555 	.word	0x3fc55555

080144c8 <__ieee754_log10>:
 80144c8:	b510      	push	{r4, lr}
 80144ca:	ee10 3a90 	vmov	r3, s1
 80144ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80144d2:	ed2d 8b02 	vpush	{d8}
 80144d6:	da21      	bge.n	801451c <__ieee754_log10+0x54>
 80144d8:	ee10 1a10 	vmov	r1, s0
 80144dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80144e0:	430a      	orrs	r2, r1
 80144e2:	d108      	bne.n	80144f6 <__ieee754_log10+0x2e>
 80144e4:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8014570 <__ieee754_log10+0xa8>
 80144e8:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8014578 <__ieee754_log10+0xb0>
 80144ec:	ee86 0b07 	vdiv.f64	d0, d6, d7
 80144f0:	ecbd 8b02 	vpop	{d8}
 80144f4:	bd10      	pop	{r4, pc}
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	da02      	bge.n	8014500 <__ieee754_log10+0x38>
 80144fa:	ee30 6b40 	vsub.f64	d6, d0, d0
 80144fe:	e7f3      	b.n	80144e8 <__ieee754_log10+0x20>
 8014500:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014580 <__ieee754_log10+0xb8>
 8014504:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014508:	ee10 3a90 	vmov	r3, s1
 801450c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8014510:	4923      	ldr	r1, [pc, #140]	; (80145a0 <__ieee754_log10+0xd8>)
 8014512:	428b      	cmp	r3, r1
 8014514:	dd04      	ble.n	8014520 <__ieee754_log10+0x58>
 8014516:	ee30 0b00 	vadd.f64	d0, d0, d0
 801451a:	e7e9      	b.n	80144f0 <__ieee754_log10+0x28>
 801451c:	2200      	movs	r2, #0
 801451e:	e7f7      	b.n	8014510 <__ieee754_log10+0x48>
 8014520:	1518      	asrs	r0, r3, #20
 8014522:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8014526:	4410      	add	r0, r2
 8014528:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801452c:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8014530:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8014534:	ee08 3a10 	vmov	s16, r3
 8014538:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801453c:	ec53 2b10 	vmov	r2, r3, d0
 8014540:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014544:	ec43 2b10 	vmov	d0, r2, r3
 8014548:	f000 f97e 	bl	8014848 <log>
 801454c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014588 <__ieee754_log10+0xc0>
 8014550:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014554:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8014590 <__ieee754_log10+0xc8>
 8014558:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 801455c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014560:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8014598 <__ieee754_log10+0xd0>
 8014564:	eea8 0b07 	vfma.f64	d0, d8, d7
 8014568:	e7c2      	b.n	80144f0 <__ieee754_log10+0x28>
 801456a:	bf00      	nop
 801456c:	f3af 8000 	nop.w
 8014570:	00000000 	.word	0x00000000
 8014574:	c3500000 	.word	0xc3500000
	...
 8014584:	43500000 	.word	0x43500000
 8014588:	1526e50e 	.word	0x1526e50e
 801458c:	3fdbcb7b 	.word	0x3fdbcb7b
 8014590:	11f12b36 	.word	0x11f12b36
 8014594:	3d59fef3 	.word	0x3d59fef3
 8014598:	509f6000 	.word	0x509f6000
 801459c:	3fd34413 	.word	0x3fd34413
 80145a0:	7fefffff 	.word	0x7fefffff
 80145a4:	00000000 	.word	0x00000000

080145a8 <__ieee754_rem_pio2>:
 80145a8:	b570      	push	{r4, r5, r6, lr}
 80145aa:	eeb0 7b40 	vmov.f64	d7, d0
 80145ae:	ee17 5a90 	vmov	r5, s15
 80145b2:	4b99      	ldr	r3, [pc, #612]	; (8014818 <__ieee754_rem_pio2+0x270>)
 80145b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80145b8:	429e      	cmp	r6, r3
 80145ba:	b088      	sub	sp, #32
 80145bc:	4604      	mov	r4, r0
 80145be:	dc07      	bgt.n	80145d0 <__ieee754_rem_pio2+0x28>
 80145c0:	2200      	movs	r2, #0
 80145c2:	2300      	movs	r3, #0
 80145c4:	ed84 0b00 	vstr	d0, [r4]
 80145c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80145cc:	2000      	movs	r0, #0
 80145ce:	e01b      	b.n	8014608 <__ieee754_rem_pio2+0x60>
 80145d0:	4b92      	ldr	r3, [pc, #584]	; (801481c <__ieee754_rem_pio2+0x274>)
 80145d2:	429e      	cmp	r6, r3
 80145d4:	dc3b      	bgt.n	801464e <__ieee754_rem_pio2+0xa6>
 80145d6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 80145da:	2d00      	cmp	r5, #0
 80145dc:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 80147d8 <__ieee754_rem_pio2+0x230>
 80145e0:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 80145e4:	dd19      	ble.n	801461a <__ieee754_rem_pio2+0x72>
 80145e6:	ee30 7b46 	vsub.f64	d7, d0, d6
 80145ea:	429e      	cmp	r6, r3
 80145ec:	d00e      	beq.n	801460c <__ieee754_rem_pio2+0x64>
 80145ee:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80147e0 <__ieee754_rem_pio2+0x238>
 80145f2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80145f6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80145fa:	ed84 5b00 	vstr	d5, [r4]
 80145fe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014602:	ed84 7b02 	vstr	d7, [r4, #8]
 8014606:	2001      	movs	r0, #1
 8014608:	b008      	add	sp, #32
 801460a:	bd70      	pop	{r4, r5, r6, pc}
 801460c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80147e8 <__ieee754_rem_pio2+0x240>
 8014610:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014614:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80147f0 <__ieee754_rem_pio2+0x248>
 8014618:	e7eb      	b.n	80145f2 <__ieee754_rem_pio2+0x4a>
 801461a:	429e      	cmp	r6, r3
 801461c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8014620:	d00e      	beq.n	8014640 <__ieee754_rem_pio2+0x98>
 8014622:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 80147e0 <__ieee754_rem_pio2+0x238>
 8014626:	ee37 5b06 	vadd.f64	d5, d7, d6
 801462a:	ee37 7b45 	vsub.f64	d7, d7, d5
 801462e:	ed84 5b00 	vstr	d5, [r4]
 8014632:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014636:	f04f 30ff 	mov.w	r0, #4294967295
 801463a:	ed84 7b02 	vstr	d7, [r4, #8]
 801463e:	e7e3      	b.n	8014608 <__ieee754_rem_pio2+0x60>
 8014640:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80147e8 <__ieee754_rem_pio2+0x240>
 8014644:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014648:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80147f0 <__ieee754_rem_pio2+0x248>
 801464c:	e7eb      	b.n	8014626 <__ieee754_rem_pio2+0x7e>
 801464e:	4b74      	ldr	r3, [pc, #464]	; (8014820 <__ieee754_rem_pio2+0x278>)
 8014650:	429e      	cmp	r6, r3
 8014652:	dc70      	bgt.n	8014736 <__ieee754_rem_pio2+0x18e>
 8014654:	f000 f8ec 	bl	8014830 <fabs>
 8014658:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801465c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80147f8 <__ieee754_rem_pio2+0x250>
 8014660:	eea0 7b06 	vfma.f64	d7, d0, d6
 8014664:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8014668:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801466c:	ee17 0a90 	vmov	r0, s15
 8014670:	eeb1 4b45 	vneg.f64	d4, d5
 8014674:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80147d8 <__ieee754_rem_pio2+0x230>
 8014678:	eea5 0b47 	vfms.f64	d0, d5, d7
 801467c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80147e0 <__ieee754_rem_pio2+0x238>
 8014680:	281f      	cmp	r0, #31
 8014682:	ee25 7b07 	vmul.f64	d7, d5, d7
 8014686:	ee30 6b47 	vsub.f64	d6, d0, d7
 801468a:	dc08      	bgt.n	801469e <__ieee754_rem_pio2+0xf6>
 801468c:	4b65      	ldr	r3, [pc, #404]	; (8014824 <__ieee754_rem_pio2+0x27c>)
 801468e:	1e42      	subs	r2, r0, #1
 8014690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014694:	42b3      	cmp	r3, r6
 8014696:	d002      	beq.n	801469e <__ieee754_rem_pio2+0xf6>
 8014698:	ed84 6b00 	vstr	d6, [r4]
 801469c:	e024      	b.n	80146e8 <__ieee754_rem_pio2+0x140>
 801469e:	ee16 3a90 	vmov	r3, s13
 80146a2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80146a6:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80146aa:	2b10      	cmp	r3, #16
 80146ac:	ea4f 5226 	mov.w	r2, r6, asr #20
 80146b0:	ddf2      	ble.n	8014698 <__ieee754_rem_pio2+0xf0>
 80146b2:	eeb0 6b40 	vmov.f64	d6, d0
 80146b6:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 80147e8 <__ieee754_rem_pio2+0x240>
 80146ba:	eea4 6b03 	vfma.f64	d6, d4, d3
 80146be:	ee30 7b46 	vsub.f64	d7, d0, d6
 80146c2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80146c6:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 80147f0 <__ieee754_rem_pio2+0x248>
 80146ca:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80146ce:	ee36 3b47 	vsub.f64	d3, d6, d7
 80146d2:	ee13 3a90 	vmov	r3, s7
 80146d6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80146da:	1ad3      	subs	r3, r2, r3
 80146dc:	2b31      	cmp	r3, #49	; 0x31
 80146de:	dc17      	bgt.n	8014710 <__ieee754_rem_pio2+0x168>
 80146e0:	eeb0 0b46 	vmov.f64	d0, d6
 80146e4:	ed84 3b00 	vstr	d3, [r4]
 80146e8:	ed94 6b00 	vldr	d6, [r4]
 80146ec:	2d00      	cmp	r5, #0
 80146ee:	ee30 0b46 	vsub.f64	d0, d0, d6
 80146f2:	ee30 0b47 	vsub.f64	d0, d0, d7
 80146f6:	ed84 0b02 	vstr	d0, [r4, #8]
 80146fa:	da85      	bge.n	8014608 <__ieee754_rem_pio2+0x60>
 80146fc:	eeb1 6b46 	vneg.f64	d6, d6
 8014700:	eeb1 0b40 	vneg.f64	d0, d0
 8014704:	ed84 6b00 	vstr	d6, [r4]
 8014708:	ed84 0b02 	vstr	d0, [r4, #8]
 801470c:	4240      	negs	r0, r0
 801470e:	e77b      	b.n	8014608 <__ieee754_rem_pio2+0x60>
 8014710:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8014800 <__ieee754_rem_pio2+0x258>
 8014714:	eeb0 0b46 	vmov.f64	d0, d6
 8014718:	eea4 0b07 	vfma.f64	d0, d4, d7
 801471c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8014720:	eea4 6b07 	vfma.f64	d6, d4, d7
 8014724:	ed9f 4b38 	vldr	d4, [pc, #224]	; 8014808 <__ieee754_rem_pio2+0x260>
 8014728:	eeb0 7b46 	vmov.f64	d7, d6
 801472c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8014730:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014734:	e7b0      	b.n	8014698 <__ieee754_rem_pio2+0xf0>
 8014736:	4b3c      	ldr	r3, [pc, #240]	; (8014828 <__ieee754_rem_pio2+0x280>)
 8014738:	429e      	cmp	r6, r3
 801473a:	dd06      	ble.n	801474a <__ieee754_rem_pio2+0x1a2>
 801473c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8014740:	ed80 7b02 	vstr	d7, [r0, #8]
 8014744:	ed80 7b00 	vstr	d7, [r0]
 8014748:	e740      	b.n	80145cc <__ieee754_rem_pio2+0x24>
 801474a:	1532      	asrs	r2, r6, #20
 801474c:	ee10 0a10 	vmov	r0, s0
 8014750:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8014754:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8014758:	ec41 0b17 	vmov	d7, r0, r1
 801475c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8014760:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8014810 <__ieee754_rem_pio2+0x268>
 8014764:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8014768:	ee37 7b46 	vsub.f64	d7, d7, d6
 801476c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014770:	ee27 7b05 	vmul.f64	d7, d7, d5
 8014774:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8014778:	a808      	add	r0, sp, #32
 801477a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801477e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014782:	ed8d 6b04 	vstr	d6, [sp, #16]
 8014786:	ee27 7b05 	vmul.f64	d7, d7, d5
 801478a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801478e:	2103      	movs	r1, #3
 8014790:	ed30 7b02 	vldmdb	r0!, {d7}
 8014794:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801479c:	460b      	mov	r3, r1
 801479e:	f101 31ff 	add.w	r1, r1, #4294967295
 80147a2:	d0f5      	beq.n	8014790 <__ieee754_rem_pio2+0x1e8>
 80147a4:	4921      	ldr	r1, [pc, #132]	; (801482c <__ieee754_rem_pio2+0x284>)
 80147a6:	9101      	str	r1, [sp, #4]
 80147a8:	2102      	movs	r1, #2
 80147aa:	9100      	str	r1, [sp, #0]
 80147ac:	a802      	add	r0, sp, #8
 80147ae:	4621      	mov	r1, r4
 80147b0:	f000 f942 	bl	8014a38 <__kernel_rem_pio2>
 80147b4:	2d00      	cmp	r5, #0
 80147b6:	f6bf af27 	bge.w	8014608 <__ieee754_rem_pio2+0x60>
 80147ba:	ed94 7b00 	vldr	d7, [r4]
 80147be:	eeb1 7b47 	vneg.f64	d7, d7
 80147c2:	ed84 7b00 	vstr	d7, [r4]
 80147c6:	ed94 7b02 	vldr	d7, [r4, #8]
 80147ca:	eeb1 7b47 	vneg.f64	d7, d7
 80147ce:	ed84 7b02 	vstr	d7, [r4, #8]
 80147d2:	e79b      	b.n	801470c <__ieee754_rem_pio2+0x164>
 80147d4:	f3af 8000 	nop.w
 80147d8:	54400000 	.word	0x54400000
 80147dc:	3ff921fb 	.word	0x3ff921fb
 80147e0:	1a626331 	.word	0x1a626331
 80147e4:	3dd0b461 	.word	0x3dd0b461
 80147e8:	1a600000 	.word	0x1a600000
 80147ec:	3dd0b461 	.word	0x3dd0b461
 80147f0:	2e037073 	.word	0x2e037073
 80147f4:	3ba3198a 	.word	0x3ba3198a
 80147f8:	6dc9c883 	.word	0x6dc9c883
 80147fc:	3fe45f30 	.word	0x3fe45f30
 8014800:	2e000000 	.word	0x2e000000
 8014804:	3ba3198a 	.word	0x3ba3198a
 8014808:	252049c1 	.word	0x252049c1
 801480c:	397b839a 	.word	0x397b839a
 8014810:	00000000 	.word	0x00000000
 8014814:	41700000 	.word	0x41700000
 8014818:	3fe921fb 	.word	0x3fe921fb
 801481c:	4002d97b 	.word	0x4002d97b
 8014820:	413921fb 	.word	0x413921fb
 8014824:	080190c8 	.word	0x080190c8
 8014828:	7fefffff 	.word	0x7fefffff
 801482c:	08019148 	.word	0x08019148

08014830 <fabs>:
 8014830:	ec51 0b10 	vmov	r0, r1, d0
 8014834:	ee10 2a10 	vmov	r2, s0
 8014838:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801483c:	ec43 2b10 	vmov	d0, r2, r3
 8014840:	4770      	bx	lr
 8014842:	0000      	movs	r0, r0
 8014844:	0000      	movs	r0, r0
	...

08014848 <log>:
 8014848:	b470      	push	{r4, r5, r6}
 801484a:	ee10 1a90 	vmov	r1, s1
 801484e:	ee10 3a10 	vmov	r3, s0
 8014852:	f04f 34ff 	mov.w	r4, #4294967295
 8014856:	429c      	cmp	r4, r3
 8014858:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 801485c:	4c72      	ldr	r4, [pc, #456]	; (8014a28 <log+0x1e0>)
 801485e:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 8014862:	4184      	sbcs	r4, r0
 8014864:	ed2d 8b02 	vpush	{d8}
 8014868:	ea4f 4211 	mov.w	r2, r1, lsr #16
 801486c:	d35a      	bcc.n	8014924 <log+0xdc>
 801486e:	4a6f      	ldr	r2, [pc, #444]	; (8014a2c <log+0x1e4>)
 8014870:	4291      	cmp	r1, r2
 8014872:	bf08      	it	eq
 8014874:	2b00      	cmpeq	r3, #0
 8014876:	f000 80c5 	beq.w	8014a04 <log+0x1bc>
 801487a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801487e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8014882:	4b6b      	ldr	r3, [pc, #428]	; (8014a30 <log+0x1e8>)
 8014884:	ee20 2b00 	vmul.f64	d2, d0, d0
 8014888:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 801488c:	ee20 4b02 	vmul.f64	d4, d0, d2
 8014890:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8014894:	eea6 7b00 	vfma.f64	d7, d6, d0
 8014898:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 801489c:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 80148a0:	eea6 7b02 	vfma.f64	d7, d6, d2
 80148a4:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 80148a8:	eea5 6b00 	vfma.f64	d6, d5, d0
 80148ac:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 80148b0:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 80148b4:	eea5 6b02 	vfma.f64	d6, d5, d2
 80148b8:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 80148bc:	eea3 5b00 	vfma.f64	d5, d3, d0
 80148c0:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 80148c4:	eea3 5b02 	vfma.f64	d5, d3, d2
 80148c8:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 80148cc:	eea3 5b04 	vfma.f64	d5, d3, d4
 80148d0:	eea5 6b04 	vfma.f64	d6, d5, d4
 80148d4:	ed93 5b0e 	vldr	d5, [r3, #56]	; 0x38
 80148d8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80148dc:	eeb0 2b47 	vmov.f64	d2, d7
 80148e0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8014a10 <log+0x1c8>
 80148e4:	eeb0 6b40 	vmov.f64	d6, d0
 80148e8:	eeb0 3b40 	vmov.f64	d3, d0
 80148ec:	eea0 6b07 	vfma.f64	d6, d0, d7
 80148f0:	eea0 6b47 	vfms.f64	d6, d0, d7
 80148f4:	ee30 8b46 	vsub.f64	d8, d0, d6
 80148f8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80148fc:	eea1 3b05 	vfma.f64	d3, d1, d5
 8014900:	ee30 7b43 	vsub.f64	d7, d0, d3
 8014904:	ee30 0b06 	vadd.f64	d0, d0, d6
 8014908:	eea1 7b05 	vfma.f64	d7, d1, d5
 801490c:	ee25 5b08 	vmul.f64	d5, d5, d8
 8014910:	eea5 7b00 	vfma.f64	d7, d5, d0
 8014914:	eea2 7b04 	vfma.f64	d7, d2, d4
 8014918:	ee33 0b07 	vadd.f64	d0, d3, d7
 801491c:	ecbd 8b02 	vpop	{d8}
 8014920:	bc70      	pop	{r4, r5, r6}
 8014922:	4770      	bx	lr
 8014924:	f1a2 0410 	sub.w	r4, r2, #16
 8014928:	f647 70df 	movw	r0, #32735	; 0x7fdf
 801492c:	4284      	cmp	r4, r0
 801492e:	d924      	bls.n	801497a <log+0x132>
 8014930:	18d8      	adds	r0, r3, r3
 8014932:	eb41 0401 	adc.w	r4, r1, r1
 8014936:	4320      	orrs	r0, r4
 8014938:	d105      	bne.n	8014946 <log+0xfe>
 801493a:	ecbd 8b02 	vpop	{d8}
 801493e:	2001      	movs	r0, #1
 8014940:	bc70      	pop	{r4, r5, r6}
 8014942:	f7ff bcb9 	b.w	80142b8 <__math_divzero>
 8014946:	483b      	ldr	r0, [pc, #236]	; (8014a34 <log+0x1ec>)
 8014948:	4281      	cmp	r1, r0
 801494a:	bf08      	it	eq
 801494c:	2b00      	cmpeq	r3, #0
 801494e:	d0e5      	beq.n	801491c <log+0xd4>
 8014950:	0413      	lsls	r3, r2, #16
 8014952:	d403      	bmi.n	801495c <log+0x114>
 8014954:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8014958:	4393      	bics	r3, r2
 801495a:	d104      	bne.n	8014966 <log+0x11e>
 801495c:	ecbd 8b02 	vpop	{d8}
 8014960:	bc70      	pop	{r4, r5, r6}
 8014962:	f7ff bcc1 	b.w	80142e8 <__math_invalid>
 8014966:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8014a18 <log+0x1d0>
 801496a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801496e:	ec53 2b17 	vmov	r2, r3, d7
 8014972:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8014976:	ee17 3a10 	vmov	r3, s14
 801497a:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 801497e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 8014982:	f502 12d0 	add.w	r2, r2, #1703936	; 0x1a0000
 8014986:	0d16      	lsrs	r6, r2, #20
 8014988:	1e1c      	subs	r4, r3, #0
 801498a:	4b29      	ldr	r3, [pc, #164]	; (8014a30 <log+0x1e8>)
 801498c:	f3c2 3046 	ubfx	r0, r2, #13, #7
 8014990:	0536      	lsls	r6, r6, #20
 8014992:	1b8d      	subs	r5, r1, r6
 8014994:	eb03 1100 	add.w	r1, r3, r0, lsl #4
 8014998:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 801499c:	ec45 4b16 	vmov	d6, r4, r5
 80149a0:	1512      	asrs	r2, r2, #20
 80149a2:	eea6 5b07 	vfma.f64	d5, d6, d7
 80149a6:	ee07 2a90 	vmov	s15, r2
 80149aa:	ee25 2b05 	vmul.f64	d2, d5, d5
 80149ae:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80149b2:	ed93 4b00 	vldr	d4, [r3]
 80149b6:	ee25 1b02 	vmul.f64	d1, d5, d2
 80149ba:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 80149be:	eea4 7b06 	vfma.f64	d7, d4, d6
 80149c2:	ee35 4b07 	vadd.f64	d4, d5, d7
 80149c6:	ee37 0b44 	vsub.f64	d0, d7, d4
 80149ca:	ed93 7b02 	vldr	d7, [r3, #8]
 80149ce:	ee30 0b05 	vadd.f64	d0, d0, d5
 80149d2:	eea7 0b06 	vfma.f64	d0, d7, d6
 80149d6:	ed93 7b04 	vldr	d7, [r3, #16]
 80149da:	ed93 6b08 	vldr	d6, [r3, #32]
 80149de:	eea7 0b02 	vfma.f64	d0, d7, d2
 80149e2:	ed93 7b06 	vldr	d7, [r3, #24]
 80149e6:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 80149ea:	eea6 7b05 	vfma.f64	d7, d6, d5
 80149ee:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 80149f2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80149f6:	eea6 7b02 	vfma.f64	d7, d6, d2
 80149fa:	eea1 0b07 	vfma.f64	d0, d1, d7
 80149fe:	ee30 0b04 	vadd.f64	d0, d0, d4
 8014a02:	e78b      	b.n	801491c <log+0xd4>
 8014a04:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8014a20 <log+0x1d8>
 8014a08:	e788      	b.n	801491c <log+0xd4>
 8014a0a:	bf00      	nop
 8014a0c:	f3af 8000 	nop.w
 8014a10:	00000000 	.word	0x00000000
 8014a14:	41a00000 	.word	0x41a00000
 8014a18:	00000000 	.word	0x00000000
 8014a1c:	43300000 	.word	0x43300000
	...
 8014a28:	000308ff 	.word	0x000308ff
 8014a2c:	3ff00000 	.word	0x3ff00000
 8014a30:	08019250 	.word	0x08019250
 8014a34:	7ff00000 	.word	0x7ff00000

08014a38 <__kernel_rem_pio2>:
 8014a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a3c:	ed2d 8b06 	vpush	{d8-d10}
 8014a40:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8014a44:	460f      	mov	r7, r1
 8014a46:	9002      	str	r0, [sp, #8]
 8014a48:	49c3      	ldr	r1, [pc, #780]	; (8014d58 <__kernel_rem_pio2+0x320>)
 8014a4a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 8014a4c:	9301      	str	r3, [sp, #4]
 8014a4e:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8014a52:	9901      	ldr	r1, [sp, #4]
 8014a54:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8014a56:	f112 0f14 	cmn.w	r2, #20
 8014a5a:	bfa8      	it	ge
 8014a5c:	1ed0      	subge	r0, r2, #3
 8014a5e:	f101 3aff 	add.w	sl, r1, #4294967295
 8014a62:	bfaa      	itet	ge
 8014a64:	2418      	movge	r4, #24
 8014a66:	2000      	movlt	r0, #0
 8014a68:	fb90 f0f4 	sdivge	r0, r0, r4
 8014a6c:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 8014d40 <__kernel_rem_pio2+0x308>
 8014a70:	f06f 0417 	mvn.w	r4, #23
 8014a74:	fb00 4404 	mla	r4, r0, r4, r4
 8014a78:	eba0 060a 	sub.w	r6, r0, sl
 8014a7c:	4414      	add	r4, r2
 8014a7e:	eb09 0c0a 	add.w	ip, r9, sl
 8014a82:	ad1a      	add	r5, sp, #104	; 0x68
 8014a84:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8014a88:	2200      	movs	r2, #0
 8014a8a:	4562      	cmp	r2, ip
 8014a8c:	dd10      	ble.n	8014ab0 <__kernel_rem_pio2+0x78>
 8014a8e:	9a01      	ldr	r2, [sp, #4]
 8014a90:	a91a      	add	r1, sp, #104	; 0x68
 8014a92:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8014a96:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 8014a9a:	f04f 0c00 	mov.w	ip, #0
 8014a9e:	45cc      	cmp	ip, r9
 8014aa0:	dc26      	bgt.n	8014af0 <__kernel_rem_pio2+0xb8>
 8014aa2:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 8014d40 <__kernel_rem_pio2+0x308>
 8014aa6:	f8dd e008 	ldr.w	lr, [sp, #8]
 8014aaa:	4616      	mov	r6, r2
 8014aac:	2500      	movs	r5, #0
 8014aae:	e015      	b.n	8014adc <__kernel_rem_pio2+0xa4>
 8014ab0:	42d6      	cmn	r6, r2
 8014ab2:	d409      	bmi.n	8014ac8 <__kernel_rem_pio2+0x90>
 8014ab4:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8014ab8:	ee07 1a90 	vmov	s15, r1
 8014abc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014ac0:	eca5 7b02 	vstmia	r5!, {d7}
 8014ac4:	3201      	adds	r2, #1
 8014ac6:	e7e0      	b.n	8014a8a <__kernel_rem_pio2+0x52>
 8014ac8:	eeb0 7b46 	vmov.f64	d7, d6
 8014acc:	e7f8      	b.n	8014ac0 <__kernel_rem_pio2+0x88>
 8014ace:	ecbe 5b02 	vldmia	lr!, {d5}
 8014ad2:	ed96 6b00 	vldr	d6, [r6]
 8014ad6:	3501      	adds	r5, #1
 8014ad8:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014adc:	4555      	cmp	r5, sl
 8014ade:	f1a6 0608 	sub.w	r6, r6, #8
 8014ae2:	ddf4      	ble.n	8014ace <__kernel_rem_pio2+0x96>
 8014ae4:	eca8 7b02 	vstmia	r8!, {d7}
 8014ae8:	f10c 0c01 	add.w	ip, ip, #1
 8014aec:	3208      	adds	r2, #8
 8014aee:	e7d6      	b.n	8014a9e <__kernel_rem_pio2+0x66>
 8014af0:	aa06      	add	r2, sp, #24
 8014af2:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8014d48 <__kernel_rem_pio2+0x310>
 8014af6:	ed9f ab96 	vldr	d10, [pc, #600]	; 8014d50 <__kernel_rem_pio2+0x318>
 8014afa:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8014afe:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8014b02:	9204      	str	r2, [sp, #16]
 8014b04:	9303      	str	r3, [sp, #12]
 8014b06:	464d      	mov	r5, r9
 8014b08:	00eb      	lsls	r3, r5, #3
 8014b0a:	9305      	str	r3, [sp, #20]
 8014b0c:	ab92      	add	r3, sp, #584	; 0x248
 8014b0e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8014b12:	f10d 0b18 	add.w	fp, sp, #24
 8014b16:	ab6a      	add	r3, sp, #424	; 0x1a8
 8014b18:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8014b1c:	465e      	mov	r6, fp
 8014b1e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8014b22:	4628      	mov	r0, r5
 8014b24:	2800      	cmp	r0, #0
 8014b26:	f1a2 0208 	sub.w	r2, r2, #8
 8014b2a:	dc48      	bgt.n	8014bbe <__kernel_rem_pio2+0x186>
 8014b2c:	4620      	mov	r0, r4
 8014b2e:	f000 fa17 	bl	8014f60 <scalbn>
 8014b32:	eeb0 8b40 	vmov.f64	d8, d0
 8014b36:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8014b3a:	ee28 0b00 	vmul.f64	d0, d8, d0
 8014b3e:	f000 fa8f 	bl	8015060 <floor>
 8014b42:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8014b46:	eea0 8b47 	vfms.f64	d8, d0, d7
 8014b4a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8014b4e:	2c00      	cmp	r4, #0
 8014b50:	ee17 8a90 	vmov	r8, s15
 8014b54:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014b58:	ee38 8b47 	vsub.f64	d8, d8, d7
 8014b5c:	dd41      	ble.n	8014be2 <__kernel_rem_pio2+0x1aa>
 8014b5e:	1e68      	subs	r0, r5, #1
 8014b60:	ab06      	add	r3, sp, #24
 8014b62:	f1c4 0c18 	rsb	ip, r4, #24
 8014b66:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8014b6a:	fa46 f20c 	asr.w	r2, r6, ip
 8014b6e:	4490      	add	r8, r2
 8014b70:	fa02 f20c 	lsl.w	r2, r2, ip
 8014b74:	1ab6      	subs	r6, r6, r2
 8014b76:	f1c4 0217 	rsb	r2, r4, #23
 8014b7a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8014b7e:	4116      	asrs	r6, r2
 8014b80:	2e00      	cmp	r6, #0
 8014b82:	dd3d      	ble.n	8014c00 <__kernel_rem_pio2+0x1c8>
 8014b84:	f04f 0c00 	mov.w	ip, #0
 8014b88:	f108 0801 	add.w	r8, r8, #1
 8014b8c:	4660      	mov	r0, ip
 8014b8e:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8014b92:	4565      	cmp	r5, ip
 8014b94:	dc6a      	bgt.n	8014c6c <__kernel_rem_pio2+0x234>
 8014b96:	2c00      	cmp	r4, #0
 8014b98:	dd04      	ble.n	8014ba4 <__kernel_rem_pio2+0x16c>
 8014b9a:	2c01      	cmp	r4, #1
 8014b9c:	d07b      	beq.n	8014c96 <__kernel_rem_pio2+0x25e>
 8014b9e:	2c02      	cmp	r4, #2
 8014ba0:	f000 8083 	beq.w	8014caa <__kernel_rem_pio2+0x272>
 8014ba4:	2e02      	cmp	r6, #2
 8014ba6:	d12b      	bne.n	8014c00 <__kernel_rem_pio2+0x1c8>
 8014ba8:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8014bac:	ee30 8b48 	vsub.f64	d8, d0, d8
 8014bb0:	b330      	cbz	r0, 8014c00 <__kernel_rem_pio2+0x1c8>
 8014bb2:	4620      	mov	r0, r4
 8014bb4:	f000 f9d4 	bl	8014f60 <scalbn>
 8014bb8:	ee38 8b40 	vsub.f64	d8, d8, d0
 8014bbc:	e020      	b.n	8014c00 <__kernel_rem_pio2+0x1c8>
 8014bbe:	ee20 7b09 	vmul.f64	d7, d0, d9
 8014bc2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8014bc6:	3801      	subs	r0, #1
 8014bc8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8014bcc:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8014bd0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8014bd4:	eca6 0a01 	vstmia	r6!, {s0}
 8014bd8:	ed92 0b00 	vldr	d0, [r2]
 8014bdc:	ee37 0b00 	vadd.f64	d0, d7, d0
 8014be0:	e7a0      	b.n	8014b24 <__kernel_rem_pio2+0xec>
 8014be2:	d105      	bne.n	8014bf0 <__kernel_rem_pio2+0x1b8>
 8014be4:	1e6a      	subs	r2, r5, #1
 8014be6:	ab06      	add	r3, sp, #24
 8014be8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8014bec:	15f6      	asrs	r6, r6, #23
 8014bee:	e7c7      	b.n	8014b80 <__kernel_rem_pio2+0x148>
 8014bf0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8014bf4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bfc:	da34      	bge.n	8014c68 <__kernel_rem_pio2+0x230>
 8014bfe:	2600      	movs	r6, #0
 8014c00:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c08:	f040 80aa 	bne.w	8014d60 <__kernel_rem_pio2+0x328>
 8014c0c:	f105 3bff 	add.w	fp, r5, #4294967295
 8014c10:	4658      	mov	r0, fp
 8014c12:	2200      	movs	r2, #0
 8014c14:	4548      	cmp	r0, r9
 8014c16:	da50      	bge.n	8014cba <__kernel_rem_pio2+0x282>
 8014c18:	2a00      	cmp	r2, #0
 8014c1a:	d06b      	beq.n	8014cf4 <__kernel_rem_pio2+0x2bc>
 8014c1c:	ab06      	add	r3, sp, #24
 8014c1e:	3c18      	subs	r4, #24
 8014c20:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	f000 8087 	beq.w	8014d38 <__kernel_rem_pio2+0x300>
 8014c2a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8014c2e:	4620      	mov	r0, r4
 8014c30:	f000 f996 	bl	8014f60 <scalbn>
 8014c34:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8014d48 <__kernel_rem_pio2+0x310>
 8014c38:	f10b 0201 	add.w	r2, fp, #1
 8014c3c:	a96a      	add	r1, sp, #424	; 0x1a8
 8014c3e:	00d3      	lsls	r3, r2, #3
 8014c40:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8014c44:	465a      	mov	r2, fp
 8014c46:	2a00      	cmp	r2, #0
 8014c48:	f280 80b8 	bge.w	8014dbc <__kernel_rem_pio2+0x384>
 8014c4c:	465a      	mov	r2, fp
 8014c4e:	2a00      	cmp	r2, #0
 8014c50:	f2c0 80d6 	blt.w	8014e00 <__kernel_rem_pio2+0x3c8>
 8014c54:	a96a      	add	r1, sp, #424	; 0x1a8
 8014c56:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 8014c5a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8014d40 <__kernel_rem_pio2+0x308>
 8014c5e:	4d3f      	ldr	r5, [pc, #252]	; (8014d5c <__kernel_rem_pio2+0x324>)
 8014c60:	2000      	movs	r0, #0
 8014c62:	ebab 0102 	sub.w	r1, fp, r2
 8014c66:	e0c0      	b.n	8014dea <__kernel_rem_pio2+0x3b2>
 8014c68:	2602      	movs	r6, #2
 8014c6a:	e78b      	b.n	8014b84 <__kernel_rem_pio2+0x14c>
 8014c6c:	f8db 2000 	ldr.w	r2, [fp]
 8014c70:	b958      	cbnz	r0, 8014c8a <__kernel_rem_pio2+0x252>
 8014c72:	b122      	cbz	r2, 8014c7e <__kernel_rem_pio2+0x246>
 8014c74:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8014c78:	f8cb 2000 	str.w	r2, [fp]
 8014c7c:	2201      	movs	r2, #1
 8014c7e:	f10c 0c01 	add.w	ip, ip, #1
 8014c82:	f10b 0b04 	add.w	fp, fp, #4
 8014c86:	4610      	mov	r0, r2
 8014c88:	e783      	b.n	8014b92 <__kernel_rem_pio2+0x15a>
 8014c8a:	ebae 0202 	sub.w	r2, lr, r2
 8014c8e:	f8cb 2000 	str.w	r2, [fp]
 8014c92:	4602      	mov	r2, r0
 8014c94:	e7f3      	b.n	8014c7e <__kernel_rem_pio2+0x246>
 8014c96:	f105 3cff 	add.w	ip, r5, #4294967295
 8014c9a:	ab06      	add	r3, sp, #24
 8014c9c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8014ca0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8014ca4:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8014ca8:	e77c      	b.n	8014ba4 <__kernel_rem_pio2+0x16c>
 8014caa:	f105 3cff 	add.w	ip, r5, #4294967295
 8014cae:	ab06      	add	r3, sp, #24
 8014cb0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8014cb4:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8014cb8:	e7f4      	b.n	8014ca4 <__kernel_rem_pio2+0x26c>
 8014cba:	ab06      	add	r3, sp, #24
 8014cbc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8014cc0:	3801      	subs	r0, #1
 8014cc2:	431a      	orrs	r2, r3
 8014cc4:	e7a6      	b.n	8014c14 <__kernel_rem_pio2+0x1dc>
 8014cc6:	3201      	adds	r2, #1
 8014cc8:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8014ccc:	2e00      	cmp	r6, #0
 8014cce:	d0fa      	beq.n	8014cc6 <__kernel_rem_pio2+0x28e>
 8014cd0:	9b05      	ldr	r3, [sp, #20]
 8014cd2:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8014cd6:	eb0d 0003 	add.w	r0, sp, r3
 8014cda:	9b01      	ldr	r3, [sp, #4]
 8014cdc:	18ee      	adds	r6, r5, r3
 8014cde:	ab1a      	add	r3, sp, #104	; 0x68
 8014ce0:	f105 0c01 	add.w	ip, r5, #1
 8014ce4:	3898      	subs	r0, #152	; 0x98
 8014ce6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8014cea:	442a      	add	r2, r5
 8014cec:	4562      	cmp	r2, ip
 8014cee:	da04      	bge.n	8014cfa <__kernel_rem_pio2+0x2c2>
 8014cf0:	4615      	mov	r5, r2
 8014cf2:	e709      	b.n	8014b08 <__kernel_rem_pio2+0xd0>
 8014cf4:	9804      	ldr	r0, [sp, #16]
 8014cf6:	2201      	movs	r2, #1
 8014cf8:	e7e6      	b.n	8014cc8 <__kernel_rem_pio2+0x290>
 8014cfa:	9b03      	ldr	r3, [sp, #12]
 8014cfc:	f8dd e008 	ldr.w	lr, [sp, #8]
 8014d00:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014d04:	9305      	str	r3, [sp, #20]
 8014d06:	ee07 3a90 	vmov	s15, r3
 8014d0a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014d0e:	2500      	movs	r5, #0
 8014d10:	eca6 7b02 	vstmia	r6!, {d7}
 8014d14:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8014d40 <__kernel_rem_pio2+0x308>
 8014d18:	46b0      	mov	r8, r6
 8014d1a:	4555      	cmp	r5, sl
 8014d1c:	dd04      	ble.n	8014d28 <__kernel_rem_pio2+0x2f0>
 8014d1e:	eca0 7b02 	vstmia	r0!, {d7}
 8014d22:	f10c 0c01 	add.w	ip, ip, #1
 8014d26:	e7e1      	b.n	8014cec <__kernel_rem_pio2+0x2b4>
 8014d28:	ecbe 5b02 	vldmia	lr!, {d5}
 8014d2c:	ed38 6b02 	vldmdb	r8!, {d6}
 8014d30:	3501      	adds	r5, #1
 8014d32:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014d36:	e7f0      	b.n	8014d1a <__kernel_rem_pio2+0x2e2>
 8014d38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014d3c:	e76e      	b.n	8014c1c <__kernel_rem_pio2+0x1e4>
 8014d3e:	bf00      	nop
	...
 8014d4c:	3e700000 	.word	0x3e700000
 8014d50:	00000000 	.word	0x00000000
 8014d54:	41700000 	.word	0x41700000
 8014d58:	08019b20 	.word	0x08019b20
 8014d5c:	08019ae0 	.word	0x08019ae0
 8014d60:	4260      	negs	r0, r4
 8014d62:	eeb0 0b48 	vmov.f64	d0, d8
 8014d66:	f000 f8fb 	bl	8014f60 <scalbn>
 8014d6a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8014f48 <__kernel_rem_pio2+0x510>
 8014d6e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8014d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d76:	db18      	blt.n	8014daa <__kernel_rem_pio2+0x372>
 8014d78:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8014f50 <__kernel_rem_pio2+0x518>
 8014d7c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8014d80:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8014d84:	aa06      	add	r2, sp, #24
 8014d86:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8014d8a:	eea5 0b46 	vfms.f64	d0, d5, d6
 8014d8e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8014d92:	f105 0b01 	add.w	fp, r5, #1
 8014d96:	ee10 3a10 	vmov	r3, s0
 8014d9a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8014d9e:	ee17 3a10 	vmov	r3, s14
 8014da2:	3418      	adds	r4, #24
 8014da4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8014da8:	e73f      	b.n	8014c2a <__kernel_rem_pio2+0x1f2>
 8014daa:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8014dae:	aa06      	add	r2, sp, #24
 8014db0:	ee10 3a10 	vmov	r3, s0
 8014db4:	46ab      	mov	fp, r5
 8014db6:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8014dba:	e736      	b.n	8014c2a <__kernel_rem_pio2+0x1f2>
 8014dbc:	a806      	add	r0, sp, #24
 8014dbe:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8014dc2:	9001      	str	r0, [sp, #4]
 8014dc4:	ee07 0a90 	vmov	s15, r0
 8014dc8:	3a01      	subs	r2, #1
 8014dca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014dce:	ee27 7b00 	vmul.f64	d7, d7, d0
 8014dd2:	ee20 0b06 	vmul.f64	d0, d0, d6
 8014dd6:	ed21 7b02 	vstmdb	r1!, {d7}
 8014dda:	e734      	b.n	8014c46 <__kernel_rem_pio2+0x20e>
 8014ddc:	ecb5 5b02 	vldmia	r5!, {d5}
 8014de0:	ecb4 6b02 	vldmia	r4!, {d6}
 8014de4:	3001      	adds	r0, #1
 8014de6:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014dea:	4548      	cmp	r0, r9
 8014dec:	dc01      	bgt.n	8014df2 <__kernel_rem_pio2+0x3ba>
 8014dee:	4288      	cmp	r0, r1
 8014df0:	ddf4      	ble.n	8014ddc <__kernel_rem_pio2+0x3a4>
 8014df2:	a842      	add	r0, sp, #264	; 0x108
 8014df4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8014df8:	ed81 7b00 	vstr	d7, [r1]
 8014dfc:	3a01      	subs	r2, #1
 8014dfe:	e726      	b.n	8014c4e <__kernel_rem_pio2+0x216>
 8014e00:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8014e02:	2a02      	cmp	r2, #2
 8014e04:	dc0a      	bgt.n	8014e1c <__kernel_rem_pio2+0x3e4>
 8014e06:	2a00      	cmp	r2, #0
 8014e08:	dc2e      	bgt.n	8014e68 <__kernel_rem_pio2+0x430>
 8014e0a:	d047      	beq.n	8014e9c <__kernel_rem_pio2+0x464>
 8014e0c:	f008 0007 	and.w	r0, r8, #7
 8014e10:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8014e14:	ecbd 8b06 	vpop	{d8-d10}
 8014e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e1c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8014e1e:	2a03      	cmp	r2, #3
 8014e20:	d1f4      	bne.n	8014e0c <__kernel_rem_pio2+0x3d4>
 8014e22:	a942      	add	r1, sp, #264	; 0x108
 8014e24:	f1a3 0208 	sub.w	r2, r3, #8
 8014e28:	440a      	add	r2, r1
 8014e2a:	4611      	mov	r1, r2
 8014e2c:	4658      	mov	r0, fp
 8014e2e:	2800      	cmp	r0, #0
 8014e30:	f1a1 0108 	sub.w	r1, r1, #8
 8014e34:	dc55      	bgt.n	8014ee2 <__kernel_rem_pio2+0x4aa>
 8014e36:	4659      	mov	r1, fp
 8014e38:	2901      	cmp	r1, #1
 8014e3a:	f1a2 0208 	sub.w	r2, r2, #8
 8014e3e:	dc60      	bgt.n	8014f02 <__kernel_rem_pio2+0x4ca>
 8014e40:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8014f58 <__kernel_rem_pio2+0x520>
 8014e44:	aa42      	add	r2, sp, #264	; 0x108
 8014e46:	4413      	add	r3, r2
 8014e48:	f1bb 0f01 	cmp.w	fp, #1
 8014e4c:	dc69      	bgt.n	8014f22 <__kernel_rem_pio2+0x4ea>
 8014e4e:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8014e52:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8014e56:	2e00      	cmp	r6, #0
 8014e58:	d16a      	bne.n	8014f30 <__kernel_rem_pio2+0x4f8>
 8014e5a:	ed87 5b00 	vstr	d5, [r7]
 8014e5e:	ed87 6b02 	vstr	d6, [r7, #8]
 8014e62:	ed87 7b04 	vstr	d7, [r7, #16]
 8014e66:	e7d1      	b.n	8014e0c <__kernel_rem_pio2+0x3d4>
 8014e68:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014f58 <__kernel_rem_pio2+0x520>
 8014e6c:	aa42      	add	r2, sp, #264	; 0x108
 8014e6e:	4413      	add	r3, r2
 8014e70:	465a      	mov	r2, fp
 8014e72:	2a00      	cmp	r2, #0
 8014e74:	da26      	bge.n	8014ec4 <__kernel_rem_pio2+0x48c>
 8014e76:	b35e      	cbz	r6, 8014ed0 <__kernel_rem_pio2+0x498>
 8014e78:	eeb1 7b46 	vneg.f64	d7, d6
 8014e7c:	ed87 7b00 	vstr	d7, [r7]
 8014e80:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8014e84:	aa44      	add	r2, sp, #272	; 0x110
 8014e86:	2301      	movs	r3, #1
 8014e88:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014e8c:	459b      	cmp	fp, r3
 8014e8e:	da22      	bge.n	8014ed6 <__kernel_rem_pio2+0x49e>
 8014e90:	b10e      	cbz	r6, 8014e96 <__kernel_rem_pio2+0x45e>
 8014e92:	eeb1 7b47 	vneg.f64	d7, d7
 8014e96:	ed87 7b02 	vstr	d7, [r7, #8]
 8014e9a:	e7b7      	b.n	8014e0c <__kernel_rem_pio2+0x3d4>
 8014e9c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014f58 <__kernel_rem_pio2+0x520>
 8014ea0:	aa42      	add	r2, sp, #264	; 0x108
 8014ea2:	4413      	add	r3, r2
 8014ea4:	f1bb 0f00 	cmp.w	fp, #0
 8014ea8:	da05      	bge.n	8014eb6 <__kernel_rem_pio2+0x47e>
 8014eaa:	b10e      	cbz	r6, 8014eb0 <__kernel_rem_pio2+0x478>
 8014eac:	eeb1 7b47 	vneg.f64	d7, d7
 8014eb0:	ed87 7b00 	vstr	d7, [r7]
 8014eb4:	e7aa      	b.n	8014e0c <__kernel_rem_pio2+0x3d4>
 8014eb6:	ed33 6b02 	vldmdb	r3!, {d6}
 8014eba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014ebe:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014ec2:	e7ef      	b.n	8014ea4 <__kernel_rem_pio2+0x46c>
 8014ec4:	ed33 7b02 	vldmdb	r3!, {d7}
 8014ec8:	3a01      	subs	r2, #1
 8014eca:	ee36 6b07 	vadd.f64	d6, d6, d7
 8014ece:	e7d0      	b.n	8014e72 <__kernel_rem_pio2+0x43a>
 8014ed0:	eeb0 7b46 	vmov.f64	d7, d6
 8014ed4:	e7d2      	b.n	8014e7c <__kernel_rem_pio2+0x444>
 8014ed6:	ecb2 6b02 	vldmia	r2!, {d6}
 8014eda:	3301      	adds	r3, #1
 8014edc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014ee0:	e7d4      	b.n	8014e8c <__kernel_rem_pio2+0x454>
 8014ee2:	ed91 7b00 	vldr	d7, [r1]
 8014ee6:	ed91 5b02 	vldr	d5, [r1, #8]
 8014eea:	3801      	subs	r0, #1
 8014eec:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014ef0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014ef4:	ed81 6b00 	vstr	d6, [r1]
 8014ef8:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014efc:	ed81 7b02 	vstr	d7, [r1, #8]
 8014f00:	e795      	b.n	8014e2e <__kernel_rem_pio2+0x3f6>
 8014f02:	ed92 7b00 	vldr	d7, [r2]
 8014f06:	ed92 5b02 	vldr	d5, [r2, #8]
 8014f0a:	3901      	subs	r1, #1
 8014f0c:	ee37 6b05 	vadd.f64	d6, d7, d5
 8014f10:	ee37 7b46 	vsub.f64	d7, d7, d6
 8014f14:	ed82 6b00 	vstr	d6, [r2]
 8014f18:	ee37 7b05 	vadd.f64	d7, d7, d5
 8014f1c:	ed82 7b02 	vstr	d7, [r2, #8]
 8014f20:	e78a      	b.n	8014e38 <__kernel_rem_pio2+0x400>
 8014f22:	ed33 6b02 	vldmdb	r3!, {d6}
 8014f26:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014f2a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8014f2e:	e78b      	b.n	8014e48 <__kernel_rem_pio2+0x410>
 8014f30:	eeb1 5b45 	vneg.f64	d5, d5
 8014f34:	eeb1 6b46 	vneg.f64	d6, d6
 8014f38:	ed87 5b00 	vstr	d5, [r7]
 8014f3c:	eeb1 7b47 	vneg.f64	d7, d7
 8014f40:	ed87 6b02 	vstr	d6, [r7, #8]
 8014f44:	e78d      	b.n	8014e62 <__kernel_rem_pio2+0x42a>
 8014f46:	bf00      	nop
 8014f48:	00000000 	.word	0x00000000
 8014f4c:	41700000 	.word	0x41700000
 8014f50:	00000000 	.word	0x00000000
 8014f54:	3e700000 	.word	0x3e700000
	...

08014f60 <scalbn>:
 8014f60:	ee10 1a90 	vmov	r1, s1
 8014f64:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014f68:	b98b      	cbnz	r3, 8014f8e <scalbn+0x2e>
 8014f6a:	ee10 3a10 	vmov	r3, s0
 8014f6e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8014f72:	4319      	orrs	r1, r3
 8014f74:	d00a      	beq.n	8014f8c <scalbn+0x2c>
 8014f76:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8015028 <scalbn+0xc8>
 8014f7a:	4b37      	ldr	r3, [pc, #220]	; (8015058 <scalbn+0xf8>)
 8014f7c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014f80:	4298      	cmp	r0, r3
 8014f82:	da0b      	bge.n	8014f9c <scalbn+0x3c>
 8014f84:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8015030 <scalbn+0xd0>
 8014f88:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014f8c:	4770      	bx	lr
 8014f8e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014f92:	4293      	cmp	r3, r2
 8014f94:	d107      	bne.n	8014fa6 <scalbn+0x46>
 8014f96:	ee30 0b00 	vadd.f64	d0, d0, d0
 8014f9a:	4770      	bx	lr
 8014f9c:	ee10 1a90 	vmov	r1, s1
 8014fa0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014fa4:	3b36      	subs	r3, #54	; 0x36
 8014fa6:	f24c 3250 	movw	r2, #50000	; 0xc350
 8014faa:	4290      	cmp	r0, r2
 8014fac:	dd0d      	ble.n	8014fca <scalbn+0x6a>
 8014fae:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8015038 <scalbn+0xd8>
 8014fb2:	ee10 3a90 	vmov	r3, s1
 8014fb6:	eeb0 6b47 	vmov.f64	d6, d7
 8014fba:	ed9f 5b21 	vldr	d5, [pc, #132]	; 8015040 <scalbn+0xe0>
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	fe27 7b05 	vselge.f64	d7, d7, d5
 8014fc4:	ee27 0b06 	vmul.f64	d0, d7, d6
 8014fc8:	4770      	bx	lr
 8014fca:	4418      	add	r0, r3
 8014fcc:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8014fd0:	4298      	cmp	r0, r3
 8014fd2:	dcec      	bgt.n	8014fae <scalbn+0x4e>
 8014fd4:	2800      	cmp	r0, #0
 8014fd6:	dd0a      	ble.n	8014fee <scalbn+0x8e>
 8014fd8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8014fdc:	ec53 2b10 	vmov	r2, r3, d0
 8014fe0:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8014fe4:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8014fe8:	ec43 2b10 	vmov	d0, r2, r3
 8014fec:	4770      	bx	lr
 8014fee:	f110 0f35 	cmn.w	r0, #53	; 0x35
 8014ff2:	da09      	bge.n	8015008 <scalbn+0xa8>
 8014ff4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8015030 <scalbn+0xd0>
 8014ff8:	ee10 3a90 	vmov	r3, s1
 8014ffc:	eeb0 6b47 	vmov.f64	d6, d7
 8015000:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8015048 <scalbn+0xe8>
 8015004:	2b00      	cmp	r3, #0
 8015006:	e7db      	b.n	8014fc0 <scalbn+0x60>
 8015008:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 801500c:	ec53 2b10 	vmov	r2, r3, d0
 8015010:	3036      	adds	r0, #54	; 0x36
 8015012:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015016:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801501a:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8015050 <scalbn+0xf0>
 801501e:	ec43 2b10 	vmov	d0, r2, r3
 8015022:	e7b1      	b.n	8014f88 <scalbn+0x28>
 8015024:	f3af 8000 	nop.w
 8015028:	00000000 	.word	0x00000000
 801502c:	43500000 	.word	0x43500000
 8015030:	c2f8f359 	.word	0xc2f8f359
 8015034:	01a56e1f 	.word	0x01a56e1f
 8015038:	8800759c 	.word	0x8800759c
 801503c:	7e37e43c 	.word	0x7e37e43c
 8015040:	8800759c 	.word	0x8800759c
 8015044:	fe37e43c 	.word	0xfe37e43c
 8015048:	c2f8f359 	.word	0xc2f8f359
 801504c:	81a56e1f 	.word	0x81a56e1f
 8015050:	00000000 	.word	0x00000000
 8015054:	3c900000 	.word	0x3c900000
 8015058:	ffff3cb0 	.word	0xffff3cb0
 801505c:	00000000 	.word	0x00000000

08015060 <floor>:
 8015060:	ee10 1a90 	vmov	r1, s1
 8015064:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015068:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 801506c:	2b13      	cmp	r3, #19
 801506e:	b530      	push	{r4, r5, lr}
 8015070:	ee10 0a10 	vmov	r0, s0
 8015074:	ee10 5a10 	vmov	r5, s0
 8015078:	dc31      	bgt.n	80150de <floor+0x7e>
 801507a:	2b00      	cmp	r3, #0
 801507c:	da15      	bge.n	80150aa <floor+0x4a>
 801507e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8015140 <floor+0xe0>
 8015082:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015086:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801508a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801508e:	dd07      	ble.n	80150a0 <floor+0x40>
 8015090:	2900      	cmp	r1, #0
 8015092:	da4e      	bge.n	8015132 <floor+0xd2>
 8015094:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015098:	4308      	orrs	r0, r1
 801509a:	d04d      	beq.n	8015138 <floor+0xd8>
 801509c:	492a      	ldr	r1, [pc, #168]	; (8015148 <floor+0xe8>)
 801509e:	2000      	movs	r0, #0
 80150a0:	460b      	mov	r3, r1
 80150a2:	4602      	mov	r2, r0
 80150a4:	ec43 2b10 	vmov	d0, r2, r3
 80150a8:	e020      	b.n	80150ec <floor+0x8c>
 80150aa:	4a28      	ldr	r2, [pc, #160]	; (801514c <floor+0xec>)
 80150ac:	411a      	asrs	r2, r3
 80150ae:	ea01 0402 	and.w	r4, r1, r2
 80150b2:	4304      	orrs	r4, r0
 80150b4:	d01a      	beq.n	80150ec <floor+0x8c>
 80150b6:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8015140 <floor+0xe0>
 80150ba:	ee30 0b07 	vadd.f64	d0, d0, d7
 80150be:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80150c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150c6:	ddeb      	ble.n	80150a0 <floor+0x40>
 80150c8:	2900      	cmp	r1, #0
 80150ca:	bfbe      	ittt	lt
 80150cc:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 80150d0:	fa40 f303 	asrlt.w	r3, r0, r3
 80150d4:	18c9      	addlt	r1, r1, r3
 80150d6:	ea21 0102 	bic.w	r1, r1, r2
 80150da:	2000      	movs	r0, #0
 80150dc:	e7e0      	b.n	80150a0 <floor+0x40>
 80150de:	2b33      	cmp	r3, #51	; 0x33
 80150e0:	dd05      	ble.n	80150ee <floor+0x8e>
 80150e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80150e6:	d101      	bne.n	80150ec <floor+0x8c>
 80150e8:	ee30 0b00 	vadd.f64	d0, d0, d0
 80150ec:	bd30      	pop	{r4, r5, pc}
 80150ee:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80150f2:	f04f 32ff 	mov.w	r2, #4294967295
 80150f6:	40e2      	lsrs	r2, r4
 80150f8:	4210      	tst	r0, r2
 80150fa:	d0f7      	beq.n	80150ec <floor+0x8c>
 80150fc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8015140 <floor+0xe0>
 8015100:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015104:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801510c:	ddc8      	ble.n	80150a0 <floor+0x40>
 801510e:	2900      	cmp	r1, #0
 8015110:	da02      	bge.n	8015118 <floor+0xb8>
 8015112:	2b14      	cmp	r3, #20
 8015114:	d103      	bne.n	801511e <floor+0xbe>
 8015116:	3101      	adds	r1, #1
 8015118:	ea20 0002 	bic.w	r0, r0, r2
 801511c:	e7c0      	b.n	80150a0 <floor+0x40>
 801511e:	2401      	movs	r4, #1
 8015120:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8015124:	fa04 f303 	lsl.w	r3, r4, r3
 8015128:	4418      	add	r0, r3
 801512a:	4285      	cmp	r5, r0
 801512c:	bf88      	it	hi
 801512e:	1909      	addhi	r1, r1, r4
 8015130:	e7f2      	b.n	8015118 <floor+0xb8>
 8015132:	2000      	movs	r0, #0
 8015134:	4601      	mov	r1, r0
 8015136:	e7b3      	b.n	80150a0 <floor+0x40>
 8015138:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801513c:	e7b0      	b.n	80150a0 <floor+0x40>
 801513e:	bf00      	nop
 8015140:	8800759c 	.word	0x8800759c
 8015144:	7e37e43c 	.word	0x7e37e43c
 8015148:	bff00000 	.word	0xbff00000
 801514c:	000fffff 	.word	0x000fffff

08015150 <_init>:
 8015150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015152:	bf00      	nop
 8015154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015156:	bc08      	pop	{r3}
 8015158:	469e      	mov	lr, r3
 801515a:	4770      	bx	lr

0801515c <_fini>:
 801515c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801515e:	bf00      	nop
 8015160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015162:	bc08      	pop	{r3}
 8015164:	469e      	mov	lr, r3
 8015166:	4770      	bx	lr
