$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Tue Mar 19 09:48:26 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_set $end
$var wire 1 1 ww_reset $end
$var wire 1 2 ww_d $end
$var wire 1 3 ww_q $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \set~input_o\ $end
$var wire 1 7 \d~input_o\ $end
$var wire 1 8 \reset~input_o\ $end
$var wire 1 9 \q~0_combout\ $end
$var wire 1 : \q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
10
01
02
03
04
05
16
07
08
19
0:
$end
#30000
1!
1/
15
1:
14
13
1#
#90000
0!
0/
05
#120000
0%
00
06
09
#180000
1!
1/
15
0:
04
03
0#
#210000
0!
0/
05
#240000
1!
1"
1/
12
17
15
19
#270000
0!
0/
05
#300000
1!
1/
15
1:
14
13
1#
#330000
0"
02
07
09
#480000
0!
0/
05
#540000
1!
1/
15
0:
04
03
0#
#570000
0!
0/
05
#580000
1"
12
17
19
#600000
1!
1/
15
1:
14
13
1#
#660000
0!
0/
05
#760000
1%
1$
10
11
18
16
09
#780000
1!
1/
15
0:
04
03
0#
#790000
0"
02
07
#810000
0%
0$
00
01
08
06
#870000
0!
0/
05
#900000
1!
1/
15
#960000
0!
0/
05
#990000
1!
1/
15
#1000000
