$date
	Sat Jul 15 16:29:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_1_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$var reg 1 $ s $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
bx #
bx "
bx !
$end
#1
0$
#2
b10000000001111000000001111 !
b100000111100000000001000000000 #
b10000000001111000000001111 "
#4
b100000111100000000001000000000 !
1$
#7
b10000000001111000000001111 !
0$
#8
b100000111100000000001000000000 !
b10000000001111000000001111 #
b100000111100000000001000000000 "
#10
b10000000001111000000001111 !
1$
#12
