<stg><name>Crypto</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="1" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="1" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="1" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="1" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="1" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="1" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="!5"/>
<literal name="OP_read" val="!6"/>
<literal name="OP_read" val="!7"/>
<literal name="OP_read" val="!8"/>
<literal name="OP_read" val="!9"/>
<literal name="OP_read" val="!0"/>
<literal name="OP_read" val="!1"/>
<literal name="OP_read" val="!2"/>
<literal name="OP_read" val="!3"/>
<literal name="OP_read" val="!4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="7" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="8" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="27" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="31" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="32" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="51" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="52" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="53" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="68" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="71" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="72" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="74" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %ModIndex_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ModIndex

]]></Node>
<StgValue><ssdm name="ModIndex_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %OP_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %OP

]]></Node>
<StgValue><ssdm name="OP_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %RAMSel_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %RAMSel

]]></Node>
<StgValue><ssdm name="RAMSel_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %trunc_ln11 = trunc i32 %RAMSel_read

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="32">
<![CDATA[
entry:4 %trunc_ln11_1 = trunc i32 %ModIndex_read

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24

]]></Node>
<StgValue><ssdm name="spectopmodule_ln11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Address

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Address, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Address, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutput, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_23, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutput, void @empty_2, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataOutput

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %RAMSel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleIn, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleIn, void @empty_16, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %TwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %TwiddleIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %TwiddleAddress

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleAddress, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleOutput, void @empty_2, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %TwiddleOutput

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OP

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_15, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ModIndex

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ModIndex, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ModIndex, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %DataTemp = alloca i64 1

]]></Node>
<StgValue><ssdm name="DataTemp"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %bit_reversed_input = alloca i64 1

]]></Node>
<StgValue><ssdm name="bit_reversed_input"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %TwiddleAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %TwiddleAddress

]]></Node>
<StgValue><ssdm name="TwiddleAddress_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %Address_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %Address

]]></Node>
<StgValue><ssdm name="Address_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
entry:37 %switch_ln43 = switch i32 %OP_read, void %sw.epilog, i32 5, void %sw.bb, i32 6, void %sw.bb45, i32 7, void %sw.bb46, i32 8, void %sw.bb47, i32 9, void %sw.bb48, i32 0, void %sw.bb49, i32 1, void %sw.bb55_ifconv, i32 2, void %sw.bb62, i32 3, void %VITIS_LOOP_89_1, i32 4, void %VITIS_LOOP_138_7

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
sw.bb62:0 %zext_ln14_3 = zext i32 %Address_read

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="32">
<![CDATA[
sw.bb62:1 %trunc_ln14_3 = trunc i32 %Address_read

]]></Node>
<StgValue><ssdm name="trunc_ln14_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb62:2 %data_ram_0_addr_6 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_6"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb62:3 %xor_ln14_2 = xor i13 %trunc_ln14_3, i13 4096

]]></Node>
<StgValue><ssdm name="xor_ln14_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="13">
<![CDATA[
sw.bb62:4 %zext_ln14_6 = zext i13 %xor_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb62:5 %data_ram_0_addr_7 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_7"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="13">
<![CDATA[
sw.bb62:6 %temp1_10 = load i13 %data_ram_0_addr_6

]]></Node>
<StgValue><ssdm name="temp1_10"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
sw.bb62:7 %temp2_10 = load i13 %data_ram_0_addr_7

]]></Node>
<StgValue><ssdm name="temp2_10"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
sw.bb55_ifconv:0 %zext_ln14_2 = zext i32 %Address_read

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="32">
<![CDATA[
sw.bb55_ifconv:1 %trunc_ln14_2 = trunc i32 %Address_read

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb55_ifconv:2 %data_ram_0_addr_4 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb55_ifconv:3 %xor_ln14_1 = xor i13 %trunc_ln14_2, i13 4096

]]></Node>
<StgValue><ssdm name="xor_ln14_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="13">
<![CDATA[
sw.bb55_ifconv:4 %zext_ln14_5 = zext i13 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb55_ifconv:5 %data_ram_0_addr_5 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_5"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="13">
<![CDATA[
sw.bb55_ifconv:6 %temp1_9 = load i13 %data_ram_0_addr_4

]]></Node>
<StgValue><ssdm name="temp1_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="13">
<![CDATA[
sw.bb55_ifconv:7 %temp2_9 = load i13 %data_ram_0_addr_5

]]></Node>
<StgValue><ssdm name="temp2_9"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
sw.bb49:0 %zext_ln14_1 = zext i32 %Address_read

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="32">
<![CDATA[
sw.bb49:1 %trunc_ln14_1 = trunc i32 %Address_read

]]></Node>
<StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb49:2 %data_ram_0_addr_2 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb49:3 %xor_ln14 = xor i13 %trunc_ln14_1, i13 4096

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="13">
<![CDATA[
sw.bb49:4 %zext_ln14_4 = zext i13 %xor_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb49:5 %data_ram_0_addr_3 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
sw.bb49:6 %temp1 = load i13 %data_ram_0_addr_2

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="13">
<![CDATA[
sw.bb49:7 %temp2 = load i13 %data_ram_0_addr_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="32">
<![CDATA[
sw.bb48:0 %trunc_ln28 = trunc i32 %TwiddleAddress_read

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb48:1 %xor_ln28 = xor i13 %trunc_ln28, i13 4096

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="13">
<![CDATA[
sw.bb48:2 %zext_ln28 = zext i13 %xor_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb48:3 %twiddle_ram_addr_3 = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="twiddle_ram_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="13">
<![CDATA[
sw.bb48:4 %twiddle_ram_load_1 = load i13 %twiddle_ram_addr_3

]]></Node>
<StgValue><ssdm name="twiddle_ram_load_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="32">
<![CDATA[
sw.bb47:0 %zext_ln22 = zext i32 %TwiddleAddress_read

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb47:1 %twiddle_ram_addr_2 = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="twiddle_ram_addr_2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="13">
<![CDATA[
sw.bb47:2 %twiddle_ram_load = load i13 %twiddle_ram_addr_2

]]></Node>
<StgValue><ssdm name="twiddle_ram_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb46:6 %TwiddleIn_addr = getelementptr i32 %TwiddleIn, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="TwiddleIn_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1">
<![CDATA[
sw.bb46:7 %TwiddleIn_load = load i1 %TwiddleIn_addr

]]></Node>
<StgValue><ssdm name="TwiddleIn_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="32">
<![CDATA[
sw.bb45:1 %trunc_ln14 = trunc i32 %Address_read

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="32">
<![CDATA[
sw.bb:1 %trunc_ln8 = trunc i32 %Address_read

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_138_7:0 %h_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
VITIS_LOOP_138_7:1 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_7:2 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_138_7, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_138_7:9 %store_ln154 = store i32 2, i32 %h_1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_89_1:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
VITIS_LOOP_89_1:1 %tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_89_1:2 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_89_1, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_89_1:9 %store_ln104 = store i32 2, i32 %h

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_138_7:2 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_138_7, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_89_1:2 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_89_1, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_7:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_21, i32 %DataTemp, i32 %bit_reversed_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_89_1:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_2, i32 %DataTemp, i32 %bit_reversed_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_7:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_21, i32 %DataTemp, i32 %bit_reversed_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_89_1:3 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_2, i32 %DataTemp, i32 %bit_reversed_input

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="165" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_7:4 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_149_10, i32 %bit_reversed_input, i32 %DataTemp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_89_1:4 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_99_4, i32 %bit_reversed_input, i32 %DataTemp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_138_7:4 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_149_10, i32 %bit_reversed_input, i32 %DataTemp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="2">
<![CDATA[
VITIS_LOOP_138_7:5 %zext_ln89_1 = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="31">
<![CDATA[
VITIS_LOOP_138_7:6 %trunc_ln64_1 = trunc i31 %zext_ln89_1

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="2">
<![CDATA[
VITIS_LOOP_138_7:7 %m_1 = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="20">
<![CDATA[
VITIS_LOOP_138_7:8 %trunc_ln89_1 = trunc i20 %m_1

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_138_7:10 %br_ln154 = br void %for.cond222

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_89_1:4 %call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_99_4, i32 %bit_reversed_input, i32 %DataTemp

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="2">
<![CDATA[
VITIS_LOOP_89_1:5 %zext_ln = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="31">
<![CDATA[
VITIS_LOOP_89_1:6 %trunc_ln64 = trunc i31 %zext_ln

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="2">
<![CDATA[
VITIS_LOOP_89_1:7 %m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="20">
<![CDATA[
VITIS_LOOP_89_1:8 %trunc_ln89 = trunc i20 %m

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_89_1:10 %br_ln104 = br void %for.cond105

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond222:0 %h_3 = load i32 %h_1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond222:1 %icmp_ln154 = icmp_slt  i32 %h_3, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond222:2 %br_ln154 = br i1 %icmp_ln154, void %for.end270, void %INTT_GROUP_LOOP

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="19" op_0_bw="19" op_1_bw="19" op_2_bw="19" op_3_bw="19" op_4_bw="2">
<![CDATA[
for.end270:0 %n_inv = mux i19 @_ssdm_op_Mux.ap_auto.3i19.i2, i19 270335, i19 335855, i19 393185, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="n_inv"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="19" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end270:1 %call_ln175 = call void @Crypto_Pipeline_VITIS_LOOP_176_11, i32 %DataTemp, i19 %n_inv, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="187" st_id="11" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="190" st_id="14" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="191" st_id="15" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="192" st_id="16" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="193" st_id="17" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="194" st_id="18" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="196" st_id="20" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="197" st_id="21" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="198" st_id="22" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="199" st_id="23" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="200" st_id="24" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="201" st_id="25" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
INTT_GROUP_LOOP:0 %speclooptripcount_ln155 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln155"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_GROUP_LOOP:1 %specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln154"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INTT_GROUP_LOOP:2 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %h_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:3 %sub_ln155 = sub i32 0, i32 %h_3

]]></Node>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP:4 %lshr_ln155_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln155, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln155_1"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="31">
<![CDATA[
INTT_GROUP_LOOP:5 %zext_ln155 = zext i31 %lshr_ln155_1

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:6 %sub_ln155_1 = sub i32 0, i32 %zext_ln155

]]></Node>
<StgValue><ssdm name="sub_ln155_1"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
INTT_GROUP_LOOP:7 %lshr_ln155_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln155_2"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="31">
<![CDATA[
INTT_GROUP_LOOP:8 %zext_ln155_1 = zext i31 %lshr_ln155_2

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
INTT_GROUP_LOOP:9 %hf_1 = select i1 %tmp_11, i32 %sub_ln155_1, i32 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="hf_1"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
INTT_GROUP_LOOP:10 %ut_1 = sdiv i32 4096, i32 %h_3

]]></Node>
<StgValue><ssdm name="ut_1"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13">
<![CDATA[
INTT_GROUP_LOOP:11 %trunc_ln158 = trunc i13 %ut_1

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32">
<![CDATA[
INTT_GROUP_LOOP:12 %trunc_ln158_1 = trunc i32 %hf_1

]]></Node>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
INTT_GROUP_LOOP:13 %sext_ln158 = sext i32 %h_3

]]></Node>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
INTT_GROUP_LOOP:14 %br_ln158 = br void %for.cond231

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond231:0 %i = phi i64 %add_ln158, void %INTT_PE_LOOP, i64 0, void %INTT_GROUP_LOOP

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond231:1 %tmp_13 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %i, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond231:2 %icmp_ln158 = icmp_slt  i52 %tmp_13, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond231:3 %br_ln158 = br i1 %icmp_ln158, void %for.inc268, void %INTT_PE_LOOP

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="64">
<![CDATA[
INTT_PE_LOOP:0 %trunc_ln158_2 = trunc i64 %i

]]></Node>
<StgValue><ssdm name="trunc_ln158_2"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="12" op_5_bw="13" op_6_bw="20" op_7_bw="16" op_8_bw="31" op_9_bw="16" op_10_bw="31" op_11_bw="31" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP:2 %call_ln155 = call void @Crypto_Pipeline_INTT_PE_LOOP, i32 %hf_1, i12 %trunc_ln158_2, i32 %DataTemp, i12 %trunc_ln158_1, i13 %trunc_ln158, i20 %m_1, i16 %trunc_ln89_1, i31 %zext_ln89_1, i16 %trunc_ln64_1, i31 %zext_ln89_1, i31 %zext_ln89_1, i32 %twiddle_ram

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
INTT_PE_LOOP:3 %add_ln158 = add i64 %sext_ln158, i64 %i

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc268:0 %h_5 = shl i32 %h_3, i32 1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc268:1 %store_ln154 = store i32 %h_5, i32 %h_1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc268:2 %br_ln154 = br void %for.cond222

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
INTT_PE_LOOP:1 %specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln158"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="12" op_5_bw="13" op_6_bw="20" op_7_bw="16" op_8_bw="31" op_9_bw="16" op_10_bw="31" op_11_bw="31" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
INTT_PE_LOOP:2 %call_ln155 = call void @Crypto_Pipeline_INTT_PE_LOOP, i32 %hf_1, i12 %trunc_ln158_2, i32 %DataTemp, i12 %trunc_ln158_1, i13 %trunc_ln158, i20 %m_1, i16 %trunc_ln89_1, i31 %zext_ln89_1, i16 %trunc_ln64_1, i31 %zext_ln89_1, i31 %zext_ln89_1, i32 %twiddle_ram

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
INTT_PE_LOOP:4 %br_ln158 = br void %for.cond231

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="230" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="19" op_3_bw="2" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end270:1 %call_ln175 = call void @Crypto_Pipeline_VITIS_LOOP_176_11, i32 %DataTemp, i19 %n_inv, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="call_ln175"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="231" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end270:2 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_180_12, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="232" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end270:2 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_180_12, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>

<operation id="233" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.end270:3 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond105:0 %h_2 = load i32 %h

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond105:1 %icmp_ln104 = icmp_slt  i32 %h_2, i32 4097

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond105:2 %br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_127_6.preheader, void %NTT_GROUP_LOOP

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_127_6.preheader:0 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_126_5, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="239" st_id="33" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="241" st_id="35" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="243" st_id="37" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="244" st_id="38" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="245" st_id="39" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="246" st_id="40" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="247" st_id="41" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="248" st_id="42" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="249" st_id="43" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="250" st_id="44" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="251" st_id="45" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="252" st_id="46" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="253" st_id="47" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="254" st_id="48" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="255" st_id="49" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="256" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NTT_GROUP_LOOP:0 %speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln105"/></StgValue>
</operation>

<operation id="257" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_GROUP_LOOP:1 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="258" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
NTT_GROUP_LOOP:2 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %h_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="259" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:3 %sub_ln105 = sub i32 0, i32 %h_2

]]></Node>
<StgValue><ssdm name="sub_ln105"/></StgValue>
</operation>

<operation id="260" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP:4 %lshr_ln105_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln105, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln105_1"/></StgValue>
</operation>

<operation id="261" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="31">
<![CDATA[
NTT_GROUP_LOOP:5 %zext_ln105 = zext i31 %lshr_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="262" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:6 %sub_ln105_1 = sub i32 0, i32 %zext_ln105

]]></Node>
<StgValue><ssdm name="sub_ln105_1"/></StgValue>
</operation>

<operation id="263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
NTT_GROUP_LOOP:7 %lshr_ln105_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln105_2"/></StgValue>
</operation>

<operation id="264" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="31">
<![CDATA[
NTT_GROUP_LOOP:8 %zext_ln105_1 = zext i31 %lshr_ln105_2

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="265" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
NTT_GROUP_LOOP:9 %hf = select i1 %tmp_10, i32 %sub_ln105_1, i32 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="hf"/></StgValue>
</operation>

<operation id="266" st_id="50" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="32" op_1_bw="32">
<![CDATA[
NTT_GROUP_LOOP:10 %ut = sdiv i32 4096, i32 %h_2

]]></Node>
<StgValue><ssdm name="ut"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13">
<![CDATA[
NTT_GROUP_LOOP:11 %trunc_ln108 = trunc i13 %ut

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="268" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32">
<![CDATA[
NTT_GROUP_LOOP:12 %trunc_ln108_1 = trunc i32 %hf

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
NTT_GROUP_LOOP:13 %sext_ln108 = sext i32 %h_2

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
NTT_GROUP_LOOP:14 %br_ln108 = br void %for.cond111

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="271" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.cond111:0 %i_6 = phi i64 %add_ln108, void %NTT_PE_LOOP, i64 0, void %NTT_GROUP_LOOP

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="272" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond111:1 %tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %i_6, i32 12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="273" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.cond111:2 %icmp_ln108 = icmp_slt  i52 %tmp_12, i52 1

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond111:3 %br_ln108 = br i1 %icmp_ln108, void %for.inc143, void %NTT_PE_LOOP

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="64">
<![CDATA[
NTT_PE_LOOP:0 %trunc_ln108_2 = trunc i64 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln108_2"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="12" op_5_bw="13" op_6_bw="20" op_7_bw="16" op_8_bw="31" op_9_bw="16" op_10_bw="31" op_11_bw="31" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP:2 %call_ln105 = call void @Crypto_Pipeline_NTT_PE_LOOP, i32 %hf, i12 %trunc_ln108_2, i32 %DataTemp, i12 %trunc_ln108_1, i13 %trunc_ln108, i20 %m, i16 %trunc_ln89, i31 %zext_ln, i16 %trunc_ln64, i31 %zext_ln, i31 %zext_ln, i32 %twiddle_ram

]]></Node>
<StgValue><ssdm name="call_ln105"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
NTT_PE_LOOP:3 %add_ln108 = add i64 %sext_ln108, i64 %i_6

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="278" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc143:0 %h_4 = shl i32 %h_2, i32 1

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc143:1 %store_ln104 = store i32 %h_4, i32 %h

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
for.inc143:2 %br_ln104 = br void %for.cond105

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="281" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NTT_PE_LOOP:1 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="282" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="12" op_5_bw="13" op_6_bw="20" op_7_bw="16" op_8_bw="31" op_9_bw="16" op_10_bw="31" op_11_bw="31" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
NTT_PE_LOOP:2 %call_ln105 = call void @Crypto_Pipeline_NTT_PE_LOOP, i32 %hf, i12 %trunc_ln108_2, i32 %DataTemp, i12 %trunc_ln108_1, i13 %trunc_ln108, i20 %m, i16 %trunc_ln89, i31 %zext_ln, i16 %trunc_ln64, i31 %zext_ln, i31 %zext_ln, i32 %twiddle_ram

]]></Node>
<StgValue><ssdm name="call_ln105"/></StgValue>
</operation>

<operation id="283" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
NTT_PE_LOOP:4 %br_ln108 = br void %for.cond111

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="284" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_127_6.preheader:0 %call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_126_5, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>

<operation id="285" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_127_6.preheader:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="286" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="13">
<![CDATA[
sw.bb62:6 %temp1_10 = load i13 %data_ram_0_addr_6

]]></Node>
<StgValue><ssdm name="temp1_10"/></StgValue>
</operation>

<operation id="287" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
sw.bb62:7 %temp2_10 = load i13 %data_ram_0_addr_7

]]></Node>
<StgValue><ssdm name="temp2_10"/></StgValue>
</operation>

<operation id="288" st_id="54" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="289" st_id="55" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="290" st_id="56" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="291" st_id="57" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="292" st_id="58" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="293" st_id="59" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="294" st_id="60" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="295" st_id="61" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="296" st_id="62" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="297" st_id="63" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="298" st_id="64" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="299" st_id="65" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="300" st_id="66" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="301" st_id="67" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
sw.bb62:8 %temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="temp3_0_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="302" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
sw.bb62:9 %store_ln8 = store i32 %temp3_0_4, i13 %data_ram_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="303" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
sw.bb62:10 %br_ln84 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="304" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="13">
<![CDATA[
sw.bb55_ifconv:6 %temp1_9 = load i13 %data_ram_0_addr_4

]]></Node>
<StgValue><ssdm name="temp1_9"/></StgValue>
</operation>

<operation id="305" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="13">
<![CDATA[
sw.bb55_ifconv:7 %temp2_9 = load i13 %data_ram_0_addr_5

]]></Node>
<StgValue><ssdm name="temp2_9"/></StgValue>
</operation>

<operation id="306" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb55_ifconv:8 %temp3_0_3 = sub i32 %temp1_9, i32 %temp2_9

]]></Node>
<StgValue><ssdm name="temp3_0_3"/></StgValue>
</operation>

<operation id="307" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb55_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp3_0_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="308" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="13">
<![CDATA[
sw.bb49:6 %temp1 = load i13 %data_ram_0_addr_2

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="309" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="13">
<![CDATA[
sw.bb49:7 %temp2 = load i13 %data_ram_0_addr_3

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="310" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb49:8 %temp3_0 = add i32 %temp2, i32 %temp1

]]></Node>
<StgValue><ssdm name="temp3_0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="311" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="2">
<![CDATA[
sw.bb55_ifconv:10 %zext_ln56_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln56_cast"/></StgValue>
</operation>

<operation id="312" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="31">
<![CDATA[
sw.bb55_ifconv:11 %zext_ln56 = zext i31 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="313" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb55_ifconv:12 %temp3_0_5 = add i32 %zext_ln56, i32 %temp3_0_3

]]></Node>
<StgValue><ssdm name="temp3_0_5"/></StgValue>
</operation>

<operation id="314" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb55_ifconv:13 %temp3_0_6 = select i1 %tmp, i32 %temp3_0_5, i32 %temp3_0_3

]]></Node>
<StgValue><ssdm name="temp3_0_6"/></StgValue>
</operation>

<operation id="315" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="31" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="2">
<![CDATA[
sw.bb49:9 %zext_ln43_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln43_cast"/></StgValue>
</operation>

<operation id="316" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="31">
<![CDATA[
sw.bb49:10 %zext_ln43 = zext i31 %zext_ln43_cast

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="317" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb49:11 %icmp_ln43 = icmp_slt  i32 %temp3_0, i32 %zext_ln43

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="318" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb49:12 %temp3_0_1 = sub i32 %temp3_0, i32 %zext_ln43

]]></Node>
<StgValue><ssdm name="temp3_0_1"/></StgValue>
</operation>

<operation id="319" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb49:13 %temp3_0_2 = select i1 %icmp_ln43, i32 %temp3_0, i32 %temp3_0_1

]]></Node>
<StgValue><ssdm name="temp3_0_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="320" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
sw.bb55_ifconv:14 %store_ln8 = store i32 %temp3_0_6, i13 %data_ram_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="321" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
sw.bb55_ifconv:15 %br_ln77 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="322" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
sw.bb49:14 %store_ln8 = store i32 %temp3_0_2, i13 %data_ram_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="323" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
sw.bb49:15 %br_ln70 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="324" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="13">
<![CDATA[
sw.bb48:4 %twiddle_ram_load_1 = load i13 %twiddle_ram_addr_3

]]></Node>
<StgValue><ssdm name="twiddle_ram_load_1"/></StgValue>
</operation>

<operation id="325" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb48:5 %write_ln28 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %TwiddleOutput, i32 %twiddle_ram_load_1

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="326" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
sw.bb48:6 %br_ln63 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="327" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="13">
<![CDATA[
sw.bb47:2 %twiddle_ram_load = load i13 %twiddle_ram_addr_2

]]></Node>
<StgValue><ssdm name="twiddle_ram_load"/></StgValue>
</operation>

<operation id="328" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb47:3 %write_ln22 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %TwiddleOutput, i32 %twiddle_ram_load

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="329" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
sw.bb47:4 %br_ln59 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="330" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
sw.bb46:0 %zext_ln8_1 = zext i32 %TwiddleAddress_read

]]></Node>
<StgValue><ssdm name="zext_ln8_1"/></StgValue>
</operation>

<operation id="331" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="32">
<![CDATA[
sw.bb46:1 %trunc_ln8_1 = trunc i32 %TwiddleAddress_read

]]></Node>
<StgValue><ssdm name="trunc_ln8_1"/></StgValue>
</operation>

<operation id="332" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb46:2 %twiddle_ram_addr = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln8_1

]]></Node>
<StgValue><ssdm name="twiddle_ram_addr"/></StgValue>
</operation>

<operation id="333" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1">
<![CDATA[
sw.bb46:7 %TwiddleIn_load = load i1 %TwiddleIn_addr

]]></Node>
<StgValue><ssdm name="TwiddleIn_load"/></StgValue>
</operation>

<operation id="334" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
sw.bb46:8 %store_ln8 = store i32 %TwiddleIn_load, i13 %twiddle_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="335" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb46:9 %TwiddleIn_addr_1 = getelementptr i32 %TwiddleIn, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="TwiddleIn_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1">
<![CDATA[
sw.bb46:10 %TwiddleIn_load_1 = load i1 %TwiddleIn_addr_1

]]></Node>
<StgValue><ssdm name="TwiddleIn_load_1"/></StgValue>
</operation>

<operation id="337" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
sw.bb45:0 %tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="338" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb45:2 %add_ln14 = add i13 %tmp_8, i13 %trunc_ln14

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="339" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="13">
<![CDATA[
sw.bb45:3 %zext_ln14 = zext i13 %add_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="340" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb45:4 %data_ram_0_addr_1 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="data_ram_0_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="13">
<![CDATA[
sw.bb45:5 %data_ram_0_load = load i13 %data_ram_0_addr_1

]]></Node>
<StgValue><ssdm name="data_ram_0_load"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="342" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb46:3 %xor_ln12 = xor i13 %trunc_ln8_1, i13 4096

]]></Node>
<StgValue><ssdm name="xor_ln12"/></StgValue>
</operation>

<operation id="343" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="13">
<![CDATA[
sw.bb46:4 %zext_ln12 = zext i13 %xor_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="344" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb46:5 %twiddle_ram_addr_1 = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="twiddle_ram_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1">
<![CDATA[
sw.bb46:10 %TwiddleIn_load_1 = load i1 %TwiddleIn_addr_1

]]></Node>
<StgValue><ssdm name="TwiddleIn_load_1"/></StgValue>
</operation>

<operation id="346" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
sw.bb46:11 %store_ln12 = store i32 %TwiddleIn_load_1, i13 %twiddle_ram_addr_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="347" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
sw.bb46:12 %br_ln55 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="348" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="13">
<![CDATA[
sw.bb45:5 %data_ram_0_load = load i13 %data_ram_0_addr_1

]]></Node>
<StgValue><ssdm name="data_ram_0_load"/></StgValue>
</operation>

<operation id="349" st_id="74" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb45:6 %write_ln14 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %DataOutput, i32 %data_ram_0_load

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="350" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="OP_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
sw.bb45:7 %br_ln51 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="351" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
sw.bb:0 %tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="352" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
sw.bb:2 %add_ln8 = add i13 %tmp_7, i13 %trunc_ln8

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="353" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="13">
<![CDATA[
sw.bb:3 %zext_ln8 = zext i13 %add_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb:4 %data_ram_0_addr = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="data_ram_0_addr"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:5 %DataIn_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %DataIn

]]></Node>
<StgValue><ssdm name="DataIn_read"/></StgValue>
</operation>

<operation id="356" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
sw.bb:6 %store_ln8 = store i32 %DataIn_read, i13 %data_ram_0_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="357" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:7 %br_ln47 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="358" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0">
<![CDATA[
sw.epilog:0 %ret_ln192 = ret

]]></Node>
<StgValue><ssdm name="ret_ln192"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
