--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MultiplierWrapper.twx MultiplierWrapper.ncd -o
MultiplierWrapper.twr MultiplierWrapper.pcf -ucf MultiplierWrapper.ucf

Design file:              MultiplierWrapper.ncd
Physical constraint file: MultiplierWrapper.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |    3.756(R)|      SLOW  |   -1.303(R)|      FAST  |Clock_BUFGP       |   0.000|
A<1>        |    3.620(R)|      SLOW  |   -1.251(R)|      FAST  |Clock_BUFGP       |   0.000|
A<2>        |    3.481(R)|      SLOW  |   -1.675(R)|      FAST  |Clock_BUFGP       |   0.000|
A<3>        |    3.532(R)|      SLOW  |   -1.708(R)|      FAST  |Clock_BUFGP       |   0.000|
B<0>        |    4.178(R)|      SLOW  |   -1.495(R)|      FAST  |Clock_BUFGP       |   0.000|
B<1>        |    3.784(R)|      SLOW  |   -1.255(R)|      FAST  |Clock_BUFGP       |   0.000|
B<2>        |    3.681(R)|      SLOW  |   -1.849(R)|      FAST  |Clock_BUFGP       |   0.000|
B<3>        |    3.356(R)|      SLOW  |   -1.620(R)|      FAST  |Clock_BUFGP       |   0.000|
Reset       |    5.578(R)|      SLOW  |   -1.443(R)|      FAST  |Clock_BUFGP       |   0.000|
test_mode_in|    7.380(R)|      SLOW  |   -0.974(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CAn         |         7.556(R)|      SLOW  |         3.952(R)|      FAST  |Clock_BUFGP       |   0.000|
CBn         |         8.037(R)|      SLOW  |         4.247(R)|      FAST  |Clock_BUFGP       |   0.000|
CCn         |         7.782(R)|      SLOW  |         4.097(R)|      FAST  |Clock_BUFGP       |   0.000|
CDn         |         8.154(R)|      SLOW  |         4.311(R)|      FAST  |Clock_BUFGP       |   0.000|
CEn         |         8.262(R)|      SLOW  |         4.382(R)|      FAST  |Clock_BUFGP       |   0.000|
CFn         |         8.154(R)|      SLOW  |         4.308(R)|      FAST  |Clock_BUFGP       |   0.000|
CGn         |         8.314(R)|      SLOW  |         4.394(R)|      FAST  |Clock_BUFGP       |   0.000|
hund_anode  |         7.408(R)|      SLOW  |         3.866(R)|      FAST  |Clock_BUFGP       |   0.000|
ones_anode  |         7.723(R)|      SLOW  |         4.050(R)|      FAST  |Clock_BUFGP       |   0.000|
output<0>   |        10.098(R)|      SLOW  |         5.318(R)|      FAST  |Clock_BUFGP       |   0.000|
output<1>   |        10.511(R)|      SLOW  |         5.859(R)|      FAST  |Clock_BUFGP       |   0.000|
output<2>   |         9.903(R)|      SLOW  |         5.395(R)|      FAST  |Clock_BUFGP       |   0.000|
output<3>   |         9.873(R)|      SLOW  |         5.268(R)|      FAST  |Clock_BUFGP       |   0.000|
output<4>   |         9.407(R)|      SLOW  |         4.846(R)|      FAST  |Clock_BUFGP       |   0.000|
output<5>   |         9.469(R)|      SLOW  |         4.775(R)|      FAST  |Clock_BUFGP       |   0.000|
output<6>   |         9.532(R)|      SLOW  |         5.087(R)|      FAST  |Clock_BUFGP       |   0.000|
output<7>   |         9.276(R)|      SLOW  |         4.936(R)|      FAST  |Clock_BUFGP       |   0.000|
tens_anode  |         7.686(R)|      SLOW  |         4.032(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    5.289|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
test_mode_in   |output<0>      |   11.718|
test_mode_in   |output<1>      |   12.417|
test_mode_in   |output<2>      |   11.933|
test_mode_in   |output<3>      |   11.786|
test_mode_in   |output<4>      |   11.121|
test_mode_in   |output<5>      |   11.062|
test_mode_in   |output<6>      |   11.035|
test_mode_in   |output<7>      |   11.095|
---------------+---------------+---------+


Analysis completed Thu May 12 11:27:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



