--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	[ADDI	R3, R3, #4]
	Entry 1:	[ADDI	R4, R4, #5]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R3, R3, #4]
	Entry 1:	[ADDI	R4, R4, #5]
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	[ADDI	R6, R6, #6]
	Entry 1:	[ADDI	R7, R7, #7]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R4, R4, #5]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R3, R3, #4]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R6, R6, #6]
	Entry 1:	[ADDI	R7, R7, #7]
Post_ALU Queue:
	Entry 0:	[ADDI	R4, R4, #5]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	4	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	[ADDI	R8, R8, #8]
	Entry 1:	[ADDI	R9, R9, #9]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R7, R7, #7]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R6, R6, #6]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	4	5	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R8, R8, #8]
	Entry 1:	[ADDI	R9, R9, #9]
Post_ALU Queue:
	Entry 0:	[ADDI	R7, R7, #7]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	4	5	0	6	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(0,0,0)<0,0>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:	[ADDI	R2, R2, #152]
	Entry 1:	[STUR	R3, [R2, #0]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R9, R9, #9]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R8, R8, #8]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	4	5	0	6	7
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0:	[STUR	R3, [R2, #0]]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R2, R2, #152]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R9, R9, #9]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	4	5	0	6	7
R08:	8	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(0,0,0)<0,0>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0:	[STUR	R3, [R2, #0]]
	Entry 1:	[STUR	R3, [R2, #4]]
	Entry 2:	[STUR	R4, [R2, #4]]
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R2, R2, #152]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	0	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0:	[STUR	R3, [R2, #4]]
	Entry 1:	[STUR	R4, [R2, #4]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R3, [R2, #0]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=1
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(0,0,0)<0,0>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1
--------------------
Cycle:12

Pre-Issue Buffer:
	Entry 0:	[STUR	R3, [R2, #4]]
	Entry 1:	[STUR	R4, [R2, #4]]
	Entry 2:	[STUR	R6, [R2, #4]]
	Entry 3:	[STUR	R7, [R2, #4]]
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R3, [R2, #0]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=1
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(0,0,0)<0,0>]

Data
152:1	0	0
--------------------
Cycle:13

Pre-Issue Buffer:
	Entry 0:	[STUR	R6, [R2, #4]]
	Entry 1:	[STUR	R7, [R2, #4]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R3, [R2, #4]]
	Entry 1:	[STUR	R4, [R2, #4]]
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=1
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(0,0,0)<0,0>]
Set 3: LRU=0
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(1,1,4)<4,0>]

Data
152:1	0	0
--------------------
Cycle:14

Pre-Issue Buffer:
	Entry 0:	[STUR	R7, [R2, #4]]
	Entry 1:	[STUR	R8, [R2, #4]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R4, [R2, #4]]
	Entry 1:	[STUR	R6, [R2, #4]]
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(1,0,4)<11111000000000000100000001001000,11111110110111101111111111100111>]
Set 3: LRU=0
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(1,1,4)<4,4>]

Data
152:1	0	0
--------------------
Cycle:15

Pre-Issue Buffer:
	Entry 0:	[STUR	R8, [R2, #4]]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R6, [R2, #4]]
	Entry 1:	[STUR	R7, [R2, #4]]
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(1,0,4)<11111000000000000100000001001000,11111110110111101111111111100111>]
Set 3: LRU=0
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(1,1,4)<4,5>]

Data
152:1	0	0
--------------------
Cycle:16

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R7, [R2, #4]]
	Entry 1:	[STUR	R8, [R2, #4]]
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(1,0,4)<11111000000000000100000001001000,11111110110111101111111111100111>]
Set 3: LRU=0
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(1,1,4)<4,6>]

Data
152:1	0	0
--------------------
Cycle:17

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[STUR	R8, [R2, #4]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(1,0,4)<11111000000000000100000001001000,11111110110111101111111111100111>]
Set 3: LRU=0
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(1,1,4)<4,7>]

Data
152:1	0	0
--------------------
Cycle:18

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
R00:	0	0	152	4	5	0	6	7
R08:	8	9	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001000001100011,10010001000000000001010010000100>]
	Entry 1:[(1,0,4)<11111000000000000100000001000011,11111000000000000100000001000100>]
Set 1: LRU=0
	Entry 0:[(1,0,3)<10010001000000000001100011000110,10010001000000000001110011100111>]
	Entry 1:[(1,0,4)<11111000000000000100000001000110,11111000000000000100000001000111>]
Set 2: LRU=0
	Entry 0:[(1,0,3)<10010001000000000010000100001000,10010001000000000010010100101001>]
	Entry 1:[(1,0,4)<11111000000000000100000001001000,11111110110111101111111111100111>]
Set 3: LRU=0
	Entry 0:[(1,0,3)<10010001000000100110000001000010,11111000000000000000000001000011>]
	Entry 1:[(1,0,4)<4,8>]

Data
152:4	8	0
