<module name="FSS0_OSPI_0_OSPI0_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_config_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_config_reg" offset="0x0" width="32" description="Octal-SPI Configuration Register">
		<bitfield id="IDLE_FLD" width="1" begin="31" end="31" resetval="0x1" description="Serial interface and low level SPI pipeline is IDLE: This is a STATUS read-only bit. Note this is a retimed signal, so there will be some inherent delay on the generation of this status signal. " range="31" rwaccess="R"/> 
		<bitfield id="DUAL_BYTE_OPCODE_EN_FLD" width="1" begin="30" end="30" resetval="0x0" description="Dual-byte Opcode Mode enable bit This bit is to be set in case the target Flash Device supports dual byte opcode [i.e. Macronix MX25]. It is applicable for Octal I/O Mode or Protocol only so should be set back to low if the device is configured to work in another SPI Mode. If enabled, the supplementing bytes are taken from Opcode Extension Register [Lower] and from Opcode Extension Register [Upper]." range="30" rwaccess="R/W"/> 
		<bitfield id="CRC_ENABLE_FLD" width="1" begin="29" end="29" resetval="0x0" description="CRC enable bit This bit is to be set in case the target Flash Device supports CRC [Macronix MX25]. It is applicable for Octal DDR Protocol only so should be set back to low if the device is configured to work in another SPI Mode." range="29" rwaccess="R/W"/> 
		<bitfield id="PIPELINE_PHY_FLD" width="1" begin="25" end="25" resetval="0x0" description="Pipeline PHY Mode enable: This bit is relevant only for configuration with PHY Module. It should be asserted to 1 between consecutive PHY pipeline reads transfers and de-asserted to 0 otherwise." range="25" rwaccess="R/W"/> 
		<bitfield id="ENABLE_DTR_PROTOCOL_FLD" width="1" begin="24" end="24" resetval="0x0" description="Enable DTR Protocol: This bit should be set if device is configured to work in DTR protocol." range="24" rwaccess="R/W"/> 
		<bitfield id="ENABLE_AHB_DECODER_FLD" width="1" begin="23" end="23" resetval="0x0" description="Enable AHB Decoder: Value=0 : Active slave is selected based on Peripheral Chip Select Lines [bits [13:10]]. Value=1 Active slave is selected based on actual AHB address [the partition for each device is calculated with respect to bits [28:21] of Device Size Configuration Register]" range="23" rwaccess="R/W"/> 
		<bitfield id="MSTR_BAUD_DIV_FLD" width="4" begin="22" end="19" resetval="0x15" description="Master Mode Baud Rate Divisor: SPI baud rate = [master reference clock] baud_rate_divisor" range="22 - 19" rwaccess="R/W"/> 
		<bitfield id="ENTER_XIP_MODE_IMM_FLD" width="1" begin="18" end="18" resetval="0x0" description="Enter XIP Mode immediately: Value=0 : If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction. Value=1 : Operate the device in XIP mode immediately Use this register when the external device wakes up in XIP mode [as per the contents of its non- volatile configuration register]. The controller will assume the next READ instruction will be passed to the device as an XIP instruction, and therefore will not require the READ opcode to be transferred. Note: To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only after the next READ instruction is executed. Software therefore should ensure that at least one READ instruction is requested after resetting this bit in order to be sure that XIP mode is exited. " range="18" rwaccess="R/W"/> 
		<bitfield id="ENTER_XIP_MODE_FLD" width="1" begin="17" end="17" resetval="0x0" description="Enter XIP Mode on next READ: Value=0 : If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction. Value=1 : If XIP is disabled, then setting to ?1? will inform the controller that the device is ready to enter XIP on the next READ instruction. The controller will therefore send the appropriate command sequence, including mode bits to cause the device to enter XIP mode. Use this register after the controller has ensured the FLASH device has been configured to be ready to enter XIP mode. Note : To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only AFTER the next READ instruction is executed. Software should therefore ensure that at least one READ instruction is requested after resetting this bit before it can be sure XIP mode in the device is exited. " range="17" rwaccess="R/W"/> 
		<bitfield id="ENB_AHB_ADDR_REMAP_FLD" width="1" begin="16" end="16" resetval="0x0" description="Enable AHB Address Re-mapping: [Direct Access Mode Only] When set to 1, the incoming AHB address will be adapted and sent to the FLASH device as [address + N], where N is the value stored in the remap address register. " range="16" rwaccess="R/W"/> 
		<bitfield id="ENB_DMA_IF_FLD" width="1" begin="15" end="15" resetval="0x0" description="Enable DMA Peripheral Interface: Set to 1 to enable the DMA handshaking logic. When enabled the controller will trigger DMA transfer requests via the DMA peripheral interface. Set to 0 to disable " range="15" rwaccess="R/W"/> 
		<bitfield id="WR_PROT_FLASH_FLD" width="1" begin="14" end="14" resetval="0x0" description="Write Protect Flash Pin: Set to drive the Write Protect pin of the FLASH device. This is resynchronized to the generated memory clock as necessary. " range="14" rwaccess="R/W"/> 
		<bitfield id="PERIPH_CS_LINES_FLD" width="4" begin="13" end="10" resetval="0x0" description="Peripheral Chip Select Lines: Peripheral chip select lines If pdec = 0, ss[3:0] are output thus: ss[3:0] n_ss_out[3:0] xxx0 1110 xx01 1101 x011 1011 0111 0111 1111 1111 [no peripheral selected] else ss[3:0] directly drives n_ss_out[3:0] " range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="PERIPH_SEL_DEC_FLD" width="1" begin="9" end="9" resetval="0x0" description="Peripheral select decode: 0 : only 1 of 4 selects n_ss_out[3:0] is active 1 : allow external 4-to-16 decode [n_ss_out = ss] " range="9" rwaccess="R/W"/> 
		<bitfield id="ENB_LEGACY_IP_MODE_FLD" width="1" begin="8" end="8" resetval="0x0" description="Legacy IP Mode Enable: 0 : Use Direct Access Controller/Indirect Access Controller 1 : legacy Mode is enabled. In this mode, any write to the controller via the AHB interface is serialized and sent to the FLASH device. Any valid AHB read will pop the internal RX-FIFO, retrieving data that was forwarded by the external FLASH device on the SPI lines,4,2 or 1 byte transfers are permitted and controlled via the HSIZE input. " range="8" rwaccess="R/W"/> 
		<bitfield id="ENB_DIR_ACC_CTLR_FLD" width="1" begin="7" end="7" resetval="0x1" description="Enable Direct Access Controller: 0 : disable the Direct Access Controller once current transfer of the data word [FF_W] is complete. 1 : enable the Direct Access Controller When the Direct Access Controller and Indirect Access Controller are both disabled, all AHB requested are completed with an error response. " range="7" rwaccess="R/W"/> 
		<bitfield id="RESET_CFG_FLD" width="1" begin="6" end="6" resetval="0x0" description="RESET pin configuration: 0 = RESET feature on DQ3 pin of the device 1 = RESET feature on dedicated pin of the device [controlling of 5th bit influences on reset_out output]" range="6" rwaccess="R/W"/> 
		<bitfield id="RESET_PIN_FLD" width="1" begin="5" end="5" resetval="0x0" description="Set to drive the RESET pin of the FLASH device and reset for de-activation of the RESET pin feature" range="5" rwaccess="R/W"/> 
		<bitfield id="HOLD_PIN_FLD" width="1" begin="4" end="4" resetval="0x0" description="Set to drive the HOLD pin of the FLASH device and reset for de-activation of the HOLD pin feature" range="4" rwaccess="R/W"/> 
		<bitfield id="PHY_MODE_ENABLE_FLD" width="1" begin="3" end="3" resetval="0x0" description="PHY mode enable: When enabled, the controller is informed that PHY Module is to be used for handling SPI transfers. This bit is relevant only for configuration with PHY Module." range="3" rwaccess="R/W"/> 
		<bitfield id="SEL_CLK_PHASE_FLD" width="1" begin="2" end="2" resetval="0x0" description="Select Clock Phase: Selects whether the clock is in an active or inactive phase outside the SPI word. 0 : the SPI clock is active outside the word 1 : the SPI clock is inactive outside the word " range="2" rwaccess="R/W"/> 
		<bitfield id="SEL_CLK_POL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Clock polarity outside SPI word: 0 : the SPI clock is quiescent low 1 : the SPI clock is quiescent high " range="1" rwaccess="R/W"/> 
		<bitfield id="ENB_SPI_FLD" width="1" begin="0" end="0" resetval="0x1" description="Octal-SPI Enable: 0 : disable the Octal-SPI, once current transfer of the data word [FF_W] is complete. 1 : enable the Octal-SPI, when spi_enable = 0, all output enables are inactive and all pins are set to input mode. " range="0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_instr_rd_config_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_instr_rd_config_reg" offset="0x4" width="32" description="Device Read Instruction Configuration Register">
		<bitfield id="DUMMY_RD_CLK_CYCLES_FLD" width="5" begin="28" end="24" resetval="0x0" description="Dummy Read Clock Cycles: Number of dummy clock cycles required by device for read instruction. " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="MODE_BIT_ENABLE_FLD" width="1" begin="20" end="20" resetval="0x0" description="Mode Bit Enable: Set this field to 1 to ensure that the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes. " range="20" rwaccess="R/W"/> 
		<bitfield id="DATA_XFER_TYPE_EXT_MODE_FLD" width="2" begin="17" end="16" resetval="0x0" description="Data Transfer Type for Standard SPI modes: 0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs. 3 : Used for Quad Input/Output instructions. For data transfers, DQ[7:0] are used as both inputs and outputs. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="ADDR_XFER_TYPE_STD_MODE_FLD" width="2" begin="13" end="12" resetval="0x0" description="Address Transfer Type for Standard SPI modes: 0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3 3 : Addresses can be shifted to the device on DQ[7:0] " range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="DDR_EN_FLD" width="1" begin="10" end="10" resetval="0x0" description="DDR Enable: This is to inform that opcode from rd_opcode_non_xip_fld is compliant with one of the DDR READ Commands" range="10" rwaccess="R/W"/> 
		<bitfield id="INSTR_TYPE_FLD" width="2" begin="9" end="8" resetval="0x0" description="Instruction Type: 0 : Use Standard SPI mode [instruction always shifted into the device on DQ0 only] 1 : Use DIO-SPI mode [Instructions, Address and Data always sent on DQ0 and DQ1] 2 : Use QIO-SPI mode [Instructions, Address and Data always sent on DQ0, DQ1, DQ2 and DQ3] 3 : Use Octal-IO-SPI mode [Instructions, Address and Data always sent on DQ[7:0]] " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RD_OPCODE_NON_XIP_FLD" width="8" begin="7" end="0" resetval="0x3" description="Read Opcode in non-XIP mode: Read Opcode to use when not in XIP mode " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_instr_wr_config_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_instr_wr_config_reg" offset="0x8" width="32" description="Device Write Instruction Configuration Register">
		<bitfield id="DUMMY_WR_CLK_CYCLES_FLD" width="5" begin="28" end="24" resetval="0x0" description="Dummy Write Clock Cycles: Number of dummy clock cycles required by device for write instruction. " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="DATA_XFER_TYPE_EXT_MODE_FLD" width="2" begin="17" end="16" resetval="0x0" description="Data Transfer Type for Standard SPI modes: 0 : SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1 : Used for Dual Input/Output instructions. For data transfers, DQ0 and DQ1 are used as both inputs and outputs. 2 : Used for Quad Input/Output instructions. For data transfers, DQ0,DQ1,DQ2 and DQ3 are used as both inputs and outputs. 3 : Used for Quad Input/Output instructions. For data transfers, DQ[7:0] are used as both inputs and outputs. " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="ADDR_XFER_TYPE_STD_MODE_FLD" width="2" begin="13" end="12" resetval="0x0" description="Address Transfer Type for Standard SPI modes: 0 : Addresses can be shifted to the device on DQ0 only 1 : Addresses can be shifted to the device on DQ0 and DQ1 only 2 : Addresses can be shifted to the device on DQ0, DQ1, DQ2 and DQ3 3 : Addresses can be shifted to the device on DQ[7:0] " range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="WEL_DIS_FLD" width="1" begin="8" end="8" resetval="0x0" description="WEL Disable: This is to turn off automatic issuing of WEL Command before write operation for DAC or INDAC" range="8" rwaccess="R/W"/> 
		<bitfield id="WR_OPCODE_FLD" width="8" begin="7" end="0" resetval="0x2" description=" Write Opcode " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_delay_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_delay_reg" offset="0xC" width="32" description="Octal-SPI Device Delay Register: This register is used to introduce relative delays into the generation of the master output signals. All timings are defined in cycles of the SPI REFERENCE CLOCK/ext_clk, defined in this table as SPI master ref clock.">
		<bitfield id="D_NSS_FLD" width="8" begin="31" end="24" resetval="0x0" description="Clock Delay for Chip Select Deassert: Delay in master reference clocks for the length that the master mode chip select outputs are de-asserted between transactions. The minimum delay is always SCLK period to ensure the chip select is never re-asserted within an SCLK period. " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="D_BTWN_FLD" width="8" begin="23" end="16" resetval="0x0" description="Clock Delay for Chip Select Deactivation: Delay in master reference clocks between one chip select being de-activated and the activation of another. This is used to ensure a quiet period between the selection of two different slaves and requires the transmit FIFO to be empty. " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="D_AFTER_FLD" width="8" begin="15" end="8" resetval="0x0" description="Clock Delay for Last Transaction Bit: Delay in master reference clocks between last bit of current transaction and deasserting the device chip select [n_ss_out]. By default, the chip select will be deasserted on the cycle following the completion of the current transaction. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="D_INIT_FLD" width="8" begin="7" end="0" resetval="0x0" description="Clock Delay with n_ss_out: Delay in master reference clocks between setting n_ss_out low and first bit transfer. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_rd_data_capture_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_rd_data_capture_reg" offset="0x10" width="32" description="Read Data Capture Register">
		<bitfield id="DDR_READ_DELAY_FLD" width="4" begin="19" end="16" resetval="0x0" description="DDR read delay: Delay the transmitted data by the programmed number of ref_clk cycles.This field is only relevant when DDR Read Command is executed. Otherwise can be ignored. " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DQS_ENABLE_FLD" width="1" begin="8" end="8" resetval="0x0" description="DQS enable bit: If enabled, signal from DQS input is driven into RX DLL and is used for data capturing in PHY Mode rather than internally generated gated ref_clk.. " range="8" rwaccess="R/W"/> 
		<bitfield id="SAMPLE_EDGE_SEL_FLD" width="1" begin="5" end="5" resetval="0x0" description="Sample edge selection: Choose edge on which data outputs from flash memory will be sampled " range="5" rwaccess="R/W"/> 
		<bitfield id="DELAY_FLD" width="4" begin="4" end="1" resetval="0x0" description="Read Delay: Delay the read data capturing logic by the programmed number of ref_clk cycles " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="BYPASS_FLD" width="1" begin="0" end="0" resetval="0x1" description="Bypass the adapted loopback clock circuit" range="0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_size_config_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dev_size_config_reg" offset="0x14" width="32" description="Device Size Configuration Register">
		<bitfield id="MEM_SIZE_ON_CS3_FLD" width="2" begin="28" end="27" resetval="0x0" description="Size of Flash Device connected to CS[3] pin: Value=00 : size of 512Mb. Value=01 : size of 1Gb. Value=10 : size of 2Gb. Value=11 : size of 4Gb." range="28 - 27" rwaccess="R/W"/> 
		<bitfield id="MEM_SIZE_ON_CS2_FLD" width="2" begin="26" end="25" resetval="0x0" description="Size of Flash Device connected to CS[2] pin: Value=00 : size of 512Mb. Value=01 : size of 1Gb. Value=10 : size of 2Gb. Value=11 : size of 4Gb." range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="MEM_SIZE_ON_CS1_FLD" width="2" begin="24" end="23" resetval="0x0" description="Size of Flash Device connected to CS[1] pin: Value=00 : size of 512Mb. Value=01 : size of 1Gb. Value=10 : size of 2Gb. Value=11 : size of 4Gb." range="24 - 23" rwaccess="R/W"/> 
		<bitfield id="MEM_SIZE_ON_CS0_FLD" width="2" begin="22" end="21" resetval="0x0" description="Size of Flash Device connected to CS[0] pin: Value=00 : size of 512Mb. Value=01 : size of 1Gb. Value=10 : size of 2Gb. Value=11 : size of 4Gb." range="22 - 21" rwaccess="R/W"/> 
		<bitfield id="BYTES_PER_SUBSECTOR_FLD" width="5" begin="20" end="16" resetval="0x16" description=" Number of bytes per Block. This is required by the controller for performing the write protection logic. The number of bytes per block must be a power of 2 number." range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BYTES_PER_DEVICE_PAGE_FLD" width="12" begin="15" end="4" resetval="0x256" description=" Number of bytes per device page. This is required by the controller for performing FLASH writes up to and across page boundaries. " range="15 - 4" rwaccess="R/W"/> 
		<bitfield id="NUM_ADDR_BYTES_FLD" width="4" begin="3" end="0" resetval="0x2" description="Number of address bytes. A value of 0 indicates 1 byte." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_sram_partition_cfg_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_sram_partition_cfg_reg" offset="0x18" width="32" description="SRAM Partition Configuration Register">
		<bitfield id="ADDR_FLD" width="8" begin="7" end="0" resetval="0x128" description="Indirect Read Partition Size: Defines the size of the indirect read partition in the SRAM, in units of SRAM locations. By default, half of the SRAM is reserved for indirect read operation, and half for indirect write. The size of this register will scale with the depth of the SRAM. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_ind_AHB_addr_trigger_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_ind_AHB_addr_trigger_reg" offset="0x1C" width="32" description="Indirect AHB Address Trigger Register">
		<bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description=" This is the base address that will be used by the AHB controller. When the incoming AHB read access address matches a range of addresses from this trigger address to the trigger address + 15, then the AHB request will be completed by fetching data from the Indirect Controllers SRAM. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dma_periph_config_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dma_periph_config_reg" offset="0x20" width="32" description="DMA Peripheral Configuration Register">
		<bitfield id="NUM_BURST_REQ_BYTES_FLD" width="4" begin="11" end="8" resetval="0x0" description="Number of Burst Bytes: Number of bytes in a burst type request on the DMA peripheral request. A programmed value of 0 represents a single byte. This should be setup before starting the indirect read or write operation. The actual number of bytes used is 2**[value in this register] which will simplify implementation. " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="NUM_SINGLE_REQ_BYTES_FLD" width="4" begin="3" end="0" resetval="0x0" description="Number of Single Bytes: Number of bytes in a single type request on the DMA peripheral request. A programmed value of 0 represents a single byte. This should be setup before starting the indirect read or write operation. The actual number of bytes used is 2**[value in this register] which will simplify implementation. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_remap_addr_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_remap_addr_reg" offset="0x24" width="32" description="Remap Address Register">
		<bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description=" This register is used to remap an incoming AHB address to a different address used by the FLASH device. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_mode_bit_config_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_mode_bit_config_reg" offset="0x28" width="32" description="Mode Bit Configuration Register">
		<bitfield id="RX_CRC_DATA_LOW_FLD" width="8" begin="31" end="24" resetval="0x0" description="RX CRC data [lower] The first CRC byte returned after RX data chunk." range="31 - 24" rwaccess="R"/> 
		<bitfield id="RX_CRC_DATA_UP_FLD" width="8" begin="23" end="16" resetval="0x0" description="RX CRC data [upper] The second CRC byte returned after RX data chunk." range="23 - 16" rwaccess="R"/> 
		<bitfield id="CRC_OUT_ENABLE_FLD" width="1" begin="15" end="15" resetval="0x0" description="CRC# output enable bit When enabled, the controller expects the Flash Device to toggle CRC data on both SPI clock edges in CRC->CRC# sequence and calculates CRC compliance accordingly." range="15" rwaccess="R/W"/> 
		<bitfield id="CHUNK_SIZE_FLD" width="3" begin="10" end="8" resetval="0x2" description="It defines size of chunk after which CRC data is expected to show up on the SPI interface for write and read data transfers." range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="MODE_FLD" width="8" begin="7" end="0" resetval="0x0" description="These are the 8 mode bits that are sent to the device following the address bytes if mode bit transmission has been enabled." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_sram_fill_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_sram_fill_reg" offset="0x2C" width="32" description="SRAM Fill Register">
		<bitfield id="SRAM_FILL_INDAC_WRITE_FLD" width="16" begin="31" end="16" resetval="0x0" description="SRAM Fill Level [Indirect Write Partition]: Identifies the current fill level of the SRAM Indirect Write partition " range="31 - 16" rwaccess="R"/> 
		<bitfield id="SRAM_FILL_INDAC_READ_FLD" width="16" begin="15" end="0" resetval="0x0" description="SRAM Fill Level [Indirect Read Partition]: Identifies the current fill level of the SRAM Indirect Read partition " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_tx_thresh_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_tx_thresh_reg" offset="0x30" width="32" description="TX Threshold Register">
		<bitfield id="LEVEL_FLD" width="5" begin="4" end="0" resetval="0x1" description="Defines the level at which the small TX FIFO not full interrupt is generated " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_rx_thresh_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_rx_thresh_reg" offset="0x34" width="32" description="RX Threshold Register">
		<bitfield id="LEVEL_FLD" width="5" begin="4" end="0" resetval="0x1" description=" Defines the level at which the small RX FIFO not empty interrupt is generated " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_write_completion_ctrl_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_write_completion_ctrl_reg" offset="0x38" width="32" description="Write Completion Control Register: This register defines how the controller will poll the device following a write transfer">
		<bitfield id="POLL_REP_DELAY_FLD" width="8" begin="31" end="24" resetval="0x0" description="Defines additional delay for maintain Chip Select de-asserted during auto-polling phase " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="POLL_COUNT_FLD" width="8" begin="23" end="16" resetval="0x1" description="Defines the number of times the controller should expect to see a true result from the polling in successive reads of the device register. " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="ENABLE_POLLING_EXP_FLD" width="1" begin="15" end="15" resetval="0x0" description=" Set to '1' for enabling auto-polling expiration." range="15" rwaccess="R/W"/> 
		<bitfield id="DISABLE_POLLING_FLD" width="1" begin="14" end="14" resetval="0x0" description="This switches off the automatic polling function " range="14" rwaccess="R/W"/> 
		<bitfield id="POLLING_POLARITY_FLD" width="1" begin="13" end="13" resetval="0x0" description="Defines the polling polarity. If '1', then the write transfer to the device will be complete if the polled bit is equal to '1'. If '0', then the write transfer to the device will be complete if the polled bit is equal to '0'. " range="13" rwaccess="R/W"/> 
		<bitfield id="POLLING_BIT_INDEX_FLD" width="3" begin="10" end="8" resetval="0x0" description="Defines the bit index that should be polled. A value of 010 means that bit 2 of the returned data will be polled for.A value of 111 means that bit 7 of the returned data will be polled for. " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="OPCODE_FLD" width="8" begin="7" end="0" resetval="0x5" description="Defines the opcode that should be issued by the controller when it is automatically polling for device program completion. This command is issued followed all device write operations. By default, this will poll the standard device STATUS register using opcode 0x05 " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_no_of_polls_bef_exp_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_no_of_polls_bef_exp_reg" offset="0x3C" width="32" description="Polling Expiration Register">
		<bitfield id="NO_OF_POLLS_BEF_EXP_FLD" width="32" begin="31" end="0" resetval="0x4294967295" description="Number of polls cycles before expiration " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_irq_status_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_irq_status_reg" offset="0x40" width="32" description="Interrupt Status Register: The status fields in this register are set when the described event occurs and the interrupt is enabled in the mask register. When any of these bit fields are set, the interrupt output is asserted high. The fields are each cleared by writing a 1 to the field. Note that bit fields 6 thru 10 are only valid when legacy SPI mode is active.">
		<bitfield id="ECC_FAIL_FLD" width="1" begin="19" end="19" resetval="0x0" description="ECC failure This interrupt informs the system that Flash Device reported ECC error." range="19" rwaccess="R/W1TC"/> 
		<bitfield id="TX_CRC_CHUNK_BRK_FLD" width="1" begin="18" end="18" resetval="0x0" description="TX CRC chunk was broken This interrupt informs the system that program page SPI transfer was discontinued somewhere inside the chunk." range="18" rwaccess="R/W1TC"/> 
		<bitfield id="RX_CRC_DATA_VAL_FLD" width="1" begin="17" end="17" resetval="0x0" description="RX CRC data valid New RX CRC data was captured from Flash Device" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="RX_CRC_DATA_ERR_FLD" width="1" begin="16" end="16" resetval="0x0" description="RX CRC data error CRC data from Flash Device does not correspond to the one dynamically calculated by the controller." range="16" rwaccess="R/W1TC"/> 
		<bitfield id="STIG_REQ_INT_FLD" width="1" begin="14" end="14" resetval="0x0" description=" The controller is ready for getting another STIG request." range="14" rwaccess="R/W1TC"/> 
		<bitfield id="POLL_EXP_INT_FLD" width="1" begin="13" end="13" resetval="0x0" description=" The maximum number of programmed polls cycles is expired" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="INDRD_SRAM_FULL_FLD" width="1" begin="12" end="12" resetval="0x0" description="Indirect Read Partition overflow: Indirect Read Partition of SRAM is full and unable to immediately complete indirect operation" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="RX_FIFO_FULL_FLD" width="1" begin="11" end="11" resetval="0x0" description="Small RX FIFO full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO is not full 1 : FIFO is full " range="11" rwaccess="R/W1TC"/> 
		<bitfield id="RX_FIFO_NOT_EMPTY_FLD" width="1" begin="10" end="10" resetval="0x0" description="Small RX FIFO not empty: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO has less than RX THRESHOLD entries, 1 : FIFO has >= THRESHOLD entries " range="10" rwaccess="R/W1TC"/> 
		<bitfield id="TX_FIFO_FULL_FLD" width="1" begin="9" end="9" resetval="0x0" description="Small TX FIFO full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO is not full, 1 : FIFO is full " range="9" rwaccess="R/W1TC"/> 
		<bitfield id="TX_FIFO_NOT_FULL_FLD" width="1" begin="8" end="8" resetval="0x0" description="Small TX FIFO not full: Current FIFO status can be ignored in non-SPI legacy mode 0 : FIFO has >= THRESHOLD entries, 1 : FIFO has less than THRESHOLD entries " range="8" rwaccess="R/W1TC"/> 
		<bitfield id="RECV_OVERFLOW_FLD" width="1" begin="7" end="7" resetval="0x0" description="Receive Overflow: This should only occur in Legacy SPI mode. Set if an attempt is made to push the RX FIFO when it is full. This bit is reset only by a system reset and cleared only when this register is read. If a new push to the RX FIFO occurs coincident with a register read this flag will remain set. 0 : no overflow has been detected. 1 : an overflow has occurred. " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="INDIRECT_XFER_LEVEL_BREACH_FLD" width="1" begin="6" end="6" resetval="0x0" description="Indirect Transfer Watermark Level Breached" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="ILLEGAL_ACCESS_DET_FLD" width="1" begin="5" end="5" resetval="0x0" description=" Illegal AHB access has been detected. AHB wrapping bursts and the use of SPLIT/RETRY accesses will cause this error interrupt to trigger. " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_WR_ATTEMPT_FLD" width="1" begin="4" end="4" resetval="0x0" description="Write to protected area was attempted and rejected." range="4" rwaccess="R/W1TC"/> 
		<bitfield id="INDIRECT_READ_REJECT_FLD" width="1" begin="3" end="3" resetval="0x0" description=" Indirect operation was requested but could not be accepted. Two indirect operations already in storage. " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="INDIRECT_OP_DONE_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Operation Complete: Controller has completed last triggered indirect operation " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="UNDERFLOW_DET_FLD" width="1" begin="1" end="1" resetval="0x0" description="Underflow Detected: 0 : no underflow has been detected 1 : underflow is detected and an attempt to transfer data is made when the small TX FIFO is empty. This may occur when AHB write data is being supplied too slowly to keep up with the requested write operation This bit is reset only by a system reset and cleared only when the register is read. " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="MODE_M_FAIL_FLD" width="1" begin="0" end="0" resetval="0x0" description="Mode M Failure: Mode M failure indicates the voltage on pin n_ss_in is inconsistent with the SPI mode. Set =1 if n_ss_in is low in master mode [multi-master contention]. These conditions will clear the spi_enable bit and disable the SPI. This bit is reset only by a system reset and cleared only when this register is read. 0 : no mode fault has been detected 1 : a mode fault has occurred " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_irq_mask_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_irq_mask_reg" offset="0x44" width="32" description="Interrupt Mask:  0 : the interrupt for the corresponding interrupt status register bit is disabled.
 1 : the interrupt for the corresponding interrupt status register bit is enabled.">
		<bitfield id="ECC_FAIL_MASK_FLD" width="1" begin="19" end="19" resetval="0x0" description="ECC failure Mask" range="19" rwaccess="R/W"/> 
		<bitfield id="TX_CRC_CHUNK_BRK_MASK_FLD" width="1" begin="18" end="18" resetval="0x0" description="TX CRC chunk was broken Mask" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_CRC_DATA_VAL_MASK_FLD" width="1" begin="17" end="17" resetval="0x0" description="RX CRC data valid Mask" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_CRC_DATA_ERR_MASK_FLD" width="1" begin="16" end="16" resetval="0x0" description="RX CRC data error Mask" range="16" rwaccess="R/W"/> 
		<bitfield id="STIG_REQ_MASK_FLD" width="1" begin="14" end="14" resetval="0x0" description="STIG request completion Mask" range="14" rwaccess="R/W"/> 
		<bitfield id="POLL_EXP_INT_MASK_FLD" width="1" begin="13" end="13" resetval="0x0" description="Polling expiration detected Mask" range="13" rwaccess="R/W"/> 
		<bitfield id="INDRD_SRAM_FULL_MASK_FLD" width="1" begin="12" end="12" resetval="0x0" description="Indirect Read Partition overflow mask" range="12" rwaccess="R/W"/> 
		<bitfield id="RX_FIFO_FULL_MASK_FLD" width="1" begin="11" end="11" resetval="0x0" description="Small RX FIFO full Mask" range="11" rwaccess="R/W"/> 
		<bitfield id="RX_FIFO_NOT_EMPTY_MASK_FLD" width="1" begin="10" end="10" resetval="0x0" description="Small RX FIFO not empty Mask" range="10" rwaccess="R/W"/> 
		<bitfield id="TX_FIFO_FULL_MASK_FLD" width="1" begin="9" end="9" resetval="0x0" description="Small TX FIFO full Mask" range="9" rwaccess="R/W"/> 
		<bitfield id="TX_FIFO_NOT_FULL_MASK_FLD" width="1" begin="8" end="8" resetval="0x0" description="Small TX FIFO not full Mask" range="8" rwaccess="R/W"/> 
		<bitfield id="RECV_OVERFLOW_MASK_FLD" width="1" begin="7" end="7" resetval="0x0" description="Receive Overflow Mask" range="7" rwaccess="R/W"/> 
		<bitfield id="INDIRECT_XFER_LEVEL_BREACH_MASK_FLD" width="1" begin="6" end="6" resetval="0x0" description="Transfer Watermark Breach Mask" range="6" rwaccess="R/W"/> 
		<bitfield id="ILLEGAL_ACCESS_DET_MASK_FLD" width="1" begin="5" end="5" resetval="0x0" description="Illegal Access Detected Mask" range="5" rwaccess="R/W"/> 
		<bitfield id="PROT_WR_ATTEMPT_MASK_FLD" width="1" begin="4" end="4" resetval="0x0" description="Protected Area Write Attempt Mask" range="4" rwaccess="R/W"/> 
		<bitfield id="INDIRECT_READ_REJECT_MASK_FLD" width="1" begin="3" end="3" resetval="0x0" description="Indirect Read Reject Mask" range="3" rwaccess="R/W"/> 
		<bitfield id="INDIRECT_OP_DONE_MASK_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Complete Mask" range="2" rwaccess="R/W"/> 
		<bitfield id="UNDERFLOW_DET_MASK_FLD" width="1" begin="1" end="1" resetval="0x0" description="Underflow Detected Mask" range="1" rwaccess="R/W"/> 
		<bitfield id="MODE_M_FAIL_MASK_FLD" width="1" begin="0" end="0" resetval="0x0" description="Mode M Failure Mask" range="0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_lower_wr_prot_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_lower_wr_prot_reg" offset="0x50" width="32" description="Lower Write Protection Register">
		<bitfield id="SUBSECTOR_FLD" width="32" begin="31" end="0" resetval="0x0" description=" The block number that defines the lower block in the range of blocks that is to be locked from writing. The definition of a block in terms of number of bytes is programmable via the Device Size Configuration register. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_upper_wr_prot_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_upper_wr_prot_reg" offset="0x54" width="32" description="Upper Write Protection Register">
		<bitfield id="SUBSECTOR_FLD" width="32" begin="31" end="0" resetval="0x0" description=" The block number that defines the upper block in the range of blocks that is to be locked from writing. The definition of a block in terms of number of bytes is programmable via the Device Size Configuration register. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_wr_prot_ctrl_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_wr_prot_ctrl_reg" offset="0x58" width="32" description="Write Protection Control Register">
		<bitfield id="ENB_FLD" width="1" begin="1" end="1" resetval="0x0" description="Write Protection Enable Bit: When set to 1, any AHB write access with an address within the protection region defined in the lower and upper write protection registers is rejected. An AHB error response is generated and an interrupt source triggered. When set to 0, the protection region is disabled. " range="1" rwaccess="R/W"/> 
		<bitfield id="INV_FLD" width="1" begin="0" end="0" resetval="0x0" description="Write Protection Inversion Bit: When set to 1, the protection region defined in the lower and upper write protection registers is inverted meaning it is the region that the system is permitted to write to. When set to 0, the protection region defined in the lower and upper write protection registers is the region that the system is not permitted to write to. " range="0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_ctrl_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_ctrl_reg" offset="0x60" width="32" description="Indirect Read Transfer Control Register">
		<bitfield id="NUM_IND_OPS_DONE_FLD" width="2" begin="7" end="6" resetval="0x0" description="This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field [bit 5]. It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="IND_OPS_DONE_STATUS_FLD" width="1" begin="5" end="5" resetval="0x0" description="Indirect Completion Status: This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="RD_QUEUED_FLD" width="1" begin="4" end="4" resetval="0x0" description="Two indirect read operations have been queued" range="4" rwaccess="R"/> 
		<bitfield id="SRAM_FULL_FLD" width="1" begin="3" end="3" resetval="0x0" description="SRAM Full: SRAM full and unable to immediately complete an indirect operation. Write a 1 to this field to clear it.; indirect operation [status] " range="3" rwaccess="R/W1TC"/> 
		<bitfield id="RD_STATUS_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Read Status: Indirect read operation in progress [status]" range="2" rwaccess="R"/> 
		<bitfield id="CANCEL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Cancel Indirect Read: Writing a 1 to this bit will cancel all ongoing indirect read operations. " range="1" rwaccess="W"/> 
		<bitfield id="START_FLD" width="1" begin="0" end="0" resetval="0x0" description="Start Indirect Read: Writing a 1 to this bit will trigger an indirect read operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect read operation. " range="0" rwaccess="W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_watermark_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_watermark_reg" offset="0x64" width="32" description="Indirect Read Transfer Watermark Register">
		<bitfield id="LEVEL_FLD" width="32" begin="31" end="0" resetval="0x0" description="Watermark Value: This represents the minimum fill level of the SRAM before a DMA peripheral access is permitted. When the SRAM fill level passes the watermark, an interrupt is also generated. This field can be disabled by writing a value of all zeroes. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_start_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_start_reg" offset="0x68" width="32" description="Indirect Read Transfer Start Address Register">
		<bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description=" This is the start address from which the indirect access will commence its READ operation. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_num_bytes_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_read_xfer_num_bytes_reg" offset="0x6C" width="32" description="Indirect Read Transfer Number Bytes Register">
		<bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description=" This is the number of bytes that the indirect access will consume. This can be bigger than the configured size of SRAM. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_ctrl_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_ctrl_reg" offset="0x70" width="32" description="Indirect Write Transfer Control Register">
		<bitfield id="NUM_IND_OPS_DONE_FLD" width="2" begin="7" end="6" resetval="0x0" description="This field contains the number of indirect operations which have been completed. This is used in conjunction with the indirect completion status field [bit 5]. It is incremented by hardware when an indirect operation has completed. Write a 1 to bit 5 of this register to decrement it. " range="7 - 6" rwaccess="R"/> 
		<bitfield id="IND_OPS_DONE_STATUS_FLD" width="1" begin="5" end="5" resetval="0x0" description="Indirect Completion Status: This field is set to 1 when an indirect operation has completed. Write a 1 to this field to clear it." range="5" rwaccess="R/W1TC"/> 
		<bitfield id="WR_QUEUED_FLD" width="1" begin="4" end="4" resetval="0x0" description="Two indirect write operations have been queued" range="4" rwaccess="R"/> 
		<bitfield id="WR_STATUS_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Write Status: Indirect write operation in progress [status]" range="2" rwaccess="R"/> 
		<bitfield id="CANCEL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Cancel Indirect Write: Writing a 1 to this bit will cancel all ongoing indirect write operations. " range="1" rwaccess="W"/> 
		<bitfield id="START_FLD" width="1" begin="0" end="0" resetval="0x0" description="Start Indirect Write: Writing a 1 to this bit will trigger an indirect write operation. The assumption is that the indirect start address and the indirect number of bytes register is setup before triggering the indirect write operation. " range="0" rwaccess="W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_watermark_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_watermark_reg" offset="0x74" width="32" description="Indirect Write Transfer Watermark Register">
		<bitfield id="LEVEL_FLD" width="32" begin="31" end="0" resetval="0x4294967295" description="Watermark Value: This represents the maximum fill level of the SRAM before a DMA peripheral access is permitted. When the SRAM fill level falls below the watermark, an interrupt is also generated. This field can be disabled by writing a value of all ones. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_start_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_start_reg" offset="0x78" width="32" description="Indirect Write Transfer Start Address Register">
		<bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Start of Indirect Access: This is the start address from which the indirect access will commence its READ operation. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_num_bytes_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_write_xfer_num_bytes_reg" offset="0x7C" width="32" description="Indirect Write Transfer Number Bytes Register">
		<bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Number of Bytes: This is the number of bytes that the indirect access will consume. This can be bigger than the configured size of SRAM. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_trigger_addr_range_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_indirect_trigger_addr_range_reg" offset="0x80" width="32" description="Indirect Trigger Address Range Register">
		<bitfield id="IND_RANGE_WIDTH_FLD" width="4" begin="3" end="0" resetval="0x4" description=" This is the address offset of Indirect Trigger Address Register. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_command_ctrl_mem_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_command_ctrl_mem_reg" offset="0x8C" width="32" description="Flash Command Control Memory Register">
		<bitfield id="MEM_BANK_ADDR_FLD" width="9" begin="28" end="20" resetval="0x0" description=" The address of the Memory Bank which data will be read from. " range="28 - 20" rwaccess="R/W"/> 
		<bitfield id="NB_OF_STIG_READ_BYTES_FLD" width="3" begin="18" end="16" resetval="0x0" description=" It defines the number of read bytes for the extended STIG. " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="MEM_BANK_READ_DATA_FLD" width="8" begin="15" end="8" resetval="0x0" description="Last requested data from the STIG Memory Bank." range="15 - 8" rwaccess="R"/> 
		<bitfield id="MEM_BANK_REQ_IN_PROGRESS_FLD" width="1" begin="1" end="1" resetval="0x0" description="Memory Bank data request in progress." range="1" rwaccess="R"/> 
		<bitfield id="TRIGGER_MEM_BANK_REQ_FLD" width="1" begin="0" end="0" resetval="0x0" description="Trigger the Memory Bank data request." range="0" rwaccess="W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_cmd_ctrl_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_cmd_ctrl_reg" offset="0x90" width="32" description="Flash Command Control Register">
		<bitfield id="CMD_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x0" description="Command Opcode: The command opcode field should be setup before triggering the command. For example, 0x20 maps to SubSector Erase. Writing to the execute field [bit 0] of this register launches the command. NOTE : Using this approach to issue commands to the device will make use of the instruction type of the device instruction configuration register. If this field is set to 2'b00, then the command opcode, command address, command dummy bytes and command data will all be transferred in a serial fashion. If this field is set to 2'b01, then the command opcode, command address, command dummy bytes and command data will all be transferred in parallel using DQ0 and DQ1 pins. If this field is set to 2'b10, then the command opcode, command address, command dummy bytes and command data will all be transferred in parallel using DQ0, DQ1, DQ2 and DQ3 pins. " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="ENB_READ_DATA_FLD" width="1" begin="23" end="23" resetval="0x0" description="Read Data Enable: Set to 1 if the command specified in the command opcode field [bits 31:24] requires read data bytes to be received from the device. " range="23" rwaccess="R/W"/> 
		<bitfield id="NUM_RD_DATA_BYTES_FLD" width="3" begin="22" end="20" resetval="0x0" description="Number of Read Data Bytes: Up to 8 data bytes may be read using this command. Set to 0 for 1 byte and 7 for 8 bytes. " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="ENB_COMD_ADDR_FLD" width="1" begin="19" end="19" resetval="0x0" description="Command Address Enable: Set to 1 if the command specified in bits 31:24 requires an address. This should be setup before triggering the command via writing a 1 to the execute field. " range="19" rwaccess="R/W"/> 
		<bitfield id="ENB_MODE_BIT_FLD" width="1" begin="18" end="18" resetval="0x0" description="Mode Bit Enable: Set to 1 to ensure the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes. " range="18" rwaccess="R/W"/> 
		<bitfield id="NUM_ADDR_BYTES_FLD" width="2" begin="17" end="16" resetval="0x0" description="Number of Address Bytes: Set to the number of address bytes required [the address itself is programmed in the FLASH COMMAND ADDRESS REGISTERS]. This should be setup before triggering the command via bit 0 of this register. 2'b00 : 1 address byte 2'b01 : 2 address bytes 2'b10 : 3 address bytes 2'b11 : 4 address bytes " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="ENB_WRITE_DATA_FLD" width="1" begin="15" end="15" resetval="0x0" description="Write Data Enable: Set to 1 if the command specified in the command opcode field requires write data bytes to be sent to the device. " range="15" rwaccess="R/W"/> 
		<bitfield id="NUM_WR_DATA_BYTES_FLD" width="3" begin="14" end="12" resetval="0x0" description="Number of Write Data Bytes: Up to 8 Data bytes may be written using this command Set to 0 for 1 byte, 7 for 8 bytes. " range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="NUM_DUMMY_CYCLES_FLD" width="5" begin="11" end="7" resetval="0x0" description="Number of Dummy cycles: Set to the number of dummy cycles required. This should be setup before triggering the command via the execute field of this register. " range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="STIG_MEM_BANK_EN_FLD" width="1" begin="2" end="2" resetval="0x0" description="STIG Memory Bank enable bit." range="2" rwaccess="R/W"/> 
		<bitfield id="CMD_EXEC_STATUS_FLD" width="1" begin="1" end="1" resetval="0x0" description="Command execution in progress." range="1" rwaccess="R"/> 
		<bitfield id="CMD_EXEC_FLD" width="1" begin="0" end="0" resetval="0x0" description="Execute the command." range="0" rwaccess="W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_cmd_addr_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_cmd_addr_reg" offset="0x94" width="32" description="Flash Command Address Register">
		<bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Address: This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the address used by the command specified in the opcode field [bits 31:24] of the Flash Command Control register. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_rd_data_lower_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_rd_data_lower_reg" offset="0xA0" width="32" description="Flash Command Read Data Register (Lower)">
		<bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description=" This is the data that is returned by the flash device for any status or configuration read operation carried out by triggering the event in the control register. The register will be valid when the polling bit in the control register is low. " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_rd_data_upper_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_rd_data_upper_reg" offset="0xA4" width="32" description="Flash Command Read Data Register (Upper)">
		<bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description=" This is the data that is returned by the FLASH device for any status or configuration read operation carried out by triggering the event in the control register. The register will be valid when the polling bit in the control register is low. " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_wr_data_lower_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_wr_data_lower_reg" offset="0xA8" width="32" description="Flash Command Write Data Register (Lower)">
		<bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Write Data Lower Byte: This is the command write data lower byte. This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the data that is to be written to the flash for any status or configuration write operation carried out by triggering the event in the Flash Command Control register. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_wr_data_upper_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_flash_wr_data_upper_reg" offset="0xAC" width="32" description="Flash Command Write Data Register (Upper)">
		<bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Write Data Upper Byte: This is the command write data upper byte. This should be setup before triggering the command with execute field [bit 0] of the Flash Command Control register. It is the data that is to be written to the flash for any status or configuration write operation carried out by triggering the event in the Flash Command Control register. " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_polling_flash_status_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_polling_flash_status_reg" offset="0xB0" width="32" description="Polling Flash Status Register">
		<bitfield id="DEVICE_STATUS_NB_DUMMY" width="4" begin="19" end="16" resetval="0x0" description=" Number of dummy cycles for auto-polling " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="DEVICE_STATUS_VALID_FLD" width="1" begin="8" end="8" resetval="0x0" description="Device Status Valid: This should be set when value in bits from 7 to 0 is valid. " range="8" rwaccess="R"/> 
		<bitfield id="DEVICE_STATUS_FLD" width="8" begin="7" end="0" resetval="0x0" description=" Defines actual Status Register of Device " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_phy_configuration_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_phy_configuration_reg" offset="0xB4" width="32" description="PHY Configuration Register">
		<bitfield id="PHY_CONFIG_RESYNC_FLD" width="1" begin="31" end="31" resetval="0x0" description=" This bit is used for re-synchronisation delay lines to update them with values from TX DLL Delay and RX DLL Delay fields. " range="31" rwaccess="W"/> 
		<bitfield id="PHY_CONFIG_RESET_FLD" width="1" begin="30" end="30" resetval="0x1" description="DLL Reset bit: This bit is used for reset of Delay Lines by software. " range="30" rwaccess="W"/> 
		<bitfield id="PHY_CONFIG_RX_DLL_BYPASS_FLD" width="1" begin="29" end="29" resetval="0x0" description="RX DLL Bypass: This field determines id RX DLL is bypassed. " range="29" rwaccess="R/W"/> 
		<bitfield id="PHY_CONFIG_TX_DLL_DELAY_FLD" width="7" begin="22" end="16" resetval="0x0" description="TX DLL Delay: This field determines the number of delay elements to insert on data path between ref_clk and spi_clk. " range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_CONFIG_RX_DLL_DELAY_FLD" width="7" begin="6" end="0" resetval="0x0" description="RX DLL Delay: This field determines the number of delay elements to insert on data path between ref_clk and rx_dll_clk. " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_phy_master_control_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_phy_master_control_reg" offset="0xB8" width="32" description="PHY DLL Master Control Register">
		<bitfield id="PHY_MASTER_LOCK_MODE_FLD" width="1" begin="24" end="24" resetval="0x0" description=" Determines if the master delay line locks on a full cycle or half cycle of delay. " range="24" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_BYPASS_MODE_FLD" width="1" begin="23" end="23" resetval="0x1" description=" Controls the bypass mode of the master and slave DLLs. " range="23" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_PHASE_DETECT_SELECTOR_FLD" width="3" begin="22" end="20" resetval="0x0" description=" Selects the number of delay elements to be inserted between the phase detect flip-flops. " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_NB_INDICATIONS_FLD" width="3" begin="18" end="16" resetval="0x0" description=" Holds the number of consecutive increment or decrement indications. " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PHY_MASTER_INITIAL_DELAY_FLD" width="7" begin="6" end="0" resetval="0x0" description=" This value is the initial delay value for the DLL. " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dll_observable_lower_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dll_observable_lower_reg" offset="0xBC" width="32" description="DLL Observable Register Lower">
		<bitfield id="DLL_OBSERVABLE_LOWER_DLL_LOCK_INC_FLD" width="8" begin="31" end="24" resetval="0x0" description=" Holds the state of the cumulative dll_lock_inc register. " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE_LOWER_DLL_LOCK_DEC_FLD" width="8" begin="23" end="16" resetval="0x0" description=" Holds the state of the cumulative dll_lock_dec register. " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE_LOWER_LOOPBACK_LOCK_FLD" width="1" begin="15" end="15" resetval="0x0" description=" This bit indicates that lock of loopback is done. " range="15" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE_LOWER_LOCK_VALUE_FLD" width="7" begin="14" end="8" resetval="0x0" description=" Reports the DLL encoder value from the master DLL to the slave DLLs. " range="14 - 8" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE_LOWER_UNLOCK_COUNTER_FLD" width="5" begin="7" end="3" resetval="0x0" description=" Reports the number of increments or decrements required for the master DLL to complete the locking process. " range="7 - 3" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE_LOWER_LOCK_MODE_FLD" width="2" begin="2" end="1" resetval="0x0" description=" Defines the mode in which the DLL has achieved the lock. " range="2 - 1" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE_LOWER_DLL_LOCK_FLD" width="1" begin="0" end="0" resetval="0x0" description=" Indicates status of DLL. " range="0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dll_observable_upper_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_dll_observable_upper_reg" offset="0xC0" width="32" description="DLL Observable Register Upper">
		<bitfield id="DLL_OBSERVABLE_UPPER_TX_DECODER_OUTPUT_FLD" width="7" begin="22" end="16" resetval="0x0" description=" Holds the encoded value for the TX delay line for this slice. " range="22 - 16" rwaccess="R"/> 
		<bitfield id="DLL_OBSERVABLE__UPPER_RX_DECODER_OUTPUT_FLD" width="7" begin="6" end="0" resetval="0x0" description=" Holds the encoded value for the RX delay line for this slice. " range="6 - 0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_opcode_ext_lower_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_opcode_ext_lower_reg" offset="0xE0" width="32" description="Opcode Extension Register (Lower)">
		<bitfield id="EXT_READ_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x19" description="Supplement byte of any Read Opcode" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="EXT_WRITE_OPCODE_FLD" width="8" begin="23" end="16" resetval="0x237" description="Supplement byte of any Write Opcode" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="EXT_POLL_OPCODE_FLD" width="8" begin="15" end="8" resetval="0x250" description="Supplement byte of any Polling Opcode" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="EXT_STIG_OPCODE_FLD" width="8" begin="7" end="0" resetval="0x0" description="Supplement byte of any STIG Opcode" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_opcode_ext_upper_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_opcode_ext_upper_reg" offset="0xE4" width="32" description="Opcode Extension Register (Upper)">
		<bitfield id="WEL_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x6" description="First byte of any WEL Opcode" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="EXT_WEL_OPCODE_FLD" width="8" begin="23" end="16" resetval="0x249" description="Supplement byte of any WEL Opcode" range="23 - 16" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_module_id_reg" acronym="OSPI0__OSPI_CFG_VBUSP__VBP2APB_WRAP__OSPI_CFG_VBP__OSPI_FLASH_APB_REGS_module_id_reg" offset="0xFC" width="32" description="Module ID Register">
		<bitfield id="FIX_PATCH_FLD" width="8" begin="31" end="24" resetval="0x3" description="Fix/path number related to revision described by 3 LSBs of this register" range="31 - 24" rwaccess="R"/> 
		<bitfield id="MODULE_ID_FLD" width="16" begin="23" end="8" resetval="0x3" description="Module/Revision ID number" range="23 - 8" rwaccess="R"/> 
		<bitfield id="CONF_FLD" width="2" begin="1" end="0" resetval="0x0" description="Configuration ID number: 0 : OCTAL + PHY Configuration 1 : OCTAL Configuration 2 : QUAD + PHY Configuration 3 : QUAD Configuration " range="1 - 0" rwaccess="R"/>
	</register>
</module>