a:0 + b1 = s:1
a:1 + b2 = s:3
a:2 + b3 = s:5
a:3 + b4 = s:7
a:4 + b5 = s:9
a:5 + b6 = s:11
a:6 + b7 = s:13
a:7 + b8 = s:15
a:8 + b9 = s:17
a:9 + b10 = s:19
vadd_tb: pass

C:\Users\musta\OneDrive\Documents\GitHub\Hardware_training_repo\workshop_3\vadd_hls\solution1\sim\verilog>set PATH= 

C:\Users\musta\OneDrive\Documents\GitHub\Hardware_training_repo\workshop_3\vadd_hls\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_vadd_top glbl -Oenable_linking_all_libraries  -prj vadd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s vadd -debug all 
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_vadd_top glbl -Oenable_linking_all_libraries -prj vadd.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s vadd -debug all 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/AESL_automem_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/vadd.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_vadd_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/vadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/musta/OneDrive/Documents/GitHub/Hardware_training_repo/workshop_3/vadd_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.vadd
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_s
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_vadd_top
Compiling module work.glbl
Built simulation snapshot vadd
ECHO is off.
ECHO is off.

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Mon Aug 21 15:48:09 2023...
a:0 + b1 = s:1
a:1 + b2 = s:3
a:2 + b3 = s:5
a:3 + b4 = s:7
a:4 + b5 = s:9
a:5 + b6 = s:11
a:6 + b7 = s:13
a:7 + b8 = s:15
a:8 + b9 = s:17
a:9 + b10 = s:19
vadd_tb: pass
