Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:50:39 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Absorber/post_place_timing_summary.rpt
| Design       : Absorber
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 338 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.881    -9067.139                   1220                 2223        0.083        0.000                      0                 2223        4.230        0.000                       0                  2271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -10.881    -9067.139                   1220                 2223        0.083        0.000                      0                 2223        4.230        0.000                       0                  2271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1220  Failing Endpoints,  Worst Slack      -10.881ns,  Total Violation    -9067.138ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.881ns  (required time - arrival time)
  Source:                 squareRoot/res__11_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            squareRoot/res__15_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.866ns  (logic 14.223ns (68.164%)  route 6.643ns (31.836%))
  Logic Levels:           91  (CARRY4=83 LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2270, unset)         0.704     0.704    squareRoot/clock
    SLICE_X45Y60         FDRE                                         r  squareRoot/res__11_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  squareRoot/res__11_q_reg[1]_replica/Q
                         net (fo=2, estimated)        0.305     1.350    squareRoot/res__11_q[1]_repN
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     1.859 r  squareRoot/op__15_q_reg[63]_i_445/CO[3]
                         net (fo=1, estimated)        0.000     1.859    squareRoot/op__15_q_reg[63]_i_445_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.948 r  squareRoot/op__15_q_reg[63]_i_444/CO[3]
                         net (fo=1, estimated)        0.000     1.948    squareRoot/op__15_q_reg[63]_i_444_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.037 r  squareRoot/op__15_q_reg[63]_i_413/CO[3]
                         net (fo=1, estimated)        0.000     2.037    squareRoot/op__15_q_reg[63]_i_413_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.126 r  squareRoot/op__15_q_reg[63]_i_412/CO[3]
                         net (fo=1, estimated)        0.000     2.126    squareRoot/op__15_q_reg[63]_i_412_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.215 r  squareRoot/op__15_q_reg[63]_i_356/CO[3]
                         net (fo=1, estimated)        0.000     2.215    squareRoot/op__15_q_reg[63]_i_356_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.304 r  squareRoot/op__15_q_reg[63]_i_355/CO[3]
                         net (fo=1, estimated)        0.000     2.304    squareRoot/op__15_q_reg[63]_i_355_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.393 r  squareRoot/op__15_q_reg[63]_i_296/CO[3]
                         net (fo=1, estimated)        0.000     2.393    squareRoot/op__15_q_reg[63]_i_296_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.482 r  squareRoot/op__15_q_reg[63]_i_295/CO[3]
                         net (fo=1, estimated)        0.000     2.482    squareRoot/op__15_q_reg[63]_i_295_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.571 r  squareRoot/op__15_q_reg[63]_i_246/CO[3]
                         net (fo=1, estimated)        0.000     2.571    squareRoot/op__15_q_reg[63]_i_246_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.660 r  squareRoot/op__15_q_reg[63]_i_245/CO[3]
                         net (fo=1, estimated)        0.000     2.660    squareRoot/op__15_q_reg[63]_i_245_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.749 r  squareRoot/op__15_q_reg[63]_i_202/CO[3]
                         net (fo=1, estimated)        0.000     2.749    squareRoot/op__15_q_reg[63]_i_202_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.838 r  squareRoot/op__15_q_reg[63]_i_201/CO[3]
                         net (fo=1, estimated)        0.000     2.838    squareRoot/op__15_q_reg[63]_i_201_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.927 r  squareRoot/op__15_q_reg[63]_i_158/CO[3]
                         net (fo=1, estimated)        0.000     2.927    squareRoot/op__15_q_reg[63]_i_158_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.016 r  squareRoot/op__15_q_reg[63]_i_157/CO[3]
                         net (fo=1, estimated)        0.000     3.016    squareRoot/op__15_q_reg[63]_i_157_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.197 r  squareRoot/op__15_q_reg[63]_i_112/O[2]
                         net (fo=2, estimated)        0.435     3.632    squareRoot/op__122[58]
    SLICE_X45Y74         LUT4 (Prop_lut4_I1_O)        0.230     3.862 r  squareRoot/op__15_q[63]_i_67/O
                         net (fo=1, routed)           0.000     3.862    squareRoot/op__15_q[63]_i_67_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.274 r  squareRoot/op__15_q_reg[63]_i_23/CO[3]
                         net (fo=361, estimated)      0.697     4.971    squareRoot/op__121
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.097     5.068 r  squareRoot/res__15_q[3]_i_12/O
                         net (fo=1, routed)           0.000     5.068    squareRoot/res__15_q[3]_i_12_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.447 r  squareRoot/res__15_q_reg[3]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.447    squareRoot/res__15_q_reg[3]_i_8_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.539 r  squareRoot/res__15_q_reg[7]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.539    squareRoot/res__15_q_reg[7]_i_8_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.631 r  squareRoot/res__15_q_reg[11]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.631    squareRoot/res__15_q_reg[11]_i_8_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.723 r  squareRoot/res__15_q_reg[15]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.723    squareRoot/res__15_q_reg[15]_i_8_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.815 r  squareRoot/res__15_q_reg[19]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.815    squareRoot/res__15_q_reg[19]_i_8_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.907 r  squareRoot/res__15_q_reg[23]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.907    squareRoot/res__15_q_reg[23]_i_8_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.999 r  squareRoot/res__15_q_reg[27]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.999    squareRoot/res__15_q_reg[27]_i_8_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.091 r  squareRoot/res__15_q_reg[31]_i_8/CO[3]
                         net (fo=1, estimated)        0.007     6.098    squareRoot/res__15_q_reg[31]_i_8_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.190 r  squareRoot/res__15_q_reg[35]_i_8/CO[3]
                         net (fo=1, estimated)        0.000     6.190    squareRoot/res__15_q_reg[35]_i_8_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.282 r  squareRoot/res__15_q_reg[39]_i_5/CO[3]
                         net (fo=1, estimated)        0.000     6.282    squareRoot/res__15_q_reg[39]_i_5_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.519 r  squareRoot/res__15_q_reg[43]_i_4/O[3]
                         net (fo=7, estimated)        0.357     6.876    squareRoot/res__12[43]
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.521     7.397 r  squareRoot/op__15_q_reg[63]_i_213/CO[3]
                         net (fo=1, estimated)        0.000     7.397    squareRoot/op__15_q_reg[63]_i_213_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.578 f  squareRoot/op__15_q_reg[63]_i_212/O[2]
                         net (fo=2, estimated)        0.559     8.137    squareRoot/op__132[46]
    SLICE_X47Y83         LUT6 (Prop_lut6_I3_O)        0.230     8.367 r  squareRoot/op__15_q[63]_i_160/O
                         net (fo=1, estimated)        0.398     8.765    squareRoot/op__15_q[63]_i_160_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     9.050 r  squareRoot/op__15_q_reg[63]_i_113/CO[3]
                         net (fo=1, estimated)        0.000     9.050    squareRoot/op__15_q_reg[63]_i_113_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.139 r  squareRoot/op__15_q_reg[63]_i_69/CO[3]
                         net (fo=1, estimated)        0.000     9.139    squareRoot/op__15_q_reg[63]_i_69_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.228 r  squareRoot/op__15_q_reg[63]_i_24/CO[3]
                         net (fo=137, estimated)      0.425     9.653    squareRoot/op__15_q_reg[63]_i_24_n_0
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.097     9.750 r  squareRoot/res__15_q[3]_i_10/O
                         net (fo=1, routed)           0.000     9.750    squareRoot/res__15_q[3]_i_10_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.129 r  squareRoot/res__15_q_reg[3]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.129    squareRoot/res__15_q_reg[3]_i_5_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.221 r  squareRoot/res__15_q_reg[7]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.221    squareRoot/res__15_q_reg[7]_i_5_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.313 r  squareRoot/res__15_q_reg[11]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.313    squareRoot/res__15_q_reg[11]_i_5_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.405 r  squareRoot/res__15_q_reg[15]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.405    squareRoot/res__15_q_reg[15]_i_5_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.497 r  squareRoot/res__15_q_reg[19]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.497    squareRoot/res__15_q_reg[19]_i_5_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.589 r  squareRoot/res__15_q_reg[23]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.589    squareRoot/res__15_q_reg[23]_i_5_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.681 r  squareRoot/res__15_q_reg[27]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.681    squareRoot/res__15_q_reg[27]_i_5_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.773 r  squareRoot/res__15_q_reg[31]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.773    squareRoot/res__15_q_reg[31]_i_5_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.865 r  squareRoot/res__15_q_reg[35]_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.865    squareRoot/res__15_q_reg[35]_i_5_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.957 r  squareRoot/res__15_q_reg[39]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.957    squareRoot/res__15_q_reg[39]_i_3_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.049 r  squareRoot/res__15_q_reg[43]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    11.049    squareRoot/res__15_q_reg[43]_i_3_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.141 r  squareRoot/res__15_q_reg[47]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    11.141    squareRoot/res__15_q_reg[47]_i_3_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.233 r  squareRoot/res__15_q_reg[51]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    11.233    squareRoot/res__15_q_reg[51]_i_3_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    11.325 r  squareRoot/res__15_q_reg[55]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    11.325    squareRoot/res__15_q_reg[55]_i_3_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    11.548 r  squareRoot/res__15_q_reg[59]_i_3/O[1]
                         net (fo=6, estimated)        0.503    12.051    squareRoot/res__13[57]
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628    12.679 r  squareRoot/op__15_q_reg[63]_i_88/CO[3]
                         net (fo=1, estimated)        0.000    12.679    squareRoot/op__15_q_reg[63]_i_88_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.909 f  squareRoot/op__15_q_reg[63]_i_87/O[1]
                         net (fo=2, estimated)        0.446    13.355    squareRoot/op__142[61]
    SLICE_X46Y96         LUT6 (Prop_lut6_I4_O)        0.225    13.580 r  squareRoot/op__15_q[63]_i_27/O
                         net (fo=1, estimated)        0.217    13.797    squareRoot/op__15_q[63]_i_27_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    14.095 r  squareRoot/op__15_q_reg[63]_i_5/CO[3]
                         net (fo=316, estimated)      0.481    14.576    squareRoot/op__15_q_reg[63]_i_5_n_0
    SLICE_X48Y90         LUT3 (Prop_lut3_I1_O)        0.097    14.673 r  squareRoot/res__15_q[3]_i_7/O
                         net (fo=1, routed)           0.000    14.673    squareRoot/res__15_q[3]_i_7_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    15.068 r  squareRoot/res__15_q_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    15.068    squareRoot/res__15_q_reg[3]_i_2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    15.298 r  squareRoot/res__15_q_reg[7]_i_2/O[1]
                         net (fo=6, estimated)        0.453    15.751    squareRoot/res__14[5]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627    16.378 r  squareRoot/op__15_q_reg[63]_i_438/CO[3]
                         net (fo=1, estimated)        0.000    16.378    squareRoot/op__15_q_reg[63]_i_438_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.470 r  squareRoot/op__15_q_reg[63]_i_399/CO[3]
                         net (fo=1, estimated)        0.000    16.470    squareRoot/op__15_q_reg[63]_i_399_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.562 r  squareRoot/op__15_q_reg[63]_i_398/CO[3]
                         net (fo=1, estimated)        0.000    16.562    squareRoot/op__15_q_reg[63]_i_398_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.654 r  squareRoot/op__15_q_reg[63]_i_341/CO[3]
                         net (fo=1, estimated)        0.000    16.654    squareRoot/op__15_q_reg[63]_i_341_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.746 r  squareRoot/op__15_q_reg[63]_i_340/CO[3]
                         net (fo=1, estimated)        0.000    16.746    squareRoot/op__15_q_reg[63]_i_340_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.838 r  squareRoot/op__15_q_reg[63]_i_283/CO[3]
                         net (fo=1, estimated)        0.000    16.838    squareRoot/op__15_q_reg[63]_i_283_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.930 r  squareRoot/op__15_q_reg[63]_i_282/CO[3]
                         net (fo=1, estimated)        0.000    16.930    squareRoot/op__15_q_reg[63]_i_282_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.022 r  squareRoot/op__15_q_reg[63]_i_235/CO[3]
                         net (fo=1, estimated)        0.000    17.022    squareRoot/op__15_q_reg[63]_i_235_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.114 r  squareRoot/op__15_q_reg[63]_i_234/CO[3]
                         net (fo=1, estimated)        0.000    17.114    squareRoot/op__15_q_reg[63]_i_234_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.206 r  squareRoot/op__15_q_reg[63]_i_191/CO[3]
                         net (fo=1, estimated)        0.000    17.206    squareRoot/op__15_q_reg[63]_i_191_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.298 r  squareRoot/op__15_q_reg[63]_i_190/CO[3]
                         net (fo=1, estimated)        0.000    17.298    squareRoot/op__15_q_reg[63]_i_190_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.390 r  squareRoot/op__15_q_reg[63]_i_147/CO[3]
                         net (fo=1, estimated)        0.000    17.390    squareRoot/op__15_q_reg[63]_i_147_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.482 r  squareRoot/op__15_q_reg[63]_i_146/CO[3]
                         net (fo=1, estimated)        0.000    17.482    squareRoot/op__15_q_reg[63]_i_146_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.705 f  squareRoot/op__15_q_reg[63]_i_99/O[1]
                         net (fo=2, estimated)        0.410    18.115    squareRoot/op__15_d2[57]
    SLICE_X43Y101        LUT6 (Prop_lut6_I4_O)        0.216    18.331 r  squareRoot/op__15_q[63]_i_38/O
                         net (fo=1, estimated)        0.235    18.566    squareRoot/op__15_q[63]_i_38_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    18.958 r  squareRoot/op__15_q_reg[63]_i_6/CO[3]
                         net (fo=82, estimated)       0.715    19.673    squareRoot/op__15_d1
    SLICE_X41Y91         LUT3 (Prop_lut3_I0_O)        0.097    19.770 r  squareRoot/res__15_q[3]_i_4/O
                         net (fo=1, routed)           0.000    19.770    squareRoot/res__15_q[3]_i_4_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    20.165 r  squareRoot/res__15_q_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.165    squareRoot/res__15_q_reg[3]_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.254 r  squareRoot/res__15_q_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.254    squareRoot/res__15_q_reg[7]_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.343 r  squareRoot/res__15_q_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.343    squareRoot/res__15_q_reg[11]_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.432 r  squareRoot/res__15_q_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.432    squareRoot/res__15_q_reg[15]_i_1_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.521 r  squareRoot/res__15_q_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.521    squareRoot/res__15_q_reg[19]_i_1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.610 r  squareRoot/res__15_q_reg[23]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.610    squareRoot/res__15_q_reg[23]_i_1_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.699 r  squareRoot/res__15_q_reg[27]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.699    squareRoot/res__15_q_reg[27]_i_1_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.788 r  squareRoot/res__15_q_reg[31]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.788    squareRoot/res__15_q_reg[31]_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.877 r  squareRoot/res__15_q_reg[35]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.877    squareRoot/res__15_q_reg[35]_i_1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.966 r  squareRoot/res__15_q_reg[39]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    20.966    squareRoot/res__15_q_reg[39]_i_1_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.055 r  squareRoot/res__15_q_reg[43]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.055    squareRoot/res__15_q_reg[43]_i_1_n_0
    SLICE_X41Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.144 r  squareRoot/res__15_q_reg[47]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.144    squareRoot/res__15_q_reg[47]_i_1_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.233 r  squareRoot/res__15_q_reg[51]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.233    squareRoot/res__15_q_reg[51]_i_1_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.322 r  squareRoot/res__15_q_reg[55]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.322    squareRoot/res__15_q_reg[55]_i_1_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.411 r  squareRoot/res__15_q_reg[59]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    21.411    squareRoot/res__15_q_reg[59]_i_1_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.570 r  squareRoot/res__15_q_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.570    squareRoot/res__15_q_reg[61]_i_1_n_7
    SLICE_X41Y106        FDRE                                         r  squareRoot/res__15_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2270, unset)         0.669    10.669    squareRoot/clock
    SLICE_X41Y106        FDRE                                         r  squareRoot/res__15_q_reg[60]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X41Y106        FDRE (Setup_fdre_C_D)        0.056    10.689    squareRoot/res__15_q_reg[60]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -21.570    
  -------------------------------------------------------------------
                         slack                                -10.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 photon4/o_x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photon15/o_x_reg[23]_srl11___photon28_o_x_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.955%)  route 0.147ns (51.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2270, unset)         0.411     0.411    photon4/clock
    SLICE_X21Y46         FDRE                                         r  photon4/o_x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  photon4/o_x_reg[23]/Q
                         net (fo=2, estimated)        0.147     0.699    photon15/Q[23]
    SLICE_X22Y47         SRL16E                                       r  photon15/o_x_reg[23]_srl11___photon28_o_x_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2270, unset)         0.432     0.432    photon15/clock
    SLICE_X22Y47         SRL16E                                       r  photon15/o_x_reg[23]_srl11___photon28_o_x_reg_r/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X22Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    photon15/o_x_reg[23]_srl11___photon28_o_x_reg_r
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X1Y17   dwa_temp0__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X32Y53  photon12/o_y_reg_srl8___photon25_o_x_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X32Y53  photon12/o_y_reg_srl8___photon25_o_x_reg_r/CLK



