module module_0 (
    output logic id_1,
    input logic id_2,
    inout id_3,
    output logic [id_2 : id_2] id_4,
    input logic id_5
);
  id_6 id_7 (
      .id_3(id_5),
      .id_1(id_5),
      .id_2(id_3)
  );
  logic [id_5 : id_4] id_8 (
      .id_2(id_1),
      .id_3(id_1),
      .id_4((id_7)),
      .id_5(id_5[id_4[id_2]]),
      .id_5(id_5),
      .id_2(id_2),
      .id_1(id_7)
  );
  id_9 id_10 (
      .id_1(id_8),
      .id_7(1),
      .id_2(id_7)
  );
endmodule
module module_1 #(
    parameter id_4 = id_4,
    parameter id_5 = id_4,
    parameter id_6 = id_2,
    parameter id_7 = id_6,
    parameter id_8 = id_3
) (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  id_9 id_10 (
      .id_7(id_4),
      .id_5(id_4)
  );
  logic id_11;
  id_12 id_13 (
      .id_2(id_4),
      .id_5(id_3),
      .id_5(id_10)
  );
endmodule
