|SRAM_test
clock => sram_cntrl:C0.clk
clock => sram_data_in[0].CLK
clock => sram_data_in[1].CLK
clock => sram_data_in[2].CLK
clock => sram_data_in[3].CLK
clock => sram_data_in[4].CLK
clock => sram_data_in[5].CLK
clock => sram_data_in[6].CLK
clock => sram_data_in[7].CLK
clock => sram_data_in[8].CLK
clock => sram_data_in[9].CLK
clock => sram_data_in[10].CLK
clock => sram_data_in[11].CLK
clock => sram_data_in[12].CLK
clock => sram_data_in[13].CLK
clock => sram_data_in[14].CLK
clock => sram_data_in[15].CLK
clock => sram_addr_in[0].CLK
clock => sram_addr_in[1].CLK
clock => sram_addr_in[2].CLK
clock => sram_addr_in[3].CLK
clock => sram_addr_in[4].CLK
clock => sram_addr_in[5].CLK
clock => sram_addr_in[6].CLK
clock => sram_addr_in[7].CLK
clock => sram_addr_in[8].CLK
clock => sram_addr_in[9].CLK
clock => sram_addr_in[10].CLK
clock => sram_addr_in[11].CLK
clock => sram_addr_in[12].CLK
clock => sram_addr_in[13].CLK
clock => sram_addr_in[14].CLK
clock => sram_addr_in[15].CLK
clock => sram_addr_in[16].CLK
clock => sram_addr_in[17].CLK
clock => led_rx[0]~reg0.CLK
clock => led_rx[1]~reg0.CLK
clock => led_rx[2]~reg0.CLK
clock => led_rx[3]~reg0.CLK
clock => led_rx[4]~reg0.CLK
clock => led_rx[5]~reg0.CLK
clock => led_rx[6]~reg0.CLK
clock => led_rx[7]~reg0.CLK
clock => tx_dat.CLK
clock => sram_we_act.CLK
clock => sram_rd_act.CLK
clock => rx_adr.CLK
clock => rx_dat.CLK
clock => reset.CLK
clock => Tx:C1.clk
clock => Rx:C2.clk
rst_all => led_rst.DATAIN
rst_all => reset.DATAIN
adr[0] <= sram_cntrl:C0.sram_adr[0]
adr[1] <= sram_cntrl:C0.sram_adr[1]
adr[2] <= sram_cntrl:C0.sram_adr[2]
adr[3] <= sram_cntrl:C0.sram_adr[3]
adr[4] <= sram_cntrl:C0.sram_adr[4]
adr[5] <= sram_cntrl:C0.sram_adr[5]
adr[6] <= sram_cntrl:C0.sram_adr[6]
adr[7] <= sram_cntrl:C0.sram_adr[7]
adr[8] <= sram_cntrl:C0.sram_adr[8]
adr[9] <= sram_cntrl:C0.sram_adr[9]
adr[10] <= sram_cntrl:C0.sram_adr[10]
adr[11] <= sram_cntrl:C0.sram_adr[11]
adr[12] <= sram_cntrl:C0.sram_adr[12]
adr[13] <= sram_cntrl:C0.sram_adr[13]
adr[14] <= sram_cntrl:C0.sram_adr[14]
adr[15] <= sram_cntrl:C0.sram_adr[15]
adr[16] <= sram_cntrl:C0.sram_adr[16]
adr[17] <= sram_cntrl:C0.sram_adr[17]
dq[0] <> sram_cntrl:C0.sram_dq[0]
dq[1] <> sram_cntrl:C0.sram_dq[1]
dq[2] <> sram_cntrl:C0.sram_dq[2]
dq[3] <> sram_cntrl:C0.sram_dq[3]
dq[4] <> sram_cntrl:C0.sram_dq[4]
dq[5] <> sram_cntrl:C0.sram_dq[5]
dq[6] <> sram_cntrl:C0.sram_dq[6]
dq[7] <> sram_cntrl:C0.sram_dq[7]
dq[8] <> sram_cntrl:C0.sram_dq[8]
dq[9] <> sram_cntrl:C0.sram_dq[9]
dq[10] <> sram_cntrl:C0.sram_dq[10]
dq[11] <> sram_cntrl:C0.sram_dq[11]
dq[12] <> sram_cntrl:C0.sram_dq[12]
dq[13] <> sram_cntrl:C0.sram_dq[13]
dq[14] <> sram_cntrl:C0.sram_dq[14]
dq[15] <> sram_cntrl:C0.sram_dq[15]
ce <= sram_cntrl:C0.sram_ce
oe <= sram_cntrl:C0.sram_oe
we <= sram_cntrl:C0.sram_we
ub <= sram_cntrl:C0.sram_ub
lb <= sram_cntrl:C0.sram_lb
UART_Tx <= Tx:C1.Tx_line
UART_Rx => Rx:C2.rx_line
sw_addr => rx_dat.OUTPUTSELECT
sw_addr => tx_dat.OUTPUTSELECT
sw_addr => sram_rd_act.OUTPUTSELECT
sw_addr => sram_we_act.OUTPUTSELECT
sw_addr => rx_adr.DATAIN
sw_data => rx_dat.DATAA
sw_data => tx_dat.OUTPUTSELECT
sw_data => sram_rd_act.OUTPUTSELECT
sw_data => sram_we_act.OUTPUTSELECT
sw_read => sram_rd_act.DATAA
sw_read => sram_we_act.OUTPUTSELECT
sw_write => sram_we_act.DATAA
sw_snd => tx_dat.DATAA
sw_snd => sram_rd_act.OUTPUTSELECT
sw_snd => sram_we_act.OUTPUTSELECT
led_rst <= rst_all.DB_MAX_OUTPUT_PORT_TYPE
led_adr[0] <= sram_addr_in[0].DB_MAX_OUTPUT_PORT_TYPE
led_adr[1] <= sram_addr_in[1].DB_MAX_OUTPUT_PORT_TYPE
led_adr[2] <= sram_addr_in[2].DB_MAX_OUTPUT_PORT_TYPE
led_adr[3] <= sram_addr_in[3].DB_MAX_OUTPUT_PORT_TYPE
led_adr[4] <= sram_addr_in[4].DB_MAX_OUTPUT_PORT_TYPE
led_adr[5] <= sram_addr_in[5].DB_MAX_OUTPUT_PORT_TYPE
led_adr[6] <= sram_addr_in[6].DB_MAX_OUTPUT_PORT_TYPE
led_adr[7] <= sram_addr_in[7].DB_MAX_OUTPUT_PORT_TYPE
led_rx[0] <= led_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[1] <= led_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[2] <= led_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[3] <= led_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[4] <= led_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[5] <= led_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[6] <= led_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_rx[7] <= led_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SRAM_test|sram_cntrl:C0
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => we_sig.CLK
clk => rd_sig.CLK
clk => sram_dq[0]~reg0.CLK
clk => sram_dq[0]~en.CLK
clk => sram_dq[1]~reg0.CLK
clk => sram_dq[1]~en.CLK
clk => sram_dq[2]~reg0.CLK
clk => sram_dq[2]~en.CLK
clk => sram_dq[3]~reg0.CLK
clk => sram_dq[3]~en.CLK
clk => sram_dq[4]~reg0.CLK
clk => sram_dq[4]~en.CLK
clk => sram_dq[5]~reg0.CLK
clk => sram_dq[5]~en.CLK
clk => sram_dq[6]~reg0.CLK
clk => sram_dq[6]~en.CLK
clk => sram_dq[7]~reg0.CLK
clk => sram_dq[7]~en.CLK
clk => sram_dq[8]~reg0.CLK
clk => sram_dq[8]~en.CLK
clk => sram_dq[9]~reg0.CLK
clk => sram_dq[9]~en.CLK
clk => sram_dq[10]~reg0.CLK
clk => sram_dq[10]~en.CLK
clk => sram_dq[11]~reg0.CLK
clk => sram_dq[11]~en.CLK
clk => sram_dq[12]~reg0.CLK
clk => sram_dq[12]~en.CLK
clk => sram_dq[13]~reg0.CLK
clk => sram_dq[13]~en.CLK
clk => sram_dq[14]~reg0.CLK
clk => sram_dq[14]~en.CLK
clk => sram_dq[15]~reg0.CLK
clk => sram_dq[15]~en.CLK
clk => sram_adr[0]~reg0.CLK
clk => sram_adr[1]~reg0.CLK
clk => sram_adr[2]~reg0.CLK
clk => sram_adr[3]~reg0.CLK
clk => sram_adr[4]~reg0.CLK
clk => sram_adr[5]~reg0.CLK
clk => sram_adr[6]~reg0.CLK
clk => sram_adr[7]~reg0.CLK
clk => sram_adr[8]~reg0.CLK
clk => sram_adr[9]~reg0.CLK
clk => sram_adr[10]~reg0.CLK
clk => sram_adr[11]~reg0.CLK
clk => sram_adr[12]~reg0.CLK
clk => sram_adr[13]~reg0.CLK
clk => sram_adr[14]~reg0.CLK
clk => sram_adr[15]~reg0.CLK
clk => sram_adr[16]~reg0.CLK
clk => sram_adr[17]~reg0.CLK
clk => sram_ub~reg0.CLK
clk => sram_lb~reg0.CLK
clk => sram_ce~reg0.CLK
reset => sram_dq[0]~en.ACLR
reset => sram_dq[1]~en.ACLR
reset => sram_dq[2]~en.ACLR
reset => sram_dq[3]~en.ACLR
reset => sram_dq[4]~en.ACLR
reset => sram_dq[5]~en.ACLR
reset => sram_dq[6]~en.ACLR
reset => sram_dq[7]~en.ACLR
reset => sram_dq[8]~en.ACLR
reset => sram_dq[9]~en.ACLR
reset => sram_dq[10]~en.ACLR
reset => sram_dq[11]~en.ACLR
reset => sram_dq[12]~en.ACLR
reset => sram_dq[13]~en.ACLR
reset => sram_dq[14]~en.ACLR
reset => sram_dq[15]~en.ACLR
reset => sram_ub~reg0.PRESET
reset => sram_lb~reg0.PRESET
reset => sram_ce~reg0.PRESET
reset => rd_sig.ENA
reset => we_sig.ENA
reset => data_out[15]~reg0.ENA
reset => data_out[14]~reg0.ENA
reset => data_out[13]~reg0.ENA
reset => data_out[12]~reg0.ENA
reset => data_out[11]~reg0.ENA
reset => data_out[10]~reg0.ENA
reset => data_out[9]~reg0.ENA
reset => data_out[8]~reg0.ENA
reset => data_out[7]~reg0.ENA
reset => data_out[6]~reg0.ENA
reset => data_out[5]~reg0.ENA
reset => data_out[4]~reg0.ENA
reset => data_out[3]~reg0.ENA
reset => data_out[2]~reg0.ENA
reset => data_out[1]~reg0.ENA
reset => data_out[0]~reg0.ENA
data_in[0] => sram_dq[0]~reg0.DATAIN
data_in[1] => sram_dq[1]~reg0.DATAIN
data_in[2] => sram_dq[2]~reg0.DATAIN
data_in[3] => sram_dq[3]~reg0.DATAIN
data_in[4] => sram_dq[4]~reg0.DATAIN
data_in[5] => sram_dq[5]~reg0.DATAIN
data_in[6] => sram_dq[6]~reg0.DATAIN
data_in[7] => sram_dq[7]~reg0.DATAIN
data_in[8] => sram_dq[8]~reg0.DATAIN
data_in[9] => sram_dq[9]~reg0.DATAIN
data_in[10] => sram_dq[10]~reg0.DATAIN
data_in[11] => sram_dq[11]~reg0.DATAIN
data_in[12] => sram_dq[12]~reg0.DATAIN
data_in[13] => sram_dq[13]~reg0.DATAIN
data_in[14] => sram_dq[14]~reg0.DATAIN
data_in[15] => sram_dq[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => sram_adr[0]~reg0.DATAIN
addr_in[1] => sram_adr[1]~reg0.DATAIN
addr_in[2] => sram_adr[2]~reg0.DATAIN
addr_in[3] => sram_adr[3]~reg0.DATAIN
addr_in[4] => sram_adr[4]~reg0.DATAIN
addr_in[5] => sram_adr[5]~reg0.DATAIN
addr_in[6] => sram_adr[6]~reg0.DATAIN
addr_in[7] => sram_adr[7]~reg0.DATAIN
addr_in[8] => sram_adr[8]~reg0.DATAIN
addr_in[9] => sram_adr[9]~reg0.DATAIN
addr_in[10] => sram_adr[10]~reg0.DATAIN
addr_in[11] => sram_adr[11]~reg0.DATAIN
addr_in[12] => sram_adr[12]~reg0.DATAIN
addr_in[13] => sram_adr[13]~reg0.DATAIN
addr_in[14] => sram_adr[14]~reg0.DATAIN
addr_in[15] => sram_adr[15]~reg0.DATAIN
addr_in[16] => sram_adr[16]~reg0.DATAIN
addr_in[17] => sram_adr[17]~reg0.DATAIN
rd_act => sram_lb.OUTPUTSELECT
rd_act => sram_ub.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => data_out.OUTPUTSELECT
rd_act => we_sig.OUTPUTSELECT
rd_act => sram_dq[0].IN0
rd_act => rd_sig.DATAIN
we_act => sram_lb.OUTPUTSELECT
we_act => sram_ub.OUTPUTSELECT
we_act => we_sig.DATAA
we_act => sram_dq[0].IN1
sram_adr[0] <= sram_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[1] <= sram_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[2] <= sram_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[3] <= sram_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[4] <= sram_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[5] <= sram_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[6] <= sram_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[7] <= sram_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[8] <= sram_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[9] <= sram_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[10] <= sram_adr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[11] <= sram_adr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[12] <= sram_adr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[13] <= sram_adr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[14] <= sram_adr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[15] <= sram_adr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[16] <= sram_adr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_adr[17] <= sram_adr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_dq[0] <> sram_dq[0]
sram_dq[1] <> sram_dq[1]
sram_dq[2] <> sram_dq[2]
sram_dq[3] <> sram_dq[3]
sram_dq[4] <> sram_dq[4]
sram_dq[5] <> sram_dq[5]
sram_dq[6] <> sram_dq[6]
sram_dq[7] <> sram_dq[7]
sram_dq[8] <> sram_dq[8]
sram_dq[9] <> sram_dq[9]
sram_dq[10] <> sram_dq[10]
sram_dq[11] <> sram_dq[11]
sram_dq[12] <> sram_dq[12]
sram_dq[13] <> sram_dq[13]
sram_dq[14] <> sram_dq[14]
sram_dq[15] <> sram_dq[15]
sram_ce <= sram_ce~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_oe <= rd_sig.DB_MAX_OUTPUT_PORT_TYPE
sram_we <= sram_we.DB_MAX_OUTPUT_PORT_TYPE
sram_ub <= sram_ub~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_lb <= sram_lb~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SRAM_test|Tx:C1
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => Tx_line~reg0.CLK
clk => prscl[0].CLK
clk => prscl[1].CLK
clk => prscl[2].CLK
clk => prscl[3].CLK
clk => prscl[4].CLK
clk => prscl[5].CLK
clk => prscl[6].CLK
clk => prscl[7].CLK
clk => prscl[8].CLK
clk => prscl[9].CLK
clk => prscl[10].CLK
clk => prscl[11].CLK
clk => prscl[12].CLK
clk => datafll[0].CLK
clk => datafll[1].CLK
clk => datafll[2].CLK
clk => datafll[3].CLK
clk => datafll[4].CLK
clk => datafll[5].CLK
clk => datafll[6].CLK
clk => datafll[7].CLK
clk => datafll[8].CLK
clk => datafll[9].CLK
clk => busy~reg0.CLK
clk => tx_flag.CLK
start => process_0.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => datafll[1].DATAIN
data[1] => datafll[2].DATAIN
data[2] => datafll[3].DATAIN
data[3] => datafll[4].DATAIN
data[4] => datafll[5].DATAIN
data[5] => datafll[6].DATAIN
data[6] => datafll[7].DATAIN
data[7] => datafll[8].DATAIN
Tx_line <= Tx_line~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SRAM_test|Rx:C2
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => datafll[0].CLK
clk => datafll[1].CLK
clk => datafll[2].CLK
clk => datafll[3].CLK
clk => datafll[4].CLK
clk => datafll[5].CLK
clk => datafll[6].CLK
clk => datafll[7].CLK
clk => datafll[8].CLK
clk => datafll[9].CLK
clk => rx_flag.CLK
clk => busy~reg0.CLK
clk => prscl[0].CLK
clk => prscl[1].CLK
clk => prscl[2].CLK
clk => prscl[3].CLK
clk => prscl[4].CLK
clk => prscl[5].CLK
clk => prscl[6].CLK
clk => prscl[7].CLK
clk => prscl[8].CLK
clk => prscl[9].CLK
clk => prscl[10].CLK
clk => prscl[11].CLK
clk => prscl[12].CLK
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
rx_line => process_0.IN1
rx_line => datafll[0].DATAIN
rx_line => datafll[1].DATAIN
rx_line => datafll[2].DATAIN
rx_line => datafll[3].DATAIN
rx_line => datafll[4].DATAIN
rx_line => datafll[5].DATAIN
rx_line => datafll[6].DATAIN
rx_line => datafll[7].DATAIN
rx_line => datafll[8].DATAIN
rx_line => datafll[9].DATAIN
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


