Timing Analyzer report for SIFO_Lab_2
Sat Sep 24 16:23:52 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'CLK_IN'
 13. Setup: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'
 14. Hold: 'CLK_IN'
 15. Hold: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'
 16. Recovery: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'
 17. Recovery: 'CLK_IN'
 18. Removal: 'CLK_IN'
 19. Removal: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'
 20. Setup Transfers
 21. Hold Transfers
 22. Recovery Transfers
 23. Removal Transfers
 24. Report TCCS
 25. Report RSKM
 26. Unconstrained Paths Summary
 27. Clock Status Summary
 28. Unconstrained Output Ports
 29. Unconstrained Output Ports
 30. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SIFO_Lab_2                                          ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM2210F324I5                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sat Sep 24 16:23:52 2022 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; Clock Name                                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                        ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; CLK_IN                                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN }                                                                                     ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] } ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                 ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------------+------+
; 250.82 MHz ; 250.82 MHz      ; CLK_IN                                                                                     ;      ;
; 450.05 MHz ; 450.05 MHz      ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                       ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; CLK_IN                                                                                     ; -2.987 ; -27.619       ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; -1.222 ; -1.222        ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; CLK_IN                                                                                     ; -2.203 ; -5.983        ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 1.668  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; -7.908 ; -7.908        ;
; CLK_IN                                                                                     ; -7.016 ; -51.820       ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; CLK_IN                                                                                     ; 5.668 ; 0.000         ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 7.637 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                         ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; CLK_IN                                                                                     ; -2.289 ; -2.289        ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0.234  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_IN'                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.987 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.654      ;
; -2.977 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.644      ;
; -2.864 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.531      ;
; -2.855 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.522      ;
; -2.854 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.521      ;
; -2.743 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.410      ;
; -2.741 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.408      ;
; -2.732 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.399      ;
; -2.731 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.398      ;
; -2.666 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.333      ;
; -2.651 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.318      ;
; -2.543 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.210      ;
; -2.536 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.203      ;
; -2.528 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.195      ;
; -2.509 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 3.176      ;
; -2.060 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.727      ;
; -1.787 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.454      ;
; -1.785 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.452      ;
; -1.776 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.443      ;
; -1.775 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.442      ;
; -1.696 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.363      ;
; -1.689 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.356      ;
; -1.681 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.348      ;
; -1.662 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 2.329      ;
; -1.214 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 1.881      ;
; -1.193 ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 1.000        ; 0.000      ; 1.860      ;
; 1.056  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.500        ; 3.953      ; 3.440      ;
; 1.179  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.500        ; 3.953      ; 3.317      ;
; 1.302  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.500        ; 3.953      ; 3.194      ;
; 1.556  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 1.000        ; 3.953      ; 3.440      ;
; 1.679  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 1.000        ; 3.953      ; 3.317      ;
; 1.802  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 1.000        ; 3.953      ; 3.194      ;
; 2.149  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.500        ; 3.953      ; 2.347      ;
; 2.649  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 1.000        ; 3.953      ; 2.347      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'                                                                                                                                                             ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.222 ; T         ; T       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 1.889      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_IN'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.203 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.000        ; 3.953      ; 2.347      ;
; -1.703 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; -0.500       ; 3.953      ; 2.347      ;
; -1.371 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.000        ; 3.953      ; 3.179      ;
; -1.260 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.000        ; 3.953      ; 3.290      ;
; -1.149 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; 0.000        ; 3.953      ; 3.401      ;
; -0.871 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; -0.500       ; 3.953      ; 3.179      ;
; -0.760 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; -0.500       ; 3.953      ; 3.290      ;
; -0.649 ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN      ; -0.500       ; 3.953      ; 3.401      ;
; 1.639  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 1.860      ;
; 1.660  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 1.881      ;
; 2.108  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.329      ;
; 2.127  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.348      ;
; 2.135  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.356      ;
; 2.142  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.363      ;
; 2.221  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.443      ;
; 2.231  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.452      ;
; 2.233  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.454      ;
; 2.506  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 2.727      ;
; 2.940  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.161      ;
; 2.959  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.180      ;
; 2.967  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.188      ;
; 2.974  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.195      ;
; 3.070  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.291      ;
; 3.085  ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.306      ;
; 3.161  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.382      ;
; 3.162  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.383      ;
; 3.171  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.392      ;
; 3.173  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.394      ;
; 3.272  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.493      ;
; 3.273  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.494      ;
; 3.282  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.503      ;
; 3.383  ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_3|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.604      ;
; 3.393  ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN                                                                                     ; CLK_IN      ; 0.000        ; 0.000      ; 3.614      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'                                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.668 ; T         ; T       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 1.889      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.908 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0.500        ; -0.892     ; 7.183      ;
; -7.751 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0.500        ; -0.892     ; 7.026      ;
; -7.573 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0.500        ; -0.892     ; 6.848      ;
; -7.191 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0.500        ; -0.892     ; 6.466      ;
+--------+--------------------------------------------------------------------------------------------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLK_IN'                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.016 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.183      ;
; -7.016 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.183      ;
; -7.016 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.183      ;
; -7.016 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.183      ;
; -6.859 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.026      ;
; -6.859 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.026      ;
; -6.859 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.026      ;
; -6.859 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 7.026      ;
; -6.681 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.848      ;
; -6.681 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.848      ;
; -6.681 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.848      ;
; -6.681 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.848      ;
; -6.299 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.466      ;
; -6.299 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.466      ;
; -6.299 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.466      ;
; -6.299 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.500        ; 0.000      ; 6.466      ;
; -5.939 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.606      ;
; -5.939 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.606      ;
; -5.939 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.606      ;
; -5.939 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.606      ;
; -5.782 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.449      ;
; -5.782 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.449      ;
; -5.782 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.449      ;
; -5.782 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.449      ;
; -5.604 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.271      ;
; -5.604 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.271      ;
; -5.604 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.271      ;
; -5.604 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 6.271      ;
; -5.222 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 5.889      ;
; -5.222 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 5.889      ;
; -5.222 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 5.889      ;
; -5.222 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 1.000        ; 0.000      ; 5.889      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLK_IN'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.668 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 5.889      ;
; 5.668 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 5.889      ;
; 5.668 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 5.889      ;
; 5.668 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 5.889      ;
; 6.050 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.271      ;
; 6.050 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.271      ;
; 6.050 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.271      ;
; 6.050 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.271      ;
; 6.228 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.449      ;
; 6.228 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.449      ;
; 6.228 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.449      ;
; 6.228 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.449      ;
; 6.385 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.606      ;
; 6.385 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.606      ;
; 6.385 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.606      ;
; 6.385 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; 0.000        ; 0.000      ; 6.606      ;
; 6.745 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.466      ;
; 6.745 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.466      ;
; 6.745 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.466      ;
; 6.745 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.466      ;
; 7.127 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.848      ;
; 7.127 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.848      ;
; 7.127 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.848      ;
; 7.127 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 6.848      ;
; 7.305 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.026      ;
; 7.305 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.026      ;
; 7.305 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.026      ;
; 7.305 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.026      ;
; 7.462 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.183      ;
; 7.462 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.183      ;
; 7.462 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.183      ;
; 7.462 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN       ; CLK_IN      ; -0.500       ; 0.000      ; 7.183      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]'                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node ; Launch Clock ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 7.637 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[3] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; -0.500       ; -0.892     ; 6.466      ;
; 8.019 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; -0.500       ; -0.892     ; 6.848      ;
; 8.197 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[1] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; -0.500       ; -0.892     ; 7.026      ;
; 8.354 ; LPM_COUNTER1:COUNTER_2|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[2] ; T       ; CLK_IN       ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; -0.500       ; -0.892     ; 7.183      ;
+-------+--------------------------------------------------------------------------------------------+---------+--------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_IN                                                                                     ; CLK_IN                                                                                     ; 25       ; 0        ; 0        ; 16       ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN                                                                                     ; 7        ; 7        ; 0        ; 0        ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_IN                                                                                     ; CLK_IN                                                                                     ; 25       ; 0        ; 0        ; 16       ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; CLK_IN                                                                                     ; 7        ; 7        ; 0        ; 0        ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_IN     ; CLK_IN                                                                                     ; 0        ; 16       ; 0        ; 16       ;
; CLK_IN     ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0        ; 4        ; 0        ; 0        ;
+------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_IN     ; CLK_IN                                                                                     ; 0        ; 16       ; 0        ; 16       ;
; CLK_IN     ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; 0        ; 4        ; 0        ; 0        ;
+------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                     ; Clock                                                                                      ; Type ; Status      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------------+
; CLK_IN                                                                                     ; CLK_IN                                                                                     ; Base ; Constrained ;
; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] ; Base ; Constrained ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; CLK_D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; CLK_D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_IN_COUNT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; q[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Sep 24 16:23:51 2022
Info: Command: quartus_sta SIFO_Lab_2 -c SIFO_Lab_2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): CLK could not be matched with a port File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 1
Warning (332049): Ignored create_clock at SDC1.sdc(1): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 1
    Info (332050): create_clock -period 20 -waveform {0 10} [get_ports CLK] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 1
Warning (332174): Ignored filter at SDC1.sdc(2): D0|clk could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Warning (332174): Ignored filter at SDC1.sdc(2): D0|q could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Critical Warning (332049): Ignored create_generated_clock at SDC1.sdc(2): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
    Info (332050): create_generated_clock -name CLK_div2 -source [get_pins D0|clk] -divide_by 2 [get_pins D0|q] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Warning (332049): Ignored create_generated_clock at SDC1.sdc(2): Argument -source is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 2
Warning (332174): Ignored filter at SDC1.sdc(3): D1|clk could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Warning (332174): Ignored filter at SDC1.sdc(3): D1|q could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Critical Warning (332049): Ignored create_generated_clock at SDC1.sdc(3): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
    Info (332050): create_generated_clock -name CLK_div4 -source [get_pins D1|clk] -divide_by 2 [get_pins D1|q] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Warning (332049): Ignored create_generated_clock at SDC1.sdc(3): Argument -source is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 3
Warning (332174): Ignored filter at SDC1.sdc(4): D2|clk could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Warning (332174): Ignored filter at SDC1.sdc(4): D2|q could not be matched with a pin File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Critical Warning (332049): Ignored create_generated_clock at SDC1.sdc(4): Argument <targets> is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
    Info (332050): create_generated_clock -name CLK_div8 -source [get_pins D2|clk] -divide_by 2 [get_pins D2|q] File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Warning (332049): Ignored create_generated_clock at SDC1.sdc(4): Argument -source is an empty collection File: D:/FPGA/Projects/SIFO_Lab_2.1/SDC1.sdc Line: 4
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name CLK_IN CLK_IN
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.987             -27.619 CLK_IN 
    Info (332119):    -1.222              -1.222 LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.203              -5.983 CLK_IN 
    Info (332119):     1.668               0.000 LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] 
Info (332146): Worst-case recovery slack is -7.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.908              -7.908 LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] 
    Info (332119):    -7.016             -51.820 CLK_IN 
Info (332146): Worst-case removal slack is 5.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.668               0.000 CLK_IN 
    Info (332119):     7.637               0.000 LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLK_IN 
    Info (332119):     0.234               0.000 LPM_COUNTER1:COUNTER_1|lpm_counter:LPM_COUNTER_component|cntr_jlh:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Sat Sep 24 16:23:52 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


